Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Apr  7 14:03:54 2023
| Host         : lydney.ifi.uio.no running 64-bit Red Hat Enterprise Linux release 8.7 (Ootpa)
| Command      : report_timing_summary -max_paths 10 -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (42)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (3)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (42)
-------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: PLS_SYS/SLFT/c_addr_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: PLS_SYS/SLFT/c_addr_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: PLS_SYS/SLFT/c_addr_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: PLS_SYS/SLFT/c_addr_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: PLS_SYS/SLFT/c_addr_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.215        0.000                      0                  337        0.138        0.000                      0                  337        4.020        0.000                       0                   217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.215        0.000                      0                  323        0.138        0.000                      0                  323        4.020        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk                clk                      3.233        0.000                      0                   14        0.864        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/PWM/PWM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.489ns  (logic 4.776ns (50.334%)  route 4.713ns (49.666%))
  Logic Levels:           15  (CARRY4=9 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 f  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.229    11.194    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X9Y20          LUT3 (Prop_lut3_I2_O)        0.118    11.312 r  PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.359    11.671    PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_i_2_n_0
    SLICE_X9Y21          LDCE (SetClr_ldce_CLR_Q)     1.087    12.758 f  PLS_SYS/SLFT/duty_cycle_reg[2]_LDC/Q
                         net (fo=1, routed)           0.683    13.441    PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_n_0
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124    13.565 r  PLS_SYS/SLFT/PWM0_carry_i_14/O
                         net (fo=6, routed)           0.487    14.052    PLS_SYS/SLFT/duty_cycle[2]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124    14.176 r  PLS_SYS/SLFT/PWM0_carry_i_10/O
                         net (fo=4, routed)           0.809    14.985    PLS_SYS/SLFT/PWM0_carry_i_10_n_0
    SLICE_X7Y16          LUT4 (Prop_lut4_I2_O)        0.124    15.109 r  PLS_SYS/SLFT/PWM0_carry_i_5_comp_1/O
                         net (fo=1, routed)           0.000    15.109    PLS_SYS/PWM/S[3]
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.510 r  PLS_SYS/PWM/PWM0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.510    PLS_SYS/PWM/PWM0_carry_n_0
    SLICE_X7Y16          FDRE                                         r  PLS_SYS/PWM/PWM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.648    15.395    PLS_SYS/PWM/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  PLS_SYS/PWM/PWM_reg/C
                         clock pessimism              0.564    15.959    
                         clock uncertainty           -0.035    15.923    
    SLICE_X7Y16          FDRE (Setup_fdre_C_D)       -0.198    15.725    PLS_SYS/PWM/PWM_reg
  -------------------------------------------------------------------
                         required time                         15.725    
                         arrival time                         -15.510    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/PWM/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.438ns  (logic 4.499ns (47.668%)  route 4.939ns (52.332%))
  Logic Levels:           15  (CARRY4=8 LDCE=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.396ns = ( 15.396 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 f  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.229    11.194    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X9Y20          LUT3 (Prop_lut3_I2_O)        0.118    11.312 r  PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.359    11.671    PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_i_2_n_0
    SLICE_X9Y21          LDCE (SetClr_ldce_CLR_Q)     1.087    12.758 f  PLS_SYS/SLFT/duty_cycle_reg[2]_LDC/Q
                         net (fo=1, routed)           0.683    13.441    PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_n_0
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124    13.565 r  PLS_SYS/SLFT/PWM0_carry_i_14/O
                         net (fo=6, routed)           0.487    14.052    PLS_SYS/SLFT/duty_cycle[2]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124    14.176 r  PLS_SYS/SLFT/PWM0_carry_i_10/O
                         net (fo=4, routed)           0.426    14.602    PLS_SYS/SLFT/PWM0_carry_i_10_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.124    14.726 r  PLS_SYS/SLFT/FSM_sequential_current_state[1]_i_3/O
                         net (fo=2, routed)           0.610    15.336    PLS_SYS/SLFT/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X2Y16          LUT6 (Prop_lut6_I2_O)        0.124    15.460 r  PLS_SYS/SLFT/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    15.460    PLS_SYS/PWM/D[1]
    SLICE_X2Y16          FDCE                                         r  PLS_SYS/PWM/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.649    15.396    PLS_SYS/PWM/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  PLS_SYS/PWM/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.603    15.999    
                         clock uncertainty           -0.035    15.963    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)        0.081    16.044    PLS_SYS/PWM/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.044    
                         arrival time                         -15.460    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.700ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/PWM/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.270ns  (logic 4.499ns (48.535%)  route 4.771ns (51.465%))
  Logic Levels:           15  (CARRY4=8 LDCE=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 f  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.229    11.194    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X9Y20          LUT3 (Prop_lut3_I2_O)        0.118    11.312 r  PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.359    11.671    PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_i_2_n_0
    SLICE_X9Y21          LDCE (SetClr_ldce_CLR_Q)     1.087    12.758 f  PLS_SYS/SLFT/duty_cycle_reg[2]_LDC/Q
                         net (fo=1, routed)           0.683    13.441    PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_n_0
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124    13.565 r  PLS_SYS/SLFT/PWM0_carry_i_14/O
                         net (fo=6, routed)           0.487    14.052    PLS_SYS/SLFT/duty_cycle[2]
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.124    14.176 r  PLS_SYS/SLFT/PWM0_carry_i_10/O
                         net (fo=4, routed)           0.426    14.602    PLS_SYS/SLFT/PWM0_carry_i_10_n_0
    SLICE_X7Y18          LUT4 (Prop_lut4_I0_O)        0.124    14.726 r  PLS_SYS/SLFT/FSM_sequential_current_state[1]_i_3/O
                         net (fo=2, routed)           0.441    15.167    PLS_SYS/SLFT/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.124    15.291 r  PLS_SYS/SLFT/FSM_sequential_current_state[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.291    PLS_SYS/PWM/D[0]
    SLICE_X3Y18          FDCE                                         r  PLS_SYS/PWM/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.646    15.393    PLS_SYS/PWM/clk_IBUF_BUFG
    SLICE_X3Y18          FDCE                                         r  PLS_SYS/PWM/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.603    15.996    
                         clock uncertainty           -0.035    15.960    
    SLICE_X3Y18          FDCE (Setup_fdce_C_D)        0.031    15.991    PLS_SYS/PWM/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.991    
                         arrival time                         -15.291    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             2.335ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/c_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 3.806ns (51.581%)  route 3.573ns (48.419%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.627ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.876    11.841    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  PLS_SYS/SLFT/c_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    11.965    PLS_SYS/SLFT/c_addr[0]_i_8_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.515 r  PLS_SYS/SLFT/c_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.515    PLS_SYS/SLFT/c_addr_reg[0]_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.849 r  PLS_SYS/SLFT/c_addr_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.552    13.400    PLS_SYS/SLFT/c_addr_reg[4]_i_1_n_6
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.648    15.395    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[5]/C
                         clock pessimism              0.627    16.022    
                         clock uncertainty           -0.035    15.986    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.251    15.735    PLS_SYS/SLFT/c_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         15.735    
                         arrival time                         -13.400    
  -------------------------------------------------------------------
                         slack                                  2.335    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/c_addr_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 4.490ns (59.780%)  route 3.021ns (40.220%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.876    11.841    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  PLS_SYS/SLFT/c_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    11.965    PLS_SYS/SLFT/c_addr[0]_i_8_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.515 r  PLS_SYS/SLFT/c_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.515    PLS_SYS/SLFT/c_addr_reg[0]_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  PLS_SYS/SLFT/c_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.629    PLS_SYS/SLFT/c_addr_reg[4]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  PLS_SYS/SLFT/c_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.743    PLS_SYS/SLFT/c_addr_reg[8]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  PLS_SYS/SLFT/c_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.857    PLS_SYS/SLFT/c_addr_reg[12]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  PLS_SYS/SLFT/c_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.971    PLS_SYS/SLFT/c_addr_reg[16]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  PLS_SYS/SLFT/c_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.085    PLS_SYS/SLFT/c_addr_reg[20]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  PLS_SYS/SLFT/c_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.199    PLS_SYS/SLFT/c_addr_reg[24]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.533 r  PLS_SYS/SLFT/c_addr_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.533    PLS_SYS/SLFT/c_addr_reg[28]_i_1_n_6
    SLICE_X1Y24          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.639    15.386    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[29]/C
                         clock pessimism              0.603    15.989    
                         clock uncertainty           -0.035    15.953    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)        0.062    16.015    PLS_SYS/SLFT/c_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         16.015    
                         arrival time                         -13.533    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.504ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/c_addr_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 4.469ns (59.667%)  route 3.021ns (40.333%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.876    11.841    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  PLS_SYS/SLFT/c_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    11.965    PLS_SYS/SLFT/c_addr[0]_i_8_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.515 r  PLS_SYS/SLFT/c_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.515    PLS_SYS/SLFT/c_addr_reg[0]_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  PLS_SYS/SLFT/c_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.629    PLS_SYS/SLFT/c_addr_reg[4]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  PLS_SYS/SLFT/c_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.743    PLS_SYS/SLFT/c_addr_reg[8]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  PLS_SYS/SLFT/c_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.857    PLS_SYS/SLFT/c_addr_reg[12]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  PLS_SYS/SLFT/c_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.971    PLS_SYS/SLFT/c_addr_reg[16]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  PLS_SYS/SLFT/c_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.085    PLS_SYS/SLFT/c_addr_reg[20]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  PLS_SYS/SLFT/c_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.199    PLS_SYS/SLFT/c_addr_reg[24]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.512 r  PLS_SYS/SLFT/c_addr_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.512    PLS_SYS/SLFT/c_addr_reg[28]_i_1_n_4
    SLICE_X1Y24          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.639    15.386    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[31]/C
                         clock pessimism              0.603    15.989    
                         clock uncertainty           -0.035    15.953    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)        0.062    16.015    PLS_SYS/SLFT/c_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         16.015    
                         arrival time                         -13.512    
  -------------------------------------------------------------------
                         slack                                  2.504    

Slack (MET) :             2.578ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/c_addr_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 4.395ns (59.265%)  route 3.021ns (40.735%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.876    11.841    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  PLS_SYS/SLFT/c_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    11.965    PLS_SYS/SLFT/c_addr[0]_i_8_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.515 r  PLS_SYS/SLFT/c_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.515    PLS_SYS/SLFT/c_addr_reg[0]_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  PLS_SYS/SLFT/c_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.629    PLS_SYS/SLFT/c_addr_reg[4]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  PLS_SYS/SLFT/c_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.743    PLS_SYS/SLFT/c_addr_reg[8]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  PLS_SYS/SLFT/c_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.857    PLS_SYS/SLFT/c_addr_reg[12]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  PLS_SYS/SLFT/c_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.971    PLS_SYS/SLFT/c_addr_reg[16]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  PLS_SYS/SLFT/c_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.085    PLS_SYS/SLFT/c_addr_reg[20]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  PLS_SYS/SLFT/c_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.199    PLS_SYS/SLFT/c_addr_reg[24]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.438 r  PLS_SYS/SLFT/c_addr_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.438    PLS_SYS/SLFT/c_addr_reg[28]_i_1_n_5
    SLICE_X1Y24          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.639    15.386    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[30]/C
                         clock pessimism              0.603    15.989    
                         clock uncertainty           -0.035    15.953    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)        0.062    16.015    PLS_SYS/SLFT/c_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         16.015    
                         arrival time                         -13.438    
  -------------------------------------------------------------------
                         slack                                  2.578    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/c_addr_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 4.379ns (59.177%)  route 3.021ns (40.823%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.386ns = ( 15.386 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.876    11.841    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  PLS_SYS/SLFT/c_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    11.965    PLS_SYS/SLFT/c_addr[0]_i_8_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.515 r  PLS_SYS/SLFT/c_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.515    PLS_SYS/SLFT/c_addr_reg[0]_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  PLS_SYS/SLFT/c_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.629    PLS_SYS/SLFT/c_addr_reg[4]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  PLS_SYS/SLFT/c_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.743    PLS_SYS/SLFT/c_addr_reg[8]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  PLS_SYS/SLFT/c_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.857    PLS_SYS/SLFT/c_addr_reg[12]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  PLS_SYS/SLFT/c_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.971    PLS_SYS/SLFT/c_addr_reg[16]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  PLS_SYS/SLFT/c_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.085    PLS_SYS/SLFT/c_addr_reg[20]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.199 r  PLS_SYS/SLFT/c_addr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.199    PLS_SYS/SLFT/c_addr_reg[24]_i_1_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.422 r  PLS_SYS/SLFT/c_addr_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.422    PLS_SYS/SLFT/c_addr_reg[28]_i_1_n_7
    SLICE_X1Y24          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.639    15.386    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[28]/C
                         clock pessimism              0.603    15.989    
                         clock uncertainty           -0.035    15.953    
    SLICE_X1Y24          FDCE (Setup_fdce_C_D)        0.062    16.015    PLS_SYS/SLFT/c_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         16.015    
                         arrival time                         -13.422    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/c_addr_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.397ns  (logic 4.376ns (59.160%)  route 3.021ns (40.840%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.876    11.841    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  PLS_SYS/SLFT/c_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    11.965    PLS_SYS/SLFT/c_addr[0]_i_8_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.515 r  PLS_SYS/SLFT/c_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.515    PLS_SYS/SLFT/c_addr_reg[0]_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  PLS_SYS/SLFT/c_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.629    PLS_SYS/SLFT/c_addr_reg[4]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  PLS_SYS/SLFT/c_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.743    PLS_SYS/SLFT/c_addr_reg[8]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  PLS_SYS/SLFT/c_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.857    PLS_SYS/SLFT/c_addr_reg[12]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  PLS_SYS/SLFT/c_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.971    PLS_SYS/SLFT/c_addr_reg[16]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  PLS_SYS/SLFT/c_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.085    PLS_SYS/SLFT/c_addr_reg[20]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.419 r  PLS_SYS/SLFT/c_addr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.419    PLS_SYS/SLFT/c_addr_reg[24]_i_1_n_6
    SLICE_X1Y23          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.641    15.388    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[25]/C
                         clock pessimism              0.603    15.991    
                         clock uncertainty           -0.035    15.955    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)        0.062    16.017    PLS_SYS/SLFT/c_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         16.017    
                         arrival time                         -13.419    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.620ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/c_addr_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 4.355ns (59.044%)  route 3.021ns (40.956%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.388ns = ( 15.388 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.876    11.841    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124    11.965 r  PLS_SYS/SLFT/c_addr[0]_i_8/O
                         net (fo=1, routed)           0.000    11.965    PLS_SYS/SLFT/c_addr[0]_i_8_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.515 r  PLS_SYS/SLFT/c_addr_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.515    PLS_SYS/SLFT/c_addr_reg[0]_i_2_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.629 r  PLS_SYS/SLFT/c_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.629    PLS_SYS/SLFT/c_addr_reg[4]_i_1_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.743 r  PLS_SYS/SLFT/c_addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.743    PLS_SYS/SLFT/c_addr_reg[8]_i_1_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.857 r  PLS_SYS/SLFT/c_addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.857    PLS_SYS/SLFT/c_addr_reg[12]_i_1_n_0
    SLICE_X1Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.971 r  PLS_SYS/SLFT/c_addr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.971    PLS_SYS/SLFT/c_addr_reg[16]_i_1_n_0
    SLICE_X1Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.085 r  PLS_SYS/SLFT/c_addr_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.085    PLS_SYS/SLFT/c_addr_reg[20]_i_1_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.398 r  PLS_SYS/SLFT/c_addr_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.398    PLS_SYS/SLFT/c_addr_reg[24]_i_1_n_4
    SLICE_X1Y23          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.641    15.388    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[27]/C
                         clock pessimism              0.603    15.991    
                         clock uncertainty           -0.035    15.955    
    SLICE_X1Y23          FDCE (Setup_fdce_C_D)        0.062    16.017    PLS_SYS/SLFT/c_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         16.017    
                         arrival time                         -13.398    
  -------------------------------------------------------------------
                         slack                                  2.620    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 VEL_SYS/VEL/pos_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VEL_SYS/VEL/pos_shift_reg[7][4]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.710%)  route 0.127ns (47.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.621     1.987    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  VEL_SYS/VEL/pos_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     2.128 r  VEL_SYS/VEL/pos_count_reg[4]/Q
                         net (fo=11, routed)          0.127     2.255    VEL_SYS/VEL/pos_count[4]
    SLICE_X6Y10          SRL16E                                       r  VEL_SYS/VEL/pos_shift_reg[7][4]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.890     2.616    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X6Y10          SRL16E                                       r  VEL_SYS/VEL/pos_shift_reg[7][4]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.616     2.000    
    SLICE_X6Y10          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.117    VEL_SYS/VEL/pos_shift_reg[7][4]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -2.117    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 VEL_SYS/QUAD/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VEL_SYS/QUAD/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.622     1.988    VEL_SYS/QUAD/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     2.129 r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[5]/Q
                         net (fo=6, routed)           0.100     2.229    VEL_SYS/QUAD/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.045     2.274 r  VEL_SYS/QUAD/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.274    VEL_SYS/QUAD/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X0Y8           FDPE                                         r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.892     2.618    VEL_SYS/QUAD/clk_IBUF_BUFG
    SLICE_X0Y8           FDPE                                         r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.617     2.001    
    SLICE_X0Y8           FDPE (Hold_fdpe_C_D)         0.121     2.122    VEL_SYS/QUAD/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.122    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VEL_SYS/VEL/pos_count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VEL_SYS/VEL/pos_shift_reg[7][5]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.311%)  route 0.163ns (53.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.621     1.987    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  VEL_SYS/VEL/pos_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     2.128 r  VEL_SYS/VEL/pos_count_reg[5]/Q
                         net (fo=11, routed)          0.163     2.292    VEL_SYS/VEL/pos_count[5]
    SLICE_X6Y10          SRL16E                                       r  VEL_SYS/VEL/pos_shift_reg[7][5]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.890     2.616    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X6Y10          SRL16E                                       r  VEL_SYS/VEL/pos_shift_reg[7][5]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.616     2.000    
    SLICE_X6Y10          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.115    VEL_SYS/VEL/pos_shift_reg[7][5]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -2.115    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 PLS_SYS/PWM/PWM_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SYNCH/dff3/q_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.125%)  route 0.151ns (44.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.612ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.618     1.984    PLS_SYS/PWM/clk_IBUF_BUFG
    SLICE_X7Y16          FDRE                                         r  PLS_SYS/PWM/PWM_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y16          FDRE (Prop_fdre_C_Q)         0.141     2.125 r  PLS_SYS/PWM/PWM_reg/Q
                         net (fo=1, routed)           0.151     2.277    PLS_SYS/PWM/PWM
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.045     2.322 r  PLS_SYS/PWM/q_i_1/O
                         net (fo=1, routed)           0.000     2.322    PLS_SYS/SYNCH/dff3/sub_en
    SLICE_X2Y16          FDCE                                         r  PLS_SYS/SYNCH/dff3/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.886     2.612    PLS_SYS/SYNCH/dff3/clk_IBUF_BUFG
    SLICE_X2Y16          FDCE                                         r  PLS_SYS/SYNCH/dff3/q_reg/C
                         clock pessimism             -0.593     2.019    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.121     2.140    PLS_SYS/SYNCH/dff3/q_reg
  -------------------------------------------------------------------
                         required time                         -2.140    
                         arrival time                           2.322    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 VEL_SYS/VEL/pos_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VEL_SYS/VEL/pos_shift_reg[7][1]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.659%)  route 0.197ns (58.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.617ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.622     1.988    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X7Y9           FDCE                                         r  VEL_SYS/VEL/pos_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDCE (Prop_fdce_C_Q)         0.141     2.129 r  VEL_SYS/VEL/pos_count_reg[1]/Q
                         net (fo=15, routed)          0.197     2.327    VEL_SYS/VEL/pos_count[1]
    SLICE_X6Y9           SRL16E                                       r  VEL_SYS/VEL/pos_shift_reg[7][1]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.891     2.617    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X6Y9           SRL16E                                       r  VEL_SYS/VEL/pos_shift_reg[7][1]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
                         clock pessimism             -0.616     2.001    
    SLICE_X6Y9           SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.118    VEL_SYS/VEL/pos_shift_reg[7][1]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6
  -------------------------------------------------------------------
                         required time                         -2.118    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VEL_SYS/VEL/pos_shift_reg[9][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VEL_SYS/VEL/moving_sum_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.256ns (70.077%)  route 0.109ns (29.923%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.621     1.987    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  VEL_SYS/VEL/pos_shift_reg[9][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     2.128 r  VEL_SYS/VEL/pos_shift_reg[9][4]/Q
                         net (fo=3, routed)           0.109     2.238    VEL_SYS/VEL/pos_shift_reg[9][4]
    SLICE_X4Y10          LUT6 (Prop_lut6_I3_O)        0.045     2.283 r  VEL_SYS/VEL/moving_sum_next_carry__0_i_8/O
                         net (fo=1, routed)           0.000     2.283    VEL_SYS/VEL/moving_sum_next_carry__0_i_8_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.353 r  VEL_SYS/VEL/moving_sum_next_carry__0/O[0]
                         net (fo=1, routed)           0.000     2.353    VEL_SYS/VEL/moving_sum_next_carry__0_n_7
    SLICE_X4Y10          FDCE                                         r  VEL_SYS/VEL/moving_sum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.890     2.616    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  VEL_SYS/VEL/moving_sum_reg[4]/C
                         clock pessimism             -0.616     2.000    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.134     2.134    VEL_SYS/VEL/moving_sum_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VEL_SYS/VEL/pos_shift_reg[9][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VEL_SYS/VEL/moving_sum_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.252ns (68.982%)  route 0.113ns (31.018%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.616ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.621     1.987    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X5Y10          FDCE                                         r  VEL_SYS/VEL/pos_shift_reg[9][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     2.128 r  VEL_SYS/VEL/pos_shift_reg[9][4]/Q
                         net (fo=3, routed)           0.113     2.242    VEL_SYS/VEL/pos_shift_reg[9][4]
    SLICE_X4Y10          LUT6 (Prop_lut6_I1_O)        0.045     2.287 r  VEL_SYS/VEL/moving_sum_next_carry__0_i_7/O
                         net (fo=1, routed)           0.000     2.287    VEL_SYS/VEL/moving_sum_next_carry__0_i_7_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.353 r  VEL_SYS/VEL/moving_sum_next_carry__0/O[1]
                         net (fo=1, routed)           0.000     2.353    VEL_SYS/VEL/moving_sum_next_carry__0_n_6
    SLICE_X4Y10          FDCE                                         r  VEL_SYS/VEL/moving_sum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.890     2.616    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  VEL_SYS/VEL/moving_sum_reg[5]/C
                         clock pessimism             -0.616     2.000    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.134     2.134    VEL_SYS/VEL/moving_sum_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.353    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 VEL_SYS/VEL/pos_count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VEL_SYS/VEL/moving_sum_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.250ns (66.308%)  route 0.127ns (33.692%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.616ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.613ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.621     1.987    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X7Y10          FDCE                                         r  VEL_SYS/VEL/pos_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y10          FDCE (Prop_fdce_C_Q)         0.141     2.128 r  VEL_SYS/VEL/pos_count_reg[6]/Q
                         net (fo=10, routed)          0.127     2.255    VEL_SYS/VEL/pos_count[6]
    SLICE_X4Y10          LUT6 (Prop_lut6_I2_O)        0.045     2.300 r  VEL_SYS/VEL/moving_sum_next_carry__0_i_5/O
                         net (fo=1, routed)           0.000     2.300    VEL_SYS/VEL/moving_sum_next_carry__0_i_5_n_0
    SLICE_X4Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.364 r  VEL_SYS/VEL/moving_sum_next_carry__0/O[3]
                         net (fo=1, routed)           0.000     2.364    VEL_SYS/VEL/moving_sum_next_carry__0_n_4
    SLICE_X4Y10          FDCE                                         r  VEL_SYS/VEL/moving_sum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.890     2.616    VEL_SYS/VEL/clk_IBUF_BUFG
    SLICE_X4Y10          FDCE                                         r  VEL_SYS/VEL/moving_sum_reg[7]/C
                         clock pessimism             -0.613     2.003    
    SLICE_X4Y10          FDCE (Hold_fdce_C_D)         0.134     2.137    VEL_SYS/VEL/moving_sum_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VEL_SYS/QUAD/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VEL_SYS/QUAD/FSM_onehot_current_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.209ns (61.660%)  route 0.130ns (38.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.622     1.988    VEL_SYS/QUAD/clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDCE (Prop_fdce_C_Q)         0.164     2.152 r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[2]/Q
                         net (fo=6, routed)           0.130     2.282    VEL_SYS/QUAD/FSM_onehot_current_state_reg_n_0_[2]
    SLICE_X1Y8           LUT6 (Prop_lut6_I2_O)        0.045     2.327 r  VEL_SYS/QUAD/FSM_onehot_current_state[5]_i_1/O
                         net (fo=1, routed)           0.000     2.327    VEL_SYS/QUAD/FSM_onehot_current_state[5]_i_1_n_0
    SLICE_X1Y8           FDCE                                         r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.892     2.618    VEL_SYS/QUAD/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[5]/C
                         clock pessimism             -0.617     2.001    
    SLICE_X1Y8           FDCE (Hold_fdce_C_D)         0.092     2.093    VEL_SYS/QUAD/FSM_onehot_current_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.327    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 VEL_SYS/QUAD/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VEL_SYS/QUAD/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.060%)  route 0.186ns (49.940%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.618ns
    Source Clock Delay      (SCD):    1.988ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.622     1.988    VEL_SYS/QUAD/clk_IBUF_BUFG
    SLICE_X1Y8           FDCE                                         r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDCE (Prop_fdce_C_Q)         0.141     2.129 r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[5]/Q
                         net (fo=6, routed)           0.186     2.315    VEL_SYS/QUAD/FSM_onehot_current_state_reg_n_0_[5]
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.045     2.360 r  VEL_SYS/QUAD/FSM_onehot_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.360    VEL_SYS/QUAD/FSM_onehot_current_state[2]_i_1_n_0
    SLICE_X0Y8           FDCE                                         r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.892     2.618    VEL_SYS/QUAD/clk_IBUF_BUFG
    SLICE_X0Y8           FDCE                                         r  VEL_SYS/QUAD/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.617     2.001    
    SLICE_X0Y8           FDCE (Hold_fdce_C_D)         0.120     2.121    VEL_SYS/QUAD/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.121    
                         arrival time                           2.360    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X3Y18    PLS_SYS/PWM/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X2Y16    PLS_SYS/PWM/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y16    PLS_SYS/PWM/PWM_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y15    PLS_SYS/PWM/count_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y17    PLS_SYS/PWM/count_reg_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y17    PLS_SYS/PWM/count_reg_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y18    PLS_SYS/PWM/count_reg_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y18    PLS_SYS/PWM/count_reg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y18    PLS_SYS/PWM/count_reg_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][0]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][1]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][2]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][3]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y10    VEL_SYS/VEL/pos_shift_reg[7][4]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y10    VEL_SYS/VEL/pos_shift_reg[7][5]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y10    VEL_SYS/VEL/pos_shift_reg[7][6]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y10    VEL_SYS/VEL/pos_shift_reg[7][7]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][0]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][1]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][0]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][0]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][1]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][1]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][2]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][2]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][3]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y9     VEL_SYS/VEL/pos_shift_reg[7][3]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y10    VEL_SYS/VEL/pos_shift_reg[7][4]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y10    VEL_SYS/VEL/pos_shift_reg[7][4]_srl8_VEL_SYS_VEL_pos_shift_reg_c_6/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.864ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.233ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 2.947ns (48.012%)  route 3.191ns (51.988%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.283    11.248    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X3Y19          LUT3 (Prop_lut3_I2_O)        0.149    11.397 f  PLS_SYS/SLFT/duty_cycle_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.763    12.160    PLS_SYS/SLFT/duty_cycle_reg[4]_LDC_i_2_n_0
    SLICE_X6Y20          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.644    15.391    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X6Y20          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[4]_C/C
                         clock pessimism              0.564    15.955    
                         clock uncertainty           -0.035    15.919    
    SLICE_X6Y20          FDCE (Recov_fdce_C_CLR)     -0.527    15.392    PLS_SYS/SLFT/duty_cycle_reg[4]_C
  -------------------------------------------------------------------
                         required time                         15.392    
                         arrival time                         -12.160    
  -------------------------------------------------------------------
                         slack                                  3.233    

Slack (MET) :             3.281ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[2]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 2.916ns (49.161%)  route 3.016ns (50.839%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.313ns = ( 15.313 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.229    11.194    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X9Y20          LUT3 (Prop_lut3_I2_O)        0.118    11.312 f  PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.641    11.953    PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_i_2_n_0
    SLICE_X9Y20          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.566    15.313    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X9Y20          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[2]_C/C
                         clock pessimism              0.564    15.877    
                         clock uncertainty           -0.035    15.841    
    SLICE_X9Y20          FDCE (Recov_fdce_C_CLR)     -0.607    15.234    PLS_SYS/SLFT/duty_cycle_reg[2]_C
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -11.953    
  -------------------------------------------------------------------
                         slack                                  3.281    

Slack (MET) :             3.392ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[0]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 2.915ns (49.394%)  route 2.987ns (50.606%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 15.314 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.250    11.215    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I2_O)        0.117    11.332 f  PLS_SYS/SLFT/duty_cycle_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.592    11.923    PLS_SYS/SLFT/duty_cycle_reg[0]_LDC_i_2_n_0
    SLICE_X8Y18          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.567    15.314    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[0]_C/C
                         clock pessimism              0.564    15.878    
                         clock uncertainty           -0.035    15.842    
    SLICE_X8Y18          FDCE (Recov_fdce_C_CLR)     -0.527    15.315    PLS_SYS/SLFT/duty_cycle_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                         -11.923    
  -------------------------------------------------------------------
                         slack                                  3.392    

Slack (MET) :             3.495ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 2.947ns (49.812%)  route 2.969ns (50.188%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.129    11.094    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I2_O)        0.149    11.243 f  PLS_SYS/SLFT/duty_cycle_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.695    11.938    PLS_SYS/SLFT/duty_cycle_reg[7]_LDC_i_2_n_0
    SLICE_X0Y18          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.646    15.393    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[7]_C/C
                         clock pessimism              0.603    15.996    
                         clock uncertainty           -0.035    15.960    
    SLICE_X0Y18          FDCE (Recov_fdce_C_CLR)     -0.527    15.433    PLS_SYS/SLFT/duty_cycle_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                         -11.938    
  -------------------------------------------------------------------
                         slack                                  3.495    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.822ns  (logic 2.948ns (50.633%)  route 2.874ns (49.367%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.395ns = ( 15.395 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.208    11.173    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I2_O)        0.150    11.323 f  PLS_SYS/SLFT/duty_cycle_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.521    11.844    PLS_SYS/SLFT/duty_cycle_reg[6]_LDC_i_2_n_0
    SLICE_X4Y16          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.648    15.395    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[6]_C/C
                         clock pessimism              0.564    15.959    
                         clock uncertainty           -0.035    15.923    
    SLICE_X4Y16          FDCE (Recov_fdce_C_CLR)     -0.521    15.402    PLS_SYS/SLFT/duty_cycle_reg[6]_C
  -------------------------------------------------------------------
                         required time                         15.402    
                         arrival time                         -11.844    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.814ns  (logic 2.947ns (50.690%)  route 2.867ns (49.310%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.393ns = ( 15.393 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.214    11.179    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X5Y17          LUT3 (Prop_lut3_I2_O)        0.149    11.328 f  PLS_SYS/SLFT/duty_cycle_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.508    11.835    PLS_SYS/SLFT/duty_cycle_reg[5]_LDC_i_2_n_0
    SLICE_X2Y18          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.646    15.393    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[5]_C/C
                         clock pessimism              0.603    15.996    
                         clock uncertainty           -0.035    15.960    
    SLICE_X2Y18          FDCE (Recov_fdce_C_CLR)     -0.527    15.433    PLS_SYS/SLFT/duty_cycle_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                         -11.835    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.708ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 2.915ns (52.281%)  route 2.661ns (47.719%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.390ns = ( 15.390 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.559     7.037    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X0Y17          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.632 r  PLS_SYS/SLFT/c_addr1_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000     7.632    PLS_SYS/SLFT/c_addr1_carry_i_8_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.749 r  PLS_SYS/SLFT/c_addr1_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.749    PLS_SYS/SLFT/c_addr1_carry_i_9_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.866 r  PLS_SYS/SLFT/c_addr1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.866    PLS_SYS/SLFT/c_addr1_carry__0_i_6_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.983 r  PLS_SYS/SLFT/c_addr1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.983    PLS_SYS/SLFT/c_addr1_carry__0_i_5_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.100 r  PLS_SYS/SLFT/c_addr1_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.100    PLS_SYS/SLFT/c_addr1_carry__1_i_6_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.217 r  PLS_SYS/SLFT/c_addr1_carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     8.217    PLS_SYS/SLFT/c_addr1_carry__1_i_5_n_0
    SLICE_X0Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.540 f  PLS_SYS/SLFT/c_addr1_carry__2_i_6/O[1]
                         net (fo=1, routed)           0.586     9.126    PLS_SYS/SLFT/c_addr_next[26]
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.306     9.432 r  PLS_SYS/SLFT/c_addr1_carry__2_i_4/O
                         net (fo=1, routed)           0.000     9.432    PLS_SYS/SLFT/c_addr1_carry__2_i_4_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.965 r  PLS_SYS/SLFT/c_addr1_carry__2/CO[3]
                         net (fo=73, routed)          1.110    11.074    PLS_SYS/SLFT/c_addr1_carry__2_n_0
    SLICE_X7Y21          LUT3 (Prop_lut3_I2_O)        0.117    11.191 f  PLS_SYS/SLFT/duty_cycle_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.406    11.597    PLS_SYS/SLFT/duty_cycle_reg[3]_LDC_i_2_n_0
    SLICE_X7Y21          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.643    15.390    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[3]_C/C
                         clock pessimism              0.564    15.954    
                         clock uncertainty           -0.035    15.918    
    SLICE_X7Y21          FDCE (Recov_fdce_C_CLR)     -0.613    15.305    PLS_SYS/SLFT/duty_cycle_reg[3]_C
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                         -11.597    
  -------------------------------------------------------------------
                         slack                                  3.708    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[2]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.397ns  (logic 0.704ns (20.725%)  route 2.693ns (79.275%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.314ns = ( 15.314 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[2]/Q
                         net (fo=9, routed)           1.191     7.668    PLS_SYS/SLFT/c_addr_reg[2]
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.124     7.792 f  PLS_SYS/SLFT/g0_b1/O
                         net (fo=4, routed)           0.688     8.480    PLS_SYS/SLFT/g0_b1_n_0
    SLICE_X9Y20          LUT2 (Prop_lut2_I0_O)        0.124     8.604 f  PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.815     9.419    PLS_SYS/SLFT/duty_cycle_reg[2]_LDC_i_1_n_0
    SLICE_X10Y20         FDPE                                         f  PLS_SYS/SLFT/duty_cycle_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.567    15.314    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X10Y20         FDPE                                         r  PLS_SYS/SLFT/duty_cycle_reg[2]_P/C
                         clock pessimism              0.564    15.878    
                         clock uncertainty           -0.035    15.842    
    SLICE_X10Y20         FDPE (Recov_fdpe_C_PRE)     -0.361    15.481    PLS_SYS/SLFT/duty_cycle_reg[2]_P
  -------------------------------------------------------------------
                         required time                         15.481    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.315ns  (logic 0.704ns (21.240%)  route 2.611ns (78.760%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.392ns = ( 15.392 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          1.149     7.627    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X7Y19          LUT5 (Prop_lut5_I0_O)        0.124     7.751 f  PLS_SYS/SLFT/g0_b0/O
                         net (fo=4, routed)           0.458     8.209    PLS_SYS/SLFT/g0_b0_n_0
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.124     8.333 f  PLS_SYS/SLFT/duty_cycle_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           1.003     9.336    PLS_SYS/SLFT/duty_cycle_reg[0]_LDC_i_1_n_0
    SLICE_X4Y18          FDPE                                         f  PLS_SYS/SLFT/duty_cycle_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.645    15.392    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X4Y18          FDPE                                         r  PLS_SYS/SLFT/duty_cycle_reg[0]_P/C
                         clock pessimism              0.564    15.956    
                         clock uncertainty           -0.035    15.920    
    SLICE_X4Y18          FDPE (Recov_fdpe_C_PRE)     -0.361    15.559    PLS_SYS/SLFT/duty_cycle_reg[0]_P
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                          -9.336    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.253ns  (logic 0.940ns (28.898%)  route 2.313ns (71.102%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.391ns = ( 15.391 - 10.000 ) 
    Source Clock Delay      (SCD):    6.022ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.625     4.095    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     4.196 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.826     6.022    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.456     6.478 r  PLS_SYS/SLFT/c_addr_reg[2]/Q
                         net (fo=9, routed)           1.191     7.668    PLS_SYS/SLFT/c_addr_reg[2]
    SLICE_X7Y20          LUT5 (Prop_lut5_I2_O)        0.152     7.820 f  PLS_SYS/SLFT/g0_b3/O
                         net (fo=4, routed)           0.579     8.399    PLS_SYS/SLFT/g0_b3_n_0
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.332     8.731 f  PLS_SYS/SLFT/duty_cycle_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.543     9.274    PLS_SYS/SLFT/duty_cycle_reg[4]_LDC_i_1_n_0
    SLICE_X7Y19          FDPE                                         f  PLS_SYS/SLFT/duty_cycle_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    T18                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         1.399    11.399 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.256    13.655    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.746 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.644    15.391    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X7Y19          FDPE                                         r  PLS_SYS/SLFT/duty_cycle_reg[4]_P/C
                         clock pessimism              0.564    15.955    
                         clock uncertainty           -0.035    15.919    
    SLICE_X7Y19          FDPE (Recov_fdpe_C_PRE)     -0.359    15.560    PLS_SYS/SLFT/duty_cycle_reg[4]_P
  -------------------------------------------------------------------
                         required time                         15.560    
                         arrival time                          -9.274    
  -------------------------------------------------------------------
                         slack                                  6.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.864ns  (arrival time - required time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[5]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.231ns (28.595%)  route 0.577ns (71.405%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.616     1.982    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     2.123 r  PLS_SYS/SLFT/c_addr_reg[4]/Q
                         net (fo=9, routed)           0.173     2.296    PLS_SYS/SLFT/c_addr_reg[4]
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.045     2.341 f  PLS_SYS/SLFT/g0_b4/O
                         net (fo=4, routed)           0.216     2.557    PLS_SYS/SLFT/g0_b4_n_0
    SLICE_X5Y17          LUT2 (Prop_lut2_I0_O)        0.045     2.602 f  PLS_SYS/SLFT/duty_cycle_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.188     2.790    PLS_SYS/SLFT/duty_cycle_reg[5]_LDC_i_1_n_0
    SLICE_X2Y17          FDPE                                         f  PLS_SYS/SLFT/duty_cycle_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.885     2.611    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X2Y17          FDPE                                         r  PLS_SYS/SLFT/duty_cycle_reg[5]_P/C
                         clock pessimism             -0.614     1.997    
    SLICE_X2Y17          FDPE (Remov_fdpe_C_PRE)     -0.071     1.926    PLS_SYS/SLFT/duty_cycle_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.864    

Slack (MET) :             0.891ns  (arrival time - required time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[7]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.832ns  (logic 0.231ns (27.771%)  route 0.601ns (72.229%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.617     1.983    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     2.124 r  PLS_SYS/SLFT/c_addr_reg[2]/Q
                         net (fo=9, routed)           0.194     2.318    PLS_SYS/SLFT/c_addr_reg[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.045     2.363 f  PLS_SYS/SLFT/g0_b6/O
                         net (fo=4, routed)           0.221     2.585    PLS_SYS/SLFT/g0_b6_n_0
    SLICE_X3Y20          LUT2 (Prop_lut2_I0_O)        0.045     2.630 f  PLS_SYS/SLFT/duty_cycle_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.185     2.815    PLS_SYS/SLFT/duty_cycle_reg[7]_LDC_i_1_n_0
    SLICE_X2Y19          FDPE                                         f  PLS_SYS/SLFT/duty_cycle_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.883     2.609    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X2Y19          FDPE                                         r  PLS_SYS/SLFT/duty_cycle_reg[7]_P/C
                         clock pessimism             -0.614     1.995    
    SLICE_X2Y19          FDPE (Remov_fdpe_C_PRE)     -0.071     1.924    PLS_SYS/SLFT/duty_cycle_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  0.891    

Slack (MET) :             0.938ns  (arrival time - required time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[5]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.235ns (28.720%)  route 0.583ns (71.280%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.616     1.982    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     2.123 f  PLS_SYS/SLFT/c_addr_reg[4]/Q
                         net (fo=9, routed)           0.173     2.296    PLS_SYS/SLFT/c_addr_reg[4]
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.045     2.341 r  PLS_SYS/SLFT/g0_b4/O
                         net (fo=4, routed)           0.216     2.557    PLS_SYS/SLFT/g0_b4_n_0
    SLICE_X5Y17          LUT3 (Prop_lut3_I0_O)        0.049     2.606 f  PLS_SYS/SLFT/duty_cycle_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.195     2.800    PLS_SYS/SLFT/duty_cycle_reg[5]_LDC_i_2_n_0
    SLICE_X2Y18          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.884     2.610    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X2Y18          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[5]_C/C
                         clock pessimism             -0.614     1.996    
    SLICE_X2Y18          FDCE (Remov_fdce_C_CLR)     -0.134     1.862    PLS_SYS/SLFT/duty_cycle_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.938    

Slack (MET) :             0.954ns  (arrival time - required time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[6]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.296ns (33.777%)  route 0.580ns (66.223%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.613ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.616     1.982    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     2.123 r  PLS_SYS/SLFT/c_addr_reg[4]/Q
                         net (fo=9, routed)           0.173     2.296    PLS_SYS/SLFT/c_addr_reg[4]
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.048     2.344 f  PLS_SYS/SLFT/g0_b5/O
                         net (fo=4, routed)           0.218     2.563    PLS_SYS/SLFT/g0_b5_n_0
    SLICE_X3Y16          LUT2 (Prop_lut2_I0_O)        0.107     2.670 f  PLS_SYS/SLFT/duty_cycle_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.189     2.859    PLS_SYS/SLFT/duty_cycle_reg[6]_LDC_i_1_n_0
    SLICE_X3Y15          FDPE                                         f  PLS_SYS/SLFT/duty_cycle_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.887     2.613    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X3Y15          FDPE                                         r  PLS_SYS/SLFT/duty_cycle_reg[6]_P/C
                         clock pessimism             -0.614     1.999    
    SLICE_X3Y15          FDPE (Remov_fdpe_C_PRE)     -0.095     1.904    PLS_SYS/SLFT/duty_cycle_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           2.859    
  -------------------------------------------------------------------
                         slack                                  0.954    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[6]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.299ns (33.844%)  route 0.584ns (66.156%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.611ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.616     1.982    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     2.123 r  PLS_SYS/SLFT/c_addr_reg[4]/Q
                         net (fo=9, routed)           0.173     2.296    PLS_SYS/SLFT/c_addr_reg[4]
    SLICE_X3Y17          LUT5 (Prop_lut5_I4_O)        0.048     2.344 r  PLS_SYS/SLFT/g0_b5/O
                         net (fo=4, routed)           0.218     2.563    PLS_SYS/SLFT/g0_b5_n_0
    SLICE_X3Y16          LUT3 (Prop_lut3_I0_O)        0.110     2.673 f  PLS_SYS/SLFT/duty_cycle_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.193     2.866    PLS_SYS/SLFT/duty_cycle_reg[6]_LDC_i_2_n_0
    SLICE_X4Y16          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.885     2.611    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X4Y16          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[6]_C/C
                         clock pessimism             -0.593     2.018    
    SLICE_X4Y16          FDCE (Remov_fdce_C_CLR)     -0.129     1.889    PLS_SYS/SLFT/duty_cycle_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             0.993ns  (arrival time - required time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[0]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.230ns (26.695%)  route 0.632ns (73.305%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.580ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.618     1.984    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     2.125 r  PLS_SYS/SLFT/c_addr_reg[1]/Q
                         net (fo=8, routed)           0.208     2.333    PLS_SYS/SLFT/c_addr_reg[1]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.045     2.378 r  PLS_SYS/SLFT/g0_b0/O
                         net (fo=4, routed)           0.162     2.540    PLS_SYS/SLFT/g0_b0_n_0
    SLICE_X7Y19          LUT3 (Prop_lut3_I0_O)        0.044     2.584 f  PLS_SYS/SLFT/duty_cycle_reg[0]_LDC_i_2/O
                         net (fo=2, routed)           0.262     2.846    PLS_SYS/SLFT/duty_cycle_reg[0]_LDC_i_2_n_0
    SLICE_X8Y18          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.854     2.580    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X8Y18          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[0]_C/C
                         clock pessimism             -0.593     1.987    
    SLICE_X8Y18          FDCE (Remov_fdce_C_CLR)     -0.134     1.853    PLS_SYS/SLFT/duty_cycle_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.846    
  -------------------------------------------------------------------
                         slack                                  0.993    

Slack (MET) :             1.002ns  (arrival time - required time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[7]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.235ns (26.676%)  route 0.646ns (73.324%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.610ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.614ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.617     1.983    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     2.124 r  PLS_SYS/SLFT/c_addr_reg[2]/Q
                         net (fo=9, routed)           0.194     2.318    PLS_SYS/SLFT/c_addr_reg[2]
    SLICE_X2Y18          LUT5 (Prop_lut5_I2_O)        0.045     2.363 r  PLS_SYS/SLFT/g0_b6/O
                         net (fo=4, routed)           0.221     2.585    PLS_SYS/SLFT/g0_b6_n_0
    SLICE_X3Y20          LUT3 (Prop_lut3_I0_O)        0.049     2.634 f  PLS_SYS/SLFT/duty_cycle_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.230     2.864    PLS_SYS/SLFT/duty_cycle_reg[7]_LDC_i_2_n_0
    SLICE_X0Y18          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.884     2.610    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X0Y18          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[7]_C/C
                         clock pessimism             -0.614     1.996    
    SLICE_X0Y18          FDCE (Remov_fdce_C_CLR)     -0.134     1.862    PLS_SYS/SLFT/duty_cycle_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.002    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[4]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.302ns (31.236%)  route 0.665ns (68.764%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.617     1.983    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     2.124 r  PLS_SYS/SLFT/c_addr_reg[0]/Q
                         net (fo=10, routed)          0.268     2.392    PLS_SYS/SLFT/c_addr_reg[0]
    SLICE_X7Y20          LUT5 (Prop_lut5_I0_O)        0.049     2.441 f  PLS_SYS/SLFT/g0_b3/O
                         net (fo=4, routed)           0.206     2.647    PLS_SYS/SLFT/g0_b3_n_0
    SLICE_X3Y19          LUT2 (Prop_lut2_I0_O)        0.112     2.759 f  PLS_SYS/SLFT/duty_cycle_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.191     2.950    PLS_SYS/SLFT/duty_cycle_reg[4]_LDC_i_1_n_0
    SLICE_X7Y19          FDPE                                         f  PLS_SYS/SLFT/duty_cycle_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.882     2.608    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X7Y19          FDPE                                         r  PLS_SYS/SLFT/duty_cycle_reg[4]_P/C
                         clock pessimism             -0.593     2.015    
    SLICE_X7Y19          FDPE (Remov_fdpe_C_PRE)     -0.095     1.920    PLS_SYS/SLFT/duty_cycle_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.950    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[3]_C/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.228ns (25.249%)  route 0.675ns (74.751%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.617     1.983    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     2.124 r  PLS_SYS/SLFT/c_addr_reg[3]/Q
                         net (fo=9, routed)           0.297     2.421    PLS_SYS/SLFT/c_addr_reg[3]
    SLICE_X7Y20          LUT5 (Prop_lut5_I3_O)        0.045     2.466 r  PLS_SYS/SLFT/g0_b2/O
                         net (fo=4, routed)           0.240     2.706    PLS_SYS/SLFT/g0_b2_n_0
    SLICE_X7Y21          LUT3 (Prop_lut3_I0_O)        0.042     2.748 f  PLS_SYS/SLFT/duty_cycle_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.138     2.886    PLS_SYS/SLFT/duty_cycle_reg[3]_LDC_i_2_n_0
    SLICE_X7Y21          FDCE                                         f  PLS_SYS/SLFT/duty_cycle_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.880     2.606    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X7Y21          FDCE                                         r  PLS_SYS/SLFT/duty_cycle_reg[3]_C/C
                         clock pessimism             -0.593     2.013    
    SLICE_X7Y21          FDCE (Remov_fdce_C_CLR)     -0.159     1.854    PLS_SYS/SLFT/duty_cycle_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.886    
  -------------------------------------------------------------------
                         slack                                  1.032    

Slack (MET) :             1.110ns  (arrival time - required time)
  Source:                 PLS_SYS/SLFT/c_addr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLS_SYS/SLFT/duty_cycle_reg[0]_P/PRE
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.231ns (21.565%)  route 0.840ns (78.435%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.609ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.103     1.341    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.367 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.618     1.984    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  PLS_SYS/SLFT/c_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     2.125 r  PLS_SYS/SLFT/c_addr_reg[1]/Q
                         net (fo=8, routed)           0.208     2.333    PLS_SYS/SLFT/c_addr_reg[1]
    SLICE_X7Y19          LUT5 (Prop_lut5_I1_O)        0.045     2.378 f  PLS_SYS/SLFT/g0_b0/O
                         net (fo=4, routed)           0.162     2.540    PLS_SYS/SLFT/g0_b0_n_0
    SLICE_X7Y19          LUT2 (Prop_lut2_I0_O)        0.045     2.585 f  PLS_SYS/SLFT/duty_cycle_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.470     3.055    PLS_SYS/SLFT/duty_cycle_reg[0]_LDC_i_1_n_0
    SLICE_X4Y18          FDPE                                         f  PLS_SYS/SLFT/duty_cycle_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    T18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    T18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.272     1.697    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.883     2.609    PLS_SYS/SLFT/clk_IBUF_BUFG
    SLICE_X4Y18          FDPE                                         r  PLS_SYS/SLFT/duty_cycle_reg[0]_P/C
                         clock pessimism             -0.593     2.016    
    SLICE_X4Y18          FDPE (Remov_fdpe_C_PRE)     -0.071     1.945    PLS_SYS/SLFT/duty_cycle_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.945    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  1.110    





