// Seed: 3626644648
module module_0 (
    input uwire id_0,
    output supply1 id_1
    , id_33,
    input tri id_2,
    output tri0 id_3,
    output wand id_4,
    output tri0 id_5,
    output wire id_6,
    input uwire id_7,
    output wor id_8,
    output supply1 id_9,
    input tri0 id_10,
    input tri id_11,
    output tri id_12,
    input supply0 id_13,
    input uwire id_14,
    input tri id_15,
    output tri1 id_16,
    output uwire id_17,
    input tri0 id_18,
    input wand id_19,
    output uwire id_20,
    input supply1 id_21,
    input tri1 id_22,
    output wor id_23,
    output wand id_24,
    input tri id_25,
    output tri1 id_26,
    output supply1 id_27,
    input wire id_28,
    output tri0 id_29,
    input supply0 id_30,
    output wire id_31
);
  logic id_34, id_35 = id_14;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    input  tri0  id_2,
    output logic id_3,
    input  tri   id_4,
    output logic id_5,
    input  tri   id_6,
    input  tri0  id_7,
    output logic id_8
);
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_1,
      id_4,
      id_2,
      id_0,
      id_0,
      id_7,
      id_6,
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_4,
      id_0,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_6 = 0;
  initial begin : LABEL_0
    id_5 <= id_4;
    id_8 <= id_2;
    id_3 = id_2;
  end
endmodule
