{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1736888867029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1736888867029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 14 16:07:46 2025 " "Processing started: Tue Jan 14 16:07:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1736888867029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736888867029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736888867029 ""}
{ "Info" "IACF_WHERE_TO_VIEW_DEFAULT_CHANGES" "c:/software/altera/18.1/quartus/bin64/assignment_defaults.qdf " "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file c:/software/altera/18.1/quartus/bin64/assignment_defaults.qdf" {  } {  } 0 125069 "Default assignment values were changed in the current version of the Quartus Prime software -- changes to default assignments values are contained in file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736888867091 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1736888867206 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1736888867206 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Lab1/schem_gates.bdf " "Can't analyze file -- file Lab1/schem_gates.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1736888873228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_gates-simple_gates " "Found design unit 1: VHDL_gates-simple_gates" {  } { { "VHDL_gates.vhd" "" { Text "C:/Users/nmiscan/ECE-124/Lab1/VHDL_gates.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736888873444 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_gates " "Found entity 1: VHDL_gates" {  } { { "VHDL_gates.vhd" "" { Text "C:/Users/nmiscan/ECE-124/Lab1/VHDL_gates.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736888873444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736888873444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logicalstep_lab1_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file logicalstep_lab1_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab1_top " "Found entity 1: LogicalStep_Lab1_top" {  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "C:/Users/nmiscan/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736888873445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736888873445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polarityxnorgates.bdf 1 1 " "Found 1 design units, including 1 entities, in source file polarityxnorgates.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PolarityXnorGates " "Found entity 1: PolarityXnorGates" {  } { { "PolarityXnorGates.bdf" "" { Schematic "C:/Users/nmiscan/ECE-124/Lab1/PolarityXnorGates.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736888873446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736888873446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polarity_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file polarity_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Polarity_gates-simple_gates " "Found design unit 1: Polarity_gates-simple_gates" {  } { { "Polarity_gates.vhd" "" { Text "C:/Users/nmiscan/ECE-124/Lab1/Polarity_gates.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736888873446 ""} { "Info" "ISGN_ENTITY_NAME" "1 Polarity_gates " "Found entity 1: Polarity_gates" {  } { { "Polarity_gates.vhd" "" { Text "C:/Users/nmiscan/ECE-124/Lab1/Polarity_gates.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736888873446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1736888873446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab1_top " "Elaborating entity \"LogicalStep_Lab1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1736888873462 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "LogicalStep_Lab1_top.bdf" "" { Schematic "C:/Users/nmiscan/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { -192 232 280 -160 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1736888873463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Polarity_gates Polarity_gates:inst3 " "Elaborating entity \"Polarity_gates\" for hierarchy \"Polarity_gates:inst3\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst3" { Schematic "C:/Users/nmiscan/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { -224 808 1032 -80 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736888873466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_gates VHDL_gates:inst1 " "Elaborating entity \"VHDL_gates\" for hierarchy \"VHDL_gates:inst1\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst1" { Schematic "C:/Users/nmiscan/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { -208 368 576 -32 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736888873467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PolarityXnorGates PolarityXnorGates:inst2 " "Elaborating entity \"PolarityXnorGates\" for hierarchy \"PolarityXnorGates:inst2\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst2" { Schematic "C:/Users/nmiscan/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { -32 680 888 96 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736888873467 ""}
{ "Warning" "WSGN_SEARCH_FILE" "schem_gates.bdf 1 1 " "Using design file schem_gates.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 schem_gates " "Found entity 1: schem_gates" {  } { { "schem_gates.bdf" "" { Schematic "C:/Users/nmiscan/ECE-124/Lab1/schem_gates.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1736888873473 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1736888873473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schem_gates schem_gates:inst " "Elaborating entity \"schem_gates\" for hierarchy \"schem_gates:inst\"" {  } { { "LogicalStep_Lab1_top.bdf" "inst" { Schematic "C:/Users/nmiscan/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { -24 368 560 168 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1736888873473 ""}
{ "Error" "ESGN_NODE_MISSING_SOURCE" "inst5 " "Node \"inst5\" is missing source" {  } { { "LogicalStep_Lab1_top.bdf" "inst5" { Schematic "C:/Users/nmiscan/ECE-124/Lab1/LogicalStep_Lab1_top.bdf" { { -192 232 280 -160 "inst5" "" } } } }  } 0 12009 "Node \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1736888873500 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1736888873567 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jan 14 16:07:53 2025 " "Processing ended: Tue Jan 14 16:07:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1736888873567 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1736888873567 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1736888873567 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736888873567 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1736888874166 ""}
