// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
// Date        : Mon Mar  1 13:24:43 2021
// Host        : home running 64-bit Ubuntu 20.04.4 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/cypox/projects/hls2hdmi/vivado/v_hdmi_rx_ss_0_ex/v_hdmi_rx_ss_0_ex.srcs/sources_1/bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_sim_netlist.v
// Design      : exdes_vid_phy_controller_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xczu9eg-ffvb1156-2-i-es2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "exdes_vid_phy_controller_0,exdes_vid_phy_controller_0_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "exdes_vid_phy_controller_0_top,Vivado 2018.2" *) 
(* NotValidForBitStream *)
module exdes_vid_phy_controller_0
   (tx_refclk_rdy,
    tx_tmds_clk,
    tx_video_clk,
    tx_tmds_clk_p,
    tx_tmds_clk_n,
    rx_tmds_clk,
    rx_video_clk,
    rx_tmds_clk_p,
    rx_tmds_clk_n,
    mgtrefclk0_pad_p_in,
    mgtrefclk0_pad_n_in,
    mgtrefclk1_pad_p_in,
    mgtrefclk1_pad_n_in,
    phy_rxn_in,
    phy_rxp_in,
    phy_txn_out,
    phy_txp_out,
    rxoutclk,
    txoutclk,
    vid_phy_tx_axi4s_aclk,
    vid_phy_tx_axi4s_aresetn,
    vid_phy_tx_axi4s_ch0_tdata,
    vid_phy_tx_axi4s_ch0_tuser,
    vid_phy_tx_axi4s_ch0_tvalid,
    vid_phy_tx_axi4s_ch0_tready,
    vid_phy_tx_axi4s_ch1_tdata,
    vid_phy_tx_axi4s_ch1_tuser,
    vid_phy_tx_axi4s_ch1_tvalid,
    vid_phy_tx_axi4s_ch1_tready,
    vid_phy_tx_axi4s_ch2_tdata,
    vid_phy_tx_axi4s_ch2_tuser,
    vid_phy_tx_axi4s_ch2_tvalid,
    vid_phy_tx_axi4s_ch2_tready,
    vid_phy_rx_axi4s_ch0_tdata,
    vid_phy_rx_axi4s_ch0_tuser,
    vid_phy_rx_axi4s_ch0_tvalid,
    vid_phy_rx_axi4s_ch0_tready,
    vid_phy_rx_axi4s_aclk,
    vid_phy_rx_axi4s_aresetn,
    vid_phy_rx_axi4s_ch1_tdata,
    vid_phy_rx_axi4s_ch1_tuser,
    vid_phy_rx_axi4s_ch1_tvalid,
    vid_phy_rx_axi4s_ch1_tready,
    vid_phy_rx_axi4s_ch2_tdata,
    vid_phy_rx_axi4s_ch2_tuser,
    vid_phy_rx_axi4s_ch2_tvalid,
    vid_phy_rx_axi4s_ch2_tready,
    irq,
    vid_phy_sb_aclk,
    vid_phy_sb_aresetn,
    vid_phy_status_sb_tx_tdata,
    vid_phy_status_sb_tx_tvalid,
    vid_phy_status_sb_tx_tready,
    vid_phy_status_sb_rx_tdata,
    vid_phy_status_sb_rx_tvalid,
    vid_phy_status_sb_rx_tready,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_awprot,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_awready,
    vid_phy_axi4lite_wdata,
    vid_phy_axi4lite_wstrb,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_wready,
    vid_phy_axi4lite_bresp,
    vid_phy_axi4lite_bvalid,
    vid_phy_axi4lite_bready,
    vid_phy_axi4lite_araddr,
    vid_phy_axi4lite_arprot,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_arready,
    vid_phy_axi4lite_rdata,
    vid_phy_axi4lite_rresp,
    vid_phy_axi4lite_rvalid,
    vid_phy_axi4lite_rready,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_aresetn,
    drpclk);
  input tx_refclk_rdy;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 tx_tmds_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME tx_tmds_clk, FREQ_HZ 297000000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_tx_tmds_clk" *) output tx_tmds_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 tx_video_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME tx_video_clk, FREQ_HZ 297000000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_tx_video_clk" *) output tx_video_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 tx_tmds_clk_p CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME tx_tmds_clk_p, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_tx_tmds_clk_p" *) output tx_tmds_clk_p;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 tx_tmds_clk_n CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME tx_tmds_clk_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_tx_tmds_clk_n" *) output tx_tmds_clk_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 rx_tmds_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rx_tmds_clk, FREQ_HZ 297000000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_rx_tmds_clk" *) output rx_tmds_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 rx_video_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rx_video_clk, FREQ_HZ 297000000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_rx_video_clk" *) output rx_video_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 rx_tmds_clk_p CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rx_tmds_clk_p, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_rx_tmds_clk_p" *) output rx_tmds_clk_p;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 rx_tmds_clk_n CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rx_tmds_clk_n, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_rx_tmds_clk_n" *) output rx_tmds_clk_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 mgtrefclk0_pad_p_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mgtrefclk0_pad_p_in, FREQ_HZ 100000000, PHASE 0.000" *) input mgtrefclk0_pad_p_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 mgtrefclk0_pad_n_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mgtrefclk0_pad_n_in, FREQ_HZ 100000000, PHASE 0.000" *) input mgtrefclk0_pad_n_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 mgtrefclk1_pad_p_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mgtrefclk1_pad_p_in, FREQ_HZ 100000000, PHASE 0.000" *) input mgtrefclk1_pad_p_in;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 mgtrefclk1_pad_n_in CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME mgtrefclk1_pad_n_in, FREQ_HZ 100000000, PHASE 0.000" *) input mgtrefclk1_pad_n_in;
  input [2:0]phy_rxn_in;
  input [2:0]phy_rxp_in;
  output [2:0]phy_txn_out;
  output [2:0]phy_txp_out;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 rxoutclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rxoutclk, FREQ_HZ 148500000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_rxoutclk" *) output rxoutclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 txoutclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME txoutclk, FREQ_HZ 148500000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_txoutclk" *) output txoutclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_tx_axi4s_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_tx_axi4s_CLK, ASSOCIATED_BUSIF vid_phy_tx_axi4s_ch0:vid_phy_tx_axi4s_ch1:vid_phy_tx_axi4s_ch2:vid_phy_tx_axi4s_ch3, ASSOCIATED_RESET vid_phy_tx_axi4s_aresetn, FREQ_HZ 148500000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_txoutclk" *) input vid_phy_tx_axi4s_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_tx_axi4s_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_tx_axi4s_RST, POLARITY ACTIVE_LOW" *) input vid_phy_tx_axi4s_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TDATA" *) input [19:0]vid_phy_tx_axi4s_ch0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TUSER" *) input [0:0]vid_phy_tx_axi4s_ch0_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TVALID" *) input vid_phy_tx_axi4s_ch0_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch0 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_tx_axi4s_ch0, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 148500000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_txoutclk, LAYERED_METADATA undef" *) output vid_phy_tx_axi4s_ch0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TDATA" *) input [19:0]vid_phy_tx_axi4s_ch1_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TUSER" *) input [0:0]vid_phy_tx_axi4s_ch1_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TVALID" *) input vid_phy_tx_axi4s_ch1_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch1 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_tx_axi4s_ch1, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 148500000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_txoutclk, LAYERED_METADATA undef" *) output vid_phy_tx_axi4s_ch1_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TDATA" *) input [19:0]vid_phy_tx_axi4s_ch2_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TUSER" *) input [0:0]vid_phy_tx_axi4s_ch2_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TVALID" *) input vid_phy_tx_axi4s_ch2_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_tx_axi4s_ch2 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_tx_axi4s_ch2, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 148500000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_txoutclk, LAYERED_METADATA undef" *) output vid_phy_tx_axi4s_ch2_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch0 TDATA" *) output [19:0]vid_phy_rx_axi4s_ch0_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch0 TUSER" *) output [0:0]vid_phy_rx_axi4s_ch0_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch0 TVALID" *) output vid_phy_rx_axi4s_ch0_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch0 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_ch0, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 148500000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_rxoutclk, LAYERED_METADATA undef" *) input vid_phy_rx_axi4s_ch0_tready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_rx_axi4s_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_CLK, ASSOCIATED_BUSIF vid_phy_rx_axi4s_ch0:vid_phy_rx_axi4s_ch1:vid_phy_rx_axi4s_ch2:vid_phy_rx_axi4s_ch3, ASSOCIATED_RESET vid_phy_rx_axi4s_aresetn, FREQ_HZ 148500000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_rxoutclk" *) input vid_phy_rx_axi4s_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_rx_axi4s_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_RST, POLARITY ACTIVE_LOW" *) input vid_phy_rx_axi4s_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch1 TDATA" *) output [19:0]vid_phy_rx_axi4s_ch1_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch1 TUSER" *) output [0:0]vid_phy_rx_axi4s_ch1_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch1 TVALID" *) output vid_phy_rx_axi4s_ch1_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch1 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_ch1, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 148500000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_rxoutclk, LAYERED_METADATA undef" *) input vid_phy_rx_axi4s_ch1_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch2 TDATA" *) output [19:0]vid_phy_rx_axi4s_ch2_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch2 TUSER" *) output [0:0]vid_phy_rx_axi4s_ch2_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch2 TVALID" *) output vid_phy_rx_axi4s_ch2_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_rx_axi4s_ch2 TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_rx_axi4s_ch2, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 148500000, PHASE 0.000, CLK_DOMAIN exdes_vid_phy_controller_0_rxoutclk, LAYERED_METADATA undef" *) input vid_phy_rx_axi4s_ch2_tready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 IRQ INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME IRQ, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output irq;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_sb_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_sb_CLK, ASSOCIATED_BUSIF vid_phy_control_sb_tx:vid_phy_status_sb_tx:vid_phy_control_sb_rx:vid_phy_status_sb_rx, ASSOCIATED_RESET vid_phy_sb_aresetn, FREQ_HZ 99990000, PHASE 0.000, CLK_DOMAIN exdes_zynq_us_0_pl_clk0" *) input vid_phy_sb_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_sb_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_sb_RST, POLARITY ACTIVE_LOW" *) input vid_phy_sb_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_tx TDATA" *) output [1:0]vid_phy_status_sb_tx_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_tx TVALID" *) output vid_phy_status_sb_tx_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_tx TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_status_sb_tx, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 0, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 99990000, PHASE 0.000, CLK_DOMAIN exdes_zynq_us_0_pl_clk0, LAYERED_METADATA undef" *) input vid_phy_status_sb_tx_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_rx TDATA" *) output [1:0]vid_phy_status_sb_rx_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_rx TVALID" *) output vid_phy_status_sb_rx_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 vid_phy_status_sb_rx TREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_status_sb_rx, WIZ.DATA_WIDTH 32, TDATA_NUM_BYTES 0, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 99990000, PHASE 0.000, CLK_DOMAIN exdes_zynq_us_0_pl_clk0, LAYERED_METADATA undef" *) input vid_phy_status_sb_rx_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWADDR" *) input [9:0]vid_phy_axi4lite_awaddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWPROT" *) input [2:0]vid_phy_axi4lite_awprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWVALID" *) input vid_phy_axi4lite_awvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite AWREADY" *) output vid_phy_axi4lite_awready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WDATA" *) input [31:0]vid_phy_axi4lite_wdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WSTRB" *) input [3:0]vid_phy_axi4lite_wstrb;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WVALID" *) input vid_phy_axi4lite_wvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite WREADY" *) output vid_phy_axi4lite_wready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BRESP" *) output [1:0]vid_phy_axi4lite_bresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BVALID" *) output vid_phy_axi4lite_bvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite BREADY" *) input vid_phy_axi4lite_bready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARADDR" *) input [9:0]vid_phy_axi4lite_araddr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARPROT" *) input [2:0]vid_phy_axi4lite_arprot;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARVALID" *) input vid_phy_axi4lite_arvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite ARREADY" *) output vid_phy_axi4lite_arready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RDATA" *) output [31:0]vid_phy_axi4lite_rdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RRESP" *) output [1:0]vid_phy_axi4lite_rresp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RVALID" *) output vid_phy_axi4lite_rvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 vid_phy_axi4lite RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_axi4lite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 99990000, ID_WIDTH 0, ADDR_WIDTH 10, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN exdes_zynq_us_0_pl_clk0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0" *) input vid_phy_axi4lite_rready;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 vid_phy_axi4lite_CLK CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_axi4lite_CLK, ASSOCIATED_BUSIF vid_phy_axi4lite, ASSOCIATED_RESET vid_phy_axi4lite_aresetn, FREQ_HZ 99990000, PHASE 0.000, CLK_DOMAIN exdes_zynq_us_0_pl_clk0" *) input vid_phy_axi4lite_aclk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 vid_phy_axi4lite_RST RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME vid_phy_axi4lite_RST, POLARITY ACTIVE_LOW" *) input vid_phy_axi4lite_aresetn;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 drpclk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME drpclk, FREQ_HZ 99990000, PHASE 0.000, CLK_DOMAIN exdes_zynq_us_0_pl_clk0" *) input drpclk;

  wire drpclk;
  wire irq;
  wire mgtrefclk0_pad_n_in;
  wire mgtrefclk0_pad_p_in;
  wire mgtrefclk1_pad_n_in;
  wire mgtrefclk1_pad_p_in;
  wire [2:0]phy_rxn_in;
  wire [2:0]phy_rxp_in;
  wire [2:0]phy_txn_out;
  wire [2:0]phy_txp_out;
  wire rx_tmds_clk;
  (* SLEW = "FAST" *) wire rx_tmds_clk_n;
  (* SLEW = "FAST" *) wire rx_tmds_clk_p;
  wire rx_video_clk;
  wire rxoutclk;
  wire tx_refclk_rdy;
  wire tx_tmds_clk;
  (* SLEW = "FAST" *) wire tx_tmds_clk_n;
  (* SLEW = "FAST" *) wire tx_tmds_clk_p;
  wire tx_video_clk;
  wire txoutclk;
  wire vid_phy_axi4lite_aclk;
  wire [9:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire [2:0]vid_phy_axi4lite_arprot;
  wire vid_phy_axi4lite_arready;
  wire vid_phy_axi4lite_arvalid;
  wire [9:0]vid_phy_axi4lite_awaddr;
  wire [2:0]vid_phy_axi4lite_awprot;
  wire vid_phy_axi4lite_awready;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire [1:0]vid_phy_axi4lite_bresp;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire [1:0]vid_phy_axi4lite_rresp;
  wire vid_phy_axi4lite_rvalid;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wready;
  wire [3:0]vid_phy_axi4lite_wstrb;
  wire vid_phy_axi4lite_wvalid;
  wire vid_phy_rx_axi4s_aclk;
  wire vid_phy_rx_axi4s_aresetn;
  wire [19:0]vid_phy_rx_axi4s_ch0_tdata;
  wire vid_phy_rx_axi4s_ch0_tready;
  wire [0:0]vid_phy_rx_axi4s_ch0_tuser;
  wire vid_phy_rx_axi4s_ch0_tvalid;
  wire [19:0]vid_phy_rx_axi4s_ch1_tdata;
  wire vid_phy_rx_axi4s_ch1_tready;
  wire [0:0]vid_phy_rx_axi4s_ch1_tuser;
  wire vid_phy_rx_axi4s_ch1_tvalid;
  wire [19:0]vid_phy_rx_axi4s_ch2_tdata;
  wire vid_phy_rx_axi4s_ch2_tready;
  wire [0:0]vid_phy_rx_axi4s_ch2_tuser;
  wire vid_phy_rx_axi4s_ch2_tvalid;
  wire vid_phy_sb_aclk;
  wire vid_phy_sb_aresetn;
  wire [1:0]vid_phy_status_sb_rx_tdata;
  wire vid_phy_status_sb_rx_tready;
  wire vid_phy_status_sb_rx_tvalid;
  wire [1:0]vid_phy_status_sb_tx_tdata;
  wire vid_phy_status_sb_tx_tready;
  wire vid_phy_status_sb_tx_tvalid;
  wire vid_phy_tx_axi4s_aclk;
  wire vid_phy_tx_axi4s_aresetn;
  wire [19:0]vid_phy_tx_axi4s_ch0_tdata;
  wire vid_phy_tx_axi4s_ch0_tready;
  wire [0:0]vid_phy_tx_axi4s_ch0_tuser;
  wire vid_phy_tx_axi4s_ch0_tvalid;
  wire [19:0]vid_phy_tx_axi4s_ch1_tdata;
  wire vid_phy_tx_axi4s_ch1_tready;
  wire [0:0]vid_phy_tx_axi4s_ch1_tuser;
  wire vid_phy_tx_axi4s_ch1_tvalid;
  wire [19:0]vid_phy_tx_axi4s_ch2_tdata;
  wire vid_phy_tx_axi4s_ch2_tready;
  wire [0:0]vid_phy_tx_axi4s_ch2_tuser;
  wire vid_phy_tx_axi4s_ch2_tvalid;
  wire NLW_inst_err_irq_UNCONNECTED;
  wire NLW_inst_rxrefclk_ceb_UNCONNECTED;
  wire NLW_inst_txrefclk_ceb_UNCONNECTED;
  wire NLW_inst_vid_phy_control_sb_rx_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_control_sb_tx_tready_UNCONNECTED;
  wire NLW_inst_vid_phy_rx_axi4s_ch3_tvalid_UNCONNECTED;
  wire NLW_inst_vid_phy_tx_axi4s_ch3_tready_UNCONNECTED;
  wire [19:0]NLW_inst_vid_phy_rx_axi4s_ch3_tdata_UNCONNECTED;
  wire [0:0]NLW_inst_vid_phy_rx_axi4s_ch3_tuser_UNCONNECTED;

  (* C_COMPONENT_NAME = "exdes_vid_phy_controller_0" *) 
  (* C_DEVICE = "xczu9eg" *) 
  (* C_Err_Irq_En = "0" *) 
  (* C_FAMILY = "zynquplus" *) 
  (* C_Hdmi_Fast_Switch = "1" *) 
  (* C_INPUT_PIXELS_PER_CLOCK = "2" *) 
  (* C_NIDRU = "0" *) 
  (* C_NIDRU_REFCLK_SEL = "0" *) 
  (* C_RX_PLL_SELECTION = "0" *) 
  (* C_RX_REFCLK_SEL = "1" *) 
  (* C_Rx_No_Of_Channels = "3" *) 
  (* C_Rx_Protocol = "1" *) 
  (* C_SILICON_REVISION = "0" *) 
  (* C_SPEEDGRADE = "-2" *) 
  (* C_SupportLevel = "1" *) 
  (* C_TXREFCLK_RDY_INVERT = "1" *) 
  (* C_TX_PLL_SELECTION = "6" *) 
  (* C_TX_REFCLK_SEL = "0" *) 
  (* C_TransceiverControl = "0" *) 
  (* C_Tx_No_Of_Channels = "3" *) 
  (* C_Tx_Protocol = "1" *) 
  (* C_Use_GT_CH4_HDMI = "0" *) 
  (* C_vid_phy_axi4lite_ADDR_WIDTH = "10" *) 
  (* C_vid_phy_axi4lite_DATA_WIDTH = "32" *) 
  (* C_vid_phy_control_sb_rx_TDATA_WIDTH = "1" *) 
  (* C_vid_phy_control_sb_tx_TDATA_WIDTH = "1" *) 
  (* C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH = "20" *) 
  (* C_vid_phy_rx_axi4s_ch_TDATA_WIDTH = "20" *) 
  (* C_vid_phy_rx_axi4s_ch_TUSER_WIDTH = "1" *) 
  (* C_vid_phy_status_sb_rx_TDATA_WIDTH = "2" *) 
  (* C_vid_phy_status_sb_tx_TDATA_WIDTH = "2" *) 
  (* C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH = "20" *) 
  (* C_vid_phy_tx_axi4s_ch_TDATA_WIDTH = "20" *) 
  (* C_vid_phy_tx_axi4s_ch_TUSER_WIDTH = "1" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* GTEASTREFCLK0 = "6" *) 
  (* GTEASTREFCLK1 = "7" *) 
  (* GTNORTHREFCLK0 = "2" *) 
  (* GTNORTHREFCLK1 = "3" *) 
  (* GTREFCLK0 = "0" *) 
  (* GTREFCLK1 = "1" *) 
  (* GTSOUTHREFCLK0 = "4" *) 
  (* GTSOUTHREFCLK1 = "5" *) 
  (* GTWESTREFCLK0 = "8" *) 
  (* GTWESTREFCLK1 = "9" *) 
  (* Tx_Buffer_Bypass = "1" *) 
  (* c_sub_core_name = "exdes_vid_phy_controller_0_gtwrapper" *) 
  (* pBANK0 = "5'b00000" *) 
  (* pBANK1 = "5'b00001" *) 
  (* pBANK2 = "5'b00010" *) 
  (* pBANK3 = "5'b00011" *) 
  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_top inst
       (.drpclk(drpclk),
        .err_irq(NLW_inst_err_irq_UNCONNECTED),
        .gteastrefclk0_in(1'b0),
        .gteastrefclk1_in(1'b0),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in(1'b0),
        .gtnorthrefclk0_odiv2_in(1'b0),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in(1'b0),
        .gtnorthrefclk1_odiv2_in(1'b0),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in(1'b0),
        .gtsouthrefclk0_odiv2_in(1'b0),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in(1'b0),
        .gtsouthrefclk1_odiv2_in(1'b0),
        .gttxpippmen_in({1'b0,1'b0,1'b0}),
        .gttxpippmovrden_in({1'b0,1'b0,1'b0}),
        .gttxpippmpd_in({1'b0,1'b0,1'b0}),
        .gttxpippmsel_in({1'b0,1'b0,1'b0}),
        .gttxpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwestrefclk0_in(1'b0),
        .gtwestrefclk1_in(1'b0),
        .irq(irq),
        .mgtrefclk0_in(1'b0),
        .mgtrefclk0_odiv2_in(1'b0),
        .mgtrefclk0_pad_n_in(mgtrefclk0_pad_n_in),
        .mgtrefclk0_pad_p_in(mgtrefclk0_pad_p_in),
        .mgtrefclk1_in(1'b0),
        .mgtrefclk1_odiv2_in(1'b0),
        .mgtrefclk1_pad_n_in(mgtrefclk1_pad_n_in),
        .mgtrefclk1_pad_p_in(mgtrefclk1_pad_p_in),
        .phy_rxn_in(phy_rxn_in),
        .phy_rxp_in(phy_rxp_in),
        .phy_txn_out(phy_txn_out),
        .phy_txp_out(phy_txp_out),
        .rx_tmds_clk(rx_tmds_clk),
        .rx_tmds_clk_n(rx_tmds_clk_n),
        .rx_tmds_clk_p(rx_tmds_clk_p),
        .rx_video_clk(rx_video_clk),
        .rxoutclk(rxoutclk),
        .rxrefclk_ceb(NLW_inst_rxrefclk_ceb_UNCONNECTED),
        .tx_refclk_rdy(tx_refclk_rdy),
        .tx_tmds_clk(tx_tmds_clk),
        .tx_tmds_clk_n(tx_tmds_clk_n),
        .tx_tmds_clk_p(tx_tmds_clk_p),
        .tx_video_clk(tx_video_clk),
        .txoutclk(txoutclk),
        .txrefclk_ceb(NLW_inst_txrefclk_ceb_UNCONNECTED),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_araddr(vid_phy_axi4lite_araddr),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_arprot(vid_phy_axi4lite_arprot),
        .vid_phy_axi4lite_arready(vid_phy_axi4lite_arready),
        .vid_phy_axi4lite_arvalid(vid_phy_axi4lite_arvalid),
        .vid_phy_axi4lite_awaddr(vid_phy_axi4lite_awaddr),
        .vid_phy_axi4lite_awprot(vid_phy_axi4lite_awprot),
        .vid_phy_axi4lite_awready(vid_phy_axi4lite_awready),
        .vid_phy_axi4lite_awvalid(vid_phy_axi4lite_awvalid),
        .vid_phy_axi4lite_bready(vid_phy_axi4lite_bready),
        .vid_phy_axi4lite_bresp(vid_phy_axi4lite_bresp),
        .vid_phy_axi4lite_bvalid(vid_phy_axi4lite_bvalid),
        .vid_phy_axi4lite_rdata(vid_phy_axi4lite_rdata),
        .vid_phy_axi4lite_rready(vid_phy_axi4lite_rready),
        .vid_phy_axi4lite_rresp(vid_phy_axi4lite_rresp),
        .vid_phy_axi4lite_rvalid(vid_phy_axi4lite_rvalid),
        .vid_phy_axi4lite_wdata(vid_phy_axi4lite_wdata),
        .vid_phy_axi4lite_wready(vid_phy_axi4lite_wready),
        .vid_phy_axi4lite_wstrb(vid_phy_axi4lite_wstrb),
        .vid_phy_axi4lite_wvalid(vid_phy_axi4lite_wvalid),
        .vid_phy_control_sb_rx_tdata(1'b0),
        .vid_phy_control_sb_rx_tready(NLW_inst_vid_phy_control_sb_rx_tready_UNCONNECTED),
        .vid_phy_control_sb_rx_tvalid(1'b0),
        .vid_phy_control_sb_tx_tdata(1'b0),
        .vid_phy_control_sb_tx_tready(NLW_inst_vid_phy_control_sb_tx_tready_UNCONNECTED),
        .vid_phy_control_sb_tx_tvalid(1'b0),
        .vid_phy_rx_axi4s_aclk(vid_phy_rx_axi4s_aclk),
        .vid_phy_rx_axi4s_aresetn(vid_phy_rx_axi4s_aresetn),
        .vid_phy_rx_axi4s_ch0_tdata(vid_phy_rx_axi4s_ch0_tdata),
        .vid_phy_rx_axi4s_ch0_tready(vid_phy_rx_axi4s_ch0_tready),
        .vid_phy_rx_axi4s_ch0_tuser(vid_phy_rx_axi4s_ch0_tuser),
        .vid_phy_rx_axi4s_ch0_tvalid(vid_phy_rx_axi4s_ch0_tvalid),
        .vid_phy_rx_axi4s_ch1_tdata(vid_phy_rx_axi4s_ch1_tdata),
        .vid_phy_rx_axi4s_ch1_tready(vid_phy_rx_axi4s_ch1_tready),
        .vid_phy_rx_axi4s_ch1_tuser(vid_phy_rx_axi4s_ch1_tuser),
        .vid_phy_rx_axi4s_ch1_tvalid(vid_phy_rx_axi4s_ch1_tvalid),
        .vid_phy_rx_axi4s_ch2_tdata(vid_phy_rx_axi4s_ch2_tdata),
        .vid_phy_rx_axi4s_ch2_tready(vid_phy_rx_axi4s_ch2_tready),
        .vid_phy_rx_axi4s_ch2_tuser(vid_phy_rx_axi4s_ch2_tuser),
        .vid_phy_rx_axi4s_ch2_tvalid(vid_phy_rx_axi4s_ch2_tvalid),
        .vid_phy_rx_axi4s_ch3_tdata(NLW_inst_vid_phy_rx_axi4s_ch3_tdata_UNCONNECTED[19:0]),
        .vid_phy_rx_axi4s_ch3_tready(1'b0),
        .vid_phy_rx_axi4s_ch3_tuser(NLW_inst_vid_phy_rx_axi4s_ch3_tuser_UNCONNECTED[0]),
        .vid_phy_rx_axi4s_ch3_tvalid(NLW_inst_vid_phy_rx_axi4s_ch3_tvalid_UNCONNECTED),
        .vid_phy_sb_aclk(vid_phy_sb_aclk),
        .vid_phy_sb_aresetn(vid_phy_sb_aresetn),
        .vid_phy_status_sb_rx_tdata(vid_phy_status_sb_rx_tdata),
        .vid_phy_status_sb_rx_tready(vid_phy_status_sb_rx_tready),
        .vid_phy_status_sb_rx_tvalid(vid_phy_status_sb_rx_tvalid),
        .vid_phy_status_sb_tx_tdata(vid_phy_status_sb_tx_tdata),
        .vid_phy_status_sb_tx_tready(vid_phy_status_sb_tx_tready),
        .vid_phy_status_sb_tx_tvalid(vid_phy_status_sb_tx_tvalid),
        .vid_phy_tx_axi4s_aclk(vid_phy_tx_axi4s_aclk),
        .vid_phy_tx_axi4s_aresetn(vid_phy_tx_axi4s_aresetn),
        .vid_phy_tx_axi4s_ch0_tdata(vid_phy_tx_axi4s_ch0_tdata),
        .vid_phy_tx_axi4s_ch0_tready(vid_phy_tx_axi4s_ch0_tready),
        .vid_phy_tx_axi4s_ch0_tuser(vid_phy_tx_axi4s_ch0_tuser),
        .vid_phy_tx_axi4s_ch0_tvalid(vid_phy_tx_axi4s_ch0_tvalid),
        .vid_phy_tx_axi4s_ch1_tdata(vid_phy_tx_axi4s_ch1_tdata),
        .vid_phy_tx_axi4s_ch1_tready(vid_phy_tx_axi4s_ch1_tready),
        .vid_phy_tx_axi4s_ch1_tuser(vid_phy_tx_axi4s_ch1_tuser),
        .vid_phy_tx_axi4s_ch1_tvalid(vid_phy_tx_axi4s_ch1_tvalid),
        .vid_phy_tx_axi4s_ch2_tdata(vid_phy_tx_axi4s_ch2_tdata),
        .vid_phy_tx_axi4s_ch2_tready(vid_phy_tx_axi4s_ch2_tready),
        .vid_phy_tx_axi4s_ch2_tuser(vid_phy_tx_axi4s_ch2_tuser),
        .vid_phy_tx_axi4s_ch2_tvalid(vid_phy_tx_axi4s_ch2_tvalid),
        .vid_phy_tx_axi4s_ch3_tdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .vid_phy_tx_axi4s_ch3_tready(NLW_inst_vid_phy_tx_axi4s_ch3_tready_UNCONNECTED),
        .vid_phy_tx_axi4s_ch3_tuser(1'b0),
        .vid_phy_tx_axi4s_ch3_tvalid(1'b0));
endmodule

(* ORIG_REF_NAME = "exdes_vid_phy_controller_0_CLOCK_MODULE_8series" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_CLOCK_MODULE_8series
   (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ,
    MMCM_LOCKED_OUT,
    tx_tmds_clk,
    tx_video_clk,
    DRDY,
    DO,
    O,
    \slv_reg_0x120_reg[10] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ,
    CLK_IN,
    vid_phy_axi4lite_aclk,
    DEN,
    DWE,
    DI,
    DADDR);
  output [23:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  output MMCM_LOCKED_OUT;
  output tx_tmds_clk;
  output tx_video_clk;
  output DRDY;
  output [15:0]DO;
  input [7:0]O;
  input [1:0]\slv_reg_0x120_reg[10] ;
  input [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  input [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 ;
  input [0:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  input CLK_IN;
  input vid_phy_axi4lite_aclk;
  input DEN;
  input DWE;
  input [15:0]DI;
  input [6:0]DADDR;

  wire CLK_IN;
  wire [6:0]DADDR;
  wire DEN;
  wire [15:0]DI;
  wire [15:0]DO;
  wire DRDY;
  wire DWE;
  wire MMCM_LOCKED_OUT;
  wire [7:0]O;
  wire [0:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  wire [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  wire [23:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  wire [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 ;
  wire clkin1;
  wire clkout1;
  wire clkout2;
  wire [1:0]\slv_reg_0x120_reg[10] ;
  wire tx_mmcm_clkout2_bufg_i;
  wire tx_mmcm_locked_sync;
  wire tx_tmds_clk;
  wire tx_video_clk;
  wire vid_phy_axi4lite_aclk;
  wire NLW_mmcm_adv_inst_CDDCDONE_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBIN_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBOUT_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [10]));
  (* SOFT_HLUTNM = "soft_lutpair486" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [11]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [12]));
  (* SOFT_HLUTNM = "soft_lutpair485" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [13]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [14]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [15]));
  (* SOFT_HLUTNM = "soft_lutpair482" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [7]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [16]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 [0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [17]));
  (* SOFT_HLUTNM = "soft_lutpair483" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 [1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [18]));
  (* SOFT_HLUTNM = "soft_lutpair484" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 [2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [19]));
  (* SOFT_HLUTNM = "soft_lutpair491" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]_i_1 
       (.I0(O[0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 [3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [20]));
  (* SOFT_HLUTNM = "soft_lutpair481" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 [4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [21]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 [5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [22]));
  (* SOFT_HLUTNM = "soft_lutpair480" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_2 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 [6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [23]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]_i_1 
       (.I0(O[1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair490" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]_i_1 
       (.I0(O[2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]_i_1 
       (.I0(O[3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [4]));
  (* SOFT_HLUTNM = "soft_lutpair489" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]_i_1 
       (.I0(O[4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [5]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]_i_1 
       (.I0(O[5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair488" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]_i_1 
       (.I0(O[6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]_i_1 
       (.I0(O[7]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [8]));
  (* SOFT_HLUTNM = "soft_lutpair487" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] [0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x120_reg[10] [0]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] [9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC")) 
    clkin1_buf
       (.CE(1'b1),
        .I(CLK_IN),
        .O(clkin1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MMCME3_ADV" *) 
  MMCME4_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(4.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(3.367000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(4),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(12),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKFBIN_INVERTED(1'b0),
    .IS_CLKIN1_INVERTED(1'b0),
    .IS_CLKIN2_INVERTED(1'b0),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CDDCDONE(NLW_mmcm_adv_inst_CDDCDONE_UNCONNECTED),
        .CDDCREQ(1'b0),
        .CLKFBIN(NLW_mmcm_adv_inst_CLKFBIN_UNCONNECTED),
        .CLKFBOUT(NLW_mmcm_adv_inst_CLKFBOUT_UNCONNECTED),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clkin1),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(NLW_mmcm_adv_inst_CLKOUT0_UNCONNECTED),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clkout1),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(clkout2),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR(DADDR),
        .DCLK(vid_phy_axi4lite_aclk),
        .DEN(DEN),
        .DI(DI),
        .DO(DO),
        .DRDY(DRDY),
        .DWE(DWE),
        .LOCKED(MMCM_LOCKED_OUT),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(\slv_reg_0x120_reg[10] [1]),
        .RST(\slv_reg_0x120_reg[10] [0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFGCE #(
    .CE_TYPE("SYNC"),
    .IS_CE_INVERTED(1'b0),
    .IS_I_INVERTED(1'b0)) 
    tx_clkout1_buf
       (.CE(tx_mmcm_locked_sync),
        .I(clkout1),
        .O(tx_tmds_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFGCE #(
    .CE_TYPE("SYNC"),
    .IS_CE_INVERTED(1'b0),
    .IS_I_INVERTED(1'b0)) 
    tx_clkout2_buf
       (.CE(tx_mmcm_locked_sync),
        .I(clkout2),
        .O(tx_video_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC")) 
    tx_clkout2_bufg
       (.CE(1'b1),
        .I(clkout2),
        .O(tx_mmcm_clkout2_bufg_i));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__6 tx_mmcm_locked_xpm
       (.dest_clk(tx_mmcm_clkout2_bufg_i),
        .dest_out(tx_mmcm_locked_sync),
        .src_clk(1'b0),
        .src_in(MMCM_LOCKED_OUT));
endmodule

(* ORIG_REF_NAME = "exdes_vid_phy_controller_0_CLOCK_MODULE_8series" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_CLOCK_MODULE_8series__parameterized0
   (\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ,
    MMCM_LOCKED_OUT,
    rx_tmds_clk,
    rx_video_clk,
    DRDY,
    DO,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ,
    \slv_reg_0x140_reg[10] ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0]_0 ,
    \slv_reg_0x2C_reg[1] ,
    vid_phy_axi4lite_aclk,
    DEN,
    DWE,
    DI,
    DADDR);
  output [23:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ;
  output MMCM_LOCKED_OUT;
  output rx_tmds_clk;
  output rx_video_clk;
  output DRDY;
  output [15:0]DO;
  input [7:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ;
  input [1:0]\slv_reg_0x140_reg[10] ;
  input [7:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ;
  input [6:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 ;
  input [0:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0]_0 ;
  input \slv_reg_0x2C_reg[1] ;
  input vid_phy_axi4lite_aclk;
  input DEN;
  input DWE;
  input [15:0]DI;
  input [6:0]DADDR;

  wire [6:0]DADDR;
  wire DEN;
  wire [15:0]DI;
  wire [15:0]DO;
  wire DRDY;
  wire DWE;
  wire MMCM_LOCKED_OUT;
  wire [7:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ;
  wire [0:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0]_0 ;
  wire [7:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ;
  wire [23:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ;
  wire [6:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 ;
  wire clkin1;
  wire clkout1;
  wire clkout2;
  wire rx_mmcm_clkout2_bufg_i;
  wire rx_mmcm_locked_sync;
  wire rx_tmds_clk;
  wire rx_video_clk;
  wire [1:0]\slv_reg_0x140_reg[10] ;
  wire \slv_reg_0x2C_reg[1] ;
  wire vid_phy_axi4lite_aclk;
  wire NLW_mmcm_adv_inst_CDDCDONE_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBIN_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBOUT_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[0]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0]_0 ),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [0]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[10]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] [1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [10]));
  (* SOFT_HLUTNM = "soft_lutpair461" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[11]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] [2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [11]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[12]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] [3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [12]));
  (* SOFT_HLUTNM = "soft_lutpair460" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[13]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] [4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [13]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[14]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] [5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [14]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[15]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] [6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [15]));
  (* SOFT_HLUTNM = "soft_lutpair457" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[16]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] [7]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [16]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[17]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 [0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [17]));
  (* SOFT_HLUTNM = "soft_lutpair458" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[18]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 [1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [18]));
  (* SOFT_HLUTNM = "soft_lutpair459" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[19]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 [2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [19]));
  (* SOFT_HLUTNM = "soft_lutpair466" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[1]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] [0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [1]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[20]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 [3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [20]));
  (* SOFT_HLUTNM = "soft_lutpair456" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[21]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 [4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [21]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[22]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 [5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [22]));
  (* SOFT_HLUTNM = "soft_lutpair455" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_2 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 [6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [23]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[2]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] [1]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [2]));
  (* SOFT_HLUTNM = "soft_lutpair465" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[3]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] [2]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [3]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[4]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] [3]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [4]));
  (* SOFT_HLUTNM = "soft_lutpair464" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[5]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] [4]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [5]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[6]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] [5]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [6]));
  (* SOFT_HLUTNM = "soft_lutpair463" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[7]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] [6]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [7]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[8]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] [7]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [8]));
  (* SOFT_HLUTNM = "soft_lutpair462" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[9]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] [0]),
        .I1(MMCM_LOCKED_OUT),
        .I2(\slv_reg_0x140_reg[10] [0]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] [9]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC")) 
    clkin1_buf
       (.CE(1'b1),
        .I(\slv_reg_0x2C_reg[1] ),
        .O(clkin1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "MMCME3_ADV" *) 
  MMCME4_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(4.000000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(3.367000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(8.000000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(4),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(4),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(12),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("INTERNAL"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKFBIN_INVERTED(1'b0),
    .IS_CLKIN1_INVERTED(1'b0),
    .IS_CLKIN2_INVERTED(1'b0),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CDDCDONE(NLW_mmcm_adv_inst_CDDCDONE_UNCONNECTED),
        .CDDCREQ(1'b0),
        .CLKFBIN(NLW_mmcm_adv_inst_CLKFBIN_UNCONNECTED),
        .CLKFBOUT(NLW_mmcm_adv_inst_CLKFBOUT_UNCONNECTED),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clkin1),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(NLW_mmcm_adv_inst_CLKOUT0_UNCONNECTED),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(clkout1),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(clkout2),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR(DADDR),
        .DCLK(vid_phy_axi4lite_aclk),
        .DEN(DEN),
        .DI(DI),
        .DO(DO),
        .DRDY(DRDY),
        .DWE(DWE),
        .LOCKED(MMCM_LOCKED_OUT),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(\slv_reg_0x140_reg[10] [1]),
        .RST(\slv_reg_0x140_reg[10] [0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFGCE #(
    .CE_TYPE("SYNC"),
    .IS_CE_INVERTED(1'b0),
    .IS_I_INVERTED(1'b0)) 
    rx_clkout1_buf
       (.CE(rx_mmcm_locked_sync),
        .I(clkout1),
        .O(rx_tmds_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFGCE #(
    .CE_TYPE("SYNC"),
    .IS_CE_INVERTED(1'b0),
    .IS_I_INVERTED(1'b0)) 
    rx_clkout2_buf
       (.CE(rx_mmcm_locked_sync),
        .I(clkout2),
        .O(rx_video_clk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* XILINX_LEGACY_PRIM = "BUFG" *) 
  BUFGCE #(
    .CE_TYPE("ASYNC")) 
    rx_clkout2_bufg
       (.CE(1'b1),
        .I(clkout2),
        .O(rx_mmcm_clkout2_bufg_i));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__8 rx_mmcm_locked_xpm
       (.dest_clk(rx_mmcm_clkout2_bufg_i),
        .dest_out(rx_mmcm_locked_sync),
        .src_clk(1'b0),
        .src_in(MMCM_LOCKED_OUT));
endmodule

(* ORIG_REF_NAME = "exdes_vid_phy_controller_0_clkdet" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_clkdet
   (dest_out,
    clk_rx_freq_lock,
    clk_a_del_reg,
    \clk_rx_flt_delta_reg[7]_0 ,
    \clk_dru_freq_reg[11]_0 ,
    \clk_rx_flt_delta_reg[7]_1 ,
    \clk_rx_flt_delta_reg[7]_2 ,
    \clk_rx_flt_delta_reg[7]_3 ,
    \clk_rx_flt_delta_reg[7]_4 ,
    \clk_rx_flt_delta_reg[7]_5 ,
    \clk_rx_flt_delta_reg[7]_6 ,
    \clk_rx_flt_delta_reg[15]_0 ,
    \clk_rx_flt_delta_reg[15]_1 ,
    \clk_rx_flt_delta_reg[15]_2 ,
    \clk_rx_flt_delta_reg[15]_3 ,
    \clk_rx_flt_delta_reg[15]_4 ,
    \clk_rx_flt_delta_reg[15]_5 ,
    \clk_rx_flt_delta_reg[15]_6 ,
    \clk_rx_flt_delta_reg[15]_7 ,
    \clk_rx_flt_delta_reg[17]_0 ,
    \clk_rx_flt_delta_reg[17]_1 ,
    \clk_rx_flt_delta_reg[7]_7 ,
    clk_tx_tmr0,
    Q,
    clk_rx_tmr0,
    \clk_rx_tmr_reg[0]_0 ,
    clk_dru_freq_lock_reg_0,
    clkdet_tx_timer_event_updated_q_reg,
    clkdet_tx_freq_event_updated_q_reg,
    clkdet_rx_timer_event_updated_q_reg,
    clkdet_rx_freq_event_updated_q_reg,
    \axi_rdata_reg[16] ,
    \axi_rdata_reg[28] ,
    clk_tx_tmr_evt0__0,
    clk_rx_tmr_evt0__0,
    clk_tx_freq,
    mgtrefclk0_odiv2_i,
    vid_phy_axi4lite_aclk,
    mgtrefclk1_odiv2_i,
    out,
    i_reg_clkdet_tx_tmr_clr_reg,
    i_reg_clkdet_rx_tmr_clr_reg,
    SR,
    i_reg_clkdet_run_reg,
    \slv_reg_0x2C_reg[0] ,
    clk_tx_tmr_evt_reg_0,
    clk_rx_tmr_evt_reg_0,
    wr_en_2_isr,
    \slv_reg_0x11C_reg[7] ,
    i_reg_clkdet_run,
    i_reg_clkdet_rx_freq_rst_reg,
    i_reg_clkdet_tx_freq_rst_reg,
    \slv_reg_0x200_reg[12] ,
    \slv_reg_0x208_reg[31] ,
    \axi_araddr_reg[3]_rep ,
    \slv_reg_0x214_reg[16] ,
    tx_refclk_rdy,
    \slv_reg_0x2C_reg[1] ,
    i_reg_clkdet_tx_tmr_ld,
    i_reg_clkdet_rx_tmr_ld_reg,
    i_reg_clkdet_run_reg_0,
    D,
    i_reg_clkdet_run_reg_1,
    i_reg_clkdet_run_reg_2,
    \slv_reg_0x2C_reg[0]_0 );
  output dest_out;
  output clk_rx_freq_lock;
  output clk_a_del_reg;
  output \clk_rx_flt_delta_reg[7]_0 ;
  output \clk_dru_freq_reg[11]_0 ;
  output \clk_rx_flt_delta_reg[7]_1 ;
  output \clk_rx_flt_delta_reg[7]_2 ;
  output \clk_rx_flt_delta_reg[7]_3 ;
  output \clk_rx_flt_delta_reg[7]_4 ;
  output \clk_rx_flt_delta_reg[7]_5 ;
  output \clk_rx_flt_delta_reg[7]_6 ;
  output \clk_rx_flt_delta_reg[15]_0 ;
  output \clk_rx_flt_delta_reg[15]_1 ;
  output \clk_rx_flt_delta_reg[15]_2 ;
  output \clk_rx_flt_delta_reg[15]_3 ;
  output \clk_rx_flt_delta_reg[15]_4 ;
  output \clk_rx_flt_delta_reg[15]_5 ;
  output \clk_rx_flt_delta_reg[15]_6 ;
  output \clk_rx_flt_delta_reg[15]_7 ;
  output \clk_rx_flt_delta_reg[17]_0 ;
  output \clk_rx_flt_delta_reg[17]_1 ;
  output \clk_rx_flt_delta_reg[7]_7 ;
  output [30:0]clk_tx_tmr0;
  output [0:0]Q;
  output [30:0]clk_rx_tmr0;
  output [0:0]\clk_rx_tmr_reg[0]_0 ;
  output clk_dru_freq_lock_reg_0;
  output clkdet_tx_timer_event_updated_q_reg;
  output clkdet_tx_freq_event_updated_q_reg;
  output clkdet_rx_timer_event_updated_q_reg;
  output clkdet_rx_freq_event_updated_q_reg;
  output \axi_rdata_reg[16] ;
  output [16:0]\axi_rdata_reg[28] ;
  output clk_tx_tmr_evt0__0;
  output clk_rx_tmr_evt0__0;
  output [17:0]clk_tx_freq;
  input mgtrefclk0_odiv2_i;
  input vid_phy_axi4lite_aclk;
  input mgtrefclk1_odiv2_i;
  input out;
  input i_reg_clkdet_tx_tmr_clr_reg;
  input i_reg_clkdet_rx_tmr_clr_reg;
  input [0:0]SR;
  input i_reg_clkdet_run_reg;
  input \slv_reg_0x2C_reg[0] ;
  input clk_tx_tmr_evt_reg_0;
  input clk_rx_tmr_evt_reg_0;
  input wr_en_2_isr;
  input [1:0]\slv_reg_0x11C_reg[7] ;
  input i_reg_clkdet_run;
  input i_reg_clkdet_rx_freq_rst_reg;
  input i_reg_clkdet_tx_freq_rst_reg;
  input [7:0]\slv_reg_0x200_reg[12] ;
  input [20:0]\slv_reg_0x208_reg[31] ;
  input \axi_araddr_reg[3]_rep ;
  input [0:0]\slv_reg_0x214_reg[16] ;
  input tx_refclk_rdy;
  input [0:0]\slv_reg_0x2C_reg[1] ;
  input i_reg_clkdet_tx_tmr_ld;
  input i_reg_clkdet_rx_tmr_ld_reg;
  input [0:0]i_reg_clkdet_run_reg_0;
  input [31:0]D;
  input [0:0]i_reg_clkdet_run_reg_1;
  input [31:0]i_reg_clkdet_run_reg_2;
  input \slv_reg_0x2C_reg[0]_0 ;

  wire [31:0]D;
  wire DRUCLK_FREQ_CAP_INST_n_0;
  wire DRUCLK_FREQ_CAP_INST_n_1;
  wire DRUCLK_FREQ_CAP_INST_n_10;
  wire DRUCLK_FREQ_CAP_INST_n_11;
  wire DRUCLK_FREQ_CAP_INST_n_12;
  wire DRUCLK_FREQ_CAP_INST_n_13;
  wire DRUCLK_FREQ_CAP_INST_n_14;
  wire DRUCLK_FREQ_CAP_INST_n_15;
  wire DRUCLK_FREQ_CAP_INST_n_16;
  wire DRUCLK_FREQ_CAP_INST_n_17;
  wire DRUCLK_FREQ_CAP_INST_n_2;
  wire DRUCLK_FREQ_CAP_INST_n_3;
  wire DRUCLK_FREQ_CAP_INST_n_4;
  wire DRUCLK_FREQ_CAP_INST_n_5;
  wire DRUCLK_FREQ_CAP_INST_n_6;
  wire DRUCLK_FREQ_CAP_INST_n_7;
  wire DRUCLK_FREQ_CAP_INST_n_8;
  wire DRUCLK_FREQ_CAP_INST_n_9;
  wire [0:0]Q;
  wire RXCLK_FREQ_CAP_INST_n_0;
  wire RXCLK_FREQ_CAP_INST_n_1;
  wire RXCLK_FREQ_CAP_INST_n_10;
  wire RXCLK_FREQ_CAP_INST_n_11;
  wire RXCLK_FREQ_CAP_INST_n_12;
  wire RXCLK_FREQ_CAP_INST_n_13;
  wire RXCLK_FREQ_CAP_INST_n_14;
  wire RXCLK_FREQ_CAP_INST_n_15;
  wire RXCLK_FREQ_CAP_INST_n_16;
  wire RXCLK_FREQ_CAP_INST_n_17;
  wire RXCLK_FREQ_CAP_INST_n_2;
  wire RXCLK_FREQ_CAP_INST_n_3;
  wire RXCLK_FREQ_CAP_INST_n_4;
  wire RXCLK_FREQ_CAP_INST_n_5;
  wire RXCLK_FREQ_CAP_INST_n_6;
  wire RXCLK_FREQ_CAP_INST_n_7;
  wire RXCLK_FREQ_CAP_INST_n_8;
  wire RXCLK_FREQ_CAP_INST_n_9;
  wire RX_FREQ_LOCK_EDGE_INST_n_0;
  wire RX_TMR_END_EDGE_INST_n_0;
  wire RX_TMR_END_EDGE_INST_n_1;
  wire RX_TMR_END_EDGE_INST_n_2;
  wire RX_TMR_END_EDGE_INST_n_3;
  wire [0:0]SR;
  wire TXCLK_FREQ_CAP_INST_n_0;
  wire TXCLK_FREQ_CAP_INST_n_1;
  wire TXCLK_FREQ_CAP_INST_n_10;
  wire TXCLK_FREQ_CAP_INST_n_11;
  wire TXCLK_FREQ_CAP_INST_n_12;
  wire TXCLK_FREQ_CAP_INST_n_13;
  wire TXCLK_FREQ_CAP_INST_n_14;
  wire TXCLK_FREQ_CAP_INST_n_15;
  wire TXCLK_FREQ_CAP_INST_n_16;
  wire TXCLK_FREQ_CAP_INST_n_17;
  wire TXCLK_FREQ_CAP_INST_n_2;
  wire TXCLK_FREQ_CAP_INST_n_3;
  wire TXCLK_FREQ_CAP_INST_n_4;
  wire TXCLK_FREQ_CAP_INST_n_5;
  wire TXCLK_FREQ_CAP_INST_n_6;
  wire TXCLK_FREQ_CAP_INST_n_7;
  wire TXCLK_FREQ_CAP_INST_n_8;
  wire TXCLK_FREQ_CAP_INST_n_9;
  wire TX_FREQ_LOCK_EDGE_INST_n_0;
  wire TX_LOCK_CAP_INST_i_1_n_0;
  wire TX_TMR_END_EDGE_INST_n_0;
  wire TX_TMR_END_EDGE_INST_n_1;
  wire TX_TMR_END_EDGE_INST_n_2;
  wire TX_TMR_END_EDGE_INST_n_3;
  wire \axi_araddr_reg[3]_rep ;
  wire \axi_rdata_reg[16] ;
  wire [16:0]\axi_rdata_reg[28] ;
  wire clk_a_del_reg;
  wire \clk_cnt[0]_i_10_n_0 ;
  wire \clk_cnt[0]_i_11_n_0 ;
  wire \clk_cnt[0]_i_12_n_0 ;
  wire \clk_cnt[0]_i_13_n_0 ;
  wire \clk_cnt[0]_i_14_n_0 ;
  wire \clk_cnt[0]_i_15_n_0 ;
  wire \clk_cnt[0]_i_16_n_0 ;
  wire \clk_cnt[0]_i_17_n_0 ;
  wire \clk_cnt[0]_i_18_n_0 ;
  wire \clk_cnt[0]_i_1_n_0 ;
  wire \clk_cnt[0]_i_20_n_0 ;
  wire \clk_cnt[0]_i_3_n_0 ;
  wire \clk_cnt[0]_i_4_n_0 ;
  wire \clk_cnt[0]_i_5_n_0 ;
  wire \clk_cnt[0]_i_6_n_0 ;
  wire \clk_cnt[0]_i_7_n_0 ;
  wire \clk_cnt[0]_i_8_n_0 ;
  wire \clk_cnt[0]_i_9_n_0 ;
  wire \clk_cnt[16]_i_10_n_0 ;
  wire \clk_cnt[16]_i_11_n_0 ;
  wire \clk_cnt[16]_i_12_n_0 ;
  wire \clk_cnt[16]_i_13_n_0 ;
  wire \clk_cnt[16]_i_14_n_0 ;
  wire \clk_cnt[16]_i_15_n_0 ;
  wire \clk_cnt[16]_i_16_n_0 ;
  wire \clk_cnt[16]_i_17_n_0 ;
  wire \clk_cnt[16]_i_2_n_0 ;
  wire \clk_cnt[16]_i_3_n_0 ;
  wire \clk_cnt[16]_i_4_n_0 ;
  wire \clk_cnt[16]_i_5_n_0 ;
  wire \clk_cnt[16]_i_6_n_0 ;
  wire \clk_cnt[16]_i_7_n_0 ;
  wire \clk_cnt[16]_i_8_n_0 ;
  wire \clk_cnt[16]_i_9_n_0 ;
  wire \clk_cnt[24]_i_10_n_0 ;
  wire \clk_cnt[24]_i_11_n_0 ;
  wire \clk_cnt[24]_i_12_n_0 ;
  wire \clk_cnt[24]_i_13_n_0 ;
  wire \clk_cnt[24]_i_14_n_0 ;
  wire \clk_cnt[24]_i_15_n_0 ;
  wire \clk_cnt[24]_i_16_n_0 ;
  wire \clk_cnt[24]_i_2_n_0 ;
  wire \clk_cnt[24]_i_3_n_0 ;
  wire \clk_cnt[24]_i_4_n_0 ;
  wire \clk_cnt[24]_i_5_n_0 ;
  wire \clk_cnt[24]_i_6_n_0 ;
  wire \clk_cnt[24]_i_7_n_0 ;
  wire \clk_cnt[24]_i_8_n_0 ;
  wire \clk_cnt[24]_i_9_n_0 ;
  wire \clk_cnt[8]_i_10_n_0 ;
  wire \clk_cnt[8]_i_11_n_0 ;
  wire \clk_cnt[8]_i_12_n_0 ;
  wire \clk_cnt[8]_i_13_n_0 ;
  wire \clk_cnt[8]_i_14_n_0 ;
  wire \clk_cnt[8]_i_15_n_0 ;
  wire \clk_cnt[8]_i_16_n_0 ;
  wire \clk_cnt[8]_i_17_n_0 ;
  wire \clk_cnt[8]_i_18_n_0 ;
  wire \clk_cnt[8]_i_2_n_0 ;
  wire \clk_cnt[8]_i_3_n_0 ;
  wire \clk_cnt[8]_i_4_n_0 ;
  wire \clk_cnt[8]_i_5_n_0 ;
  wire \clk_cnt[8]_i_6_n_0 ;
  wire \clk_cnt[8]_i_7_n_0 ;
  wire \clk_cnt[8]_i_8_n_0 ;
  wire \clk_cnt[8]_i_9_n_0 ;
  wire clk_cnt_end__30;
  wire [31:0]clk_cnt_reg;
  wire \clk_cnt_reg[0]_i_2_n_0 ;
  wire \clk_cnt_reg[0]_i_2_n_1 ;
  wire \clk_cnt_reg[0]_i_2_n_10 ;
  wire \clk_cnt_reg[0]_i_2_n_11 ;
  wire \clk_cnt_reg[0]_i_2_n_12 ;
  wire \clk_cnt_reg[0]_i_2_n_13 ;
  wire \clk_cnt_reg[0]_i_2_n_14 ;
  wire \clk_cnt_reg[0]_i_2_n_15 ;
  wire \clk_cnt_reg[0]_i_2_n_2 ;
  wire \clk_cnt_reg[0]_i_2_n_3 ;
  wire \clk_cnt_reg[0]_i_2_n_5 ;
  wire \clk_cnt_reg[0]_i_2_n_6 ;
  wire \clk_cnt_reg[0]_i_2_n_7 ;
  wire \clk_cnt_reg[0]_i_2_n_8 ;
  wire \clk_cnt_reg[0]_i_2_n_9 ;
  wire \clk_cnt_reg[16]_i_1_n_0 ;
  wire \clk_cnt_reg[16]_i_1_n_1 ;
  wire \clk_cnt_reg[16]_i_1_n_10 ;
  wire \clk_cnt_reg[16]_i_1_n_11 ;
  wire \clk_cnt_reg[16]_i_1_n_12 ;
  wire \clk_cnt_reg[16]_i_1_n_13 ;
  wire \clk_cnt_reg[16]_i_1_n_14 ;
  wire \clk_cnt_reg[16]_i_1_n_15 ;
  wire \clk_cnt_reg[16]_i_1_n_2 ;
  wire \clk_cnt_reg[16]_i_1_n_3 ;
  wire \clk_cnt_reg[16]_i_1_n_5 ;
  wire \clk_cnt_reg[16]_i_1_n_6 ;
  wire \clk_cnt_reg[16]_i_1_n_7 ;
  wire \clk_cnt_reg[16]_i_1_n_8 ;
  wire \clk_cnt_reg[16]_i_1_n_9 ;
  wire \clk_cnt_reg[24]_i_1_n_1 ;
  wire \clk_cnt_reg[24]_i_1_n_10 ;
  wire \clk_cnt_reg[24]_i_1_n_11 ;
  wire \clk_cnt_reg[24]_i_1_n_12 ;
  wire \clk_cnt_reg[24]_i_1_n_13 ;
  wire \clk_cnt_reg[24]_i_1_n_14 ;
  wire \clk_cnt_reg[24]_i_1_n_15 ;
  wire \clk_cnt_reg[24]_i_1_n_2 ;
  wire \clk_cnt_reg[24]_i_1_n_3 ;
  wire \clk_cnt_reg[24]_i_1_n_5 ;
  wire \clk_cnt_reg[24]_i_1_n_6 ;
  wire \clk_cnt_reg[24]_i_1_n_7 ;
  wire \clk_cnt_reg[24]_i_1_n_8 ;
  wire \clk_cnt_reg[24]_i_1_n_9 ;
  wire \clk_cnt_reg[8]_i_1_n_0 ;
  wire \clk_cnt_reg[8]_i_1_n_1 ;
  wire \clk_cnt_reg[8]_i_1_n_10 ;
  wire \clk_cnt_reg[8]_i_1_n_11 ;
  wire \clk_cnt_reg[8]_i_1_n_12 ;
  wire \clk_cnt_reg[8]_i_1_n_13 ;
  wire \clk_cnt_reg[8]_i_1_n_14 ;
  wire \clk_cnt_reg[8]_i_1_n_15 ;
  wire \clk_cnt_reg[8]_i_1_n_2 ;
  wire \clk_cnt_reg[8]_i_1_n_3 ;
  wire \clk_cnt_reg[8]_i_1_n_5 ;
  wire \clk_cnt_reg[8]_i_1_n_6 ;
  wire \clk_cnt_reg[8]_i_1_n_7 ;
  wire \clk_cnt_reg[8]_i_1_n_8 ;
  wire \clk_cnt_reg[8]_i_1_n_9 ;
  wire [16:16]clk_dru_freq;
  wire clk_dru_freq_lock_i_1_n_0;
  wire clk_dru_freq_lock_reg_0;
  wire \clk_dru_freq_reg[11]_0 ;
  wire clk_dru_freq_rst;
  wire clk_dru_freq_run;
  wire clk_freq_rst_i_1_n_0;
  wire clk_freq_rst_reg_n_0;
  wire clk_freq_run_i_1_n_0;
  wire clk_freq_run_reg_n_0;
  wire [33:18]clk_rx_flt_a;
  wire [35:18]clk_rx_flt_b00_out;
  wire \clk_rx_flt_b[23]_i_2_n_0 ;
  wire \clk_rx_flt_b[23]_i_3_n_0 ;
  wire \clk_rx_flt_b[23]_i_4_n_0 ;
  wire \clk_rx_flt_b[23]_i_5_n_0 ;
  wire \clk_rx_flt_b[23]_i_6_n_0 ;
  wire \clk_rx_flt_b[23]_i_7_n_0 ;
  wire \clk_rx_flt_b[23]_i_8_n_0 ;
  wire \clk_rx_flt_b[31]_i_2_n_0 ;
  wire \clk_rx_flt_b[31]_i_3_n_0 ;
  wire \clk_rx_flt_b[31]_i_4_n_0 ;
  wire \clk_rx_flt_b[31]_i_5_n_0 ;
  wire \clk_rx_flt_b[31]_i_6_n_0 ;
  wire \clk_rx_flt_b[31]_i_7_n_0 ;
  wire \clk_rx_flt_b[31]_i_8_n_0 ;
  wire \clk_rx_flt_b[31]_i_9_n_0 ;
  wire \clk_rx_flt_b[35]_i_4_n_0 ;
  wire \clk_rx_flt_b[35]_i_5_n_0 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_0 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_1 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_2 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_3 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_5 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_6 ;
  wire \clk_rx_flt_b_reg[23]_i_1_n_7 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_0 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_1 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_2 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_3 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_5 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_6 ;
  wire \clk_rx_flt_b_reg[31]_i_1_n_7 ;
  wire \clk_rx_flt_b_reg[35]_i_3_n_6 ;
  wire \clk_rx_flt_b_reg[35]_i_3_n_7 ;
  wire clk_rx_flt_delta;
  wire clk_rx_flt_delta0_carry__0_i_10_n_0;
  wire clk_rx_flt_delta0_carry__0_i_11_n_0;
  wire clk_rx_flt_delta0_carry__0_i_12_n_0;
  wire clk_rx_flt_delta0_carry__0_i_13_n_0;
  wire clk_rx_flt_delta0_carry__0_i_14_n_0;
  wire clk_rx_flt_delta0_carry__0_i_15_n_0;
  wire clk_rx_flt_delta0_carry__0_i_16_n_0;
  wire clk_rx_flt_delta0_carry__0_i_9_n_0;
  wire clk_rx_flt_delta0_carry__0_n_0;
  wire clk_rx_flt_delta0_carry__0_n_1;
  wire clk_rx_flt_delta0_carry__0_n_2;
  wire clk_rx_flt_delta0_carry__0_n_3;
  wire clk_rx_flt_delta0_carry__0_n_5;
  wire clk_rx_flt_delta0_carry__0_n_6;
  wire clk_rx_flt_delta0_carry__0_n_7;
  wire clk_rx_flt_delta0_carry__1_i_2_n_0;
  wire clk_rx_flt_delta0_carry__1_i_3_n_0;
  wire clk_rx_flt_delta0_carry__1_n_7;
  wire clk_rx_flt_delta0_carry_i_10_n_0;
  wire clk_rx_flt_delta0_carry_i_11_n_0;
  wire clk_rx_flt_delta0_carry_i_12_n_0;
  wire clk_rx_flt_delta0_carry_i_13_n_0;
  wire clk_rx_flt_delta0_carry_i_14_n_0;
  wire clk_rx_flt_delta0_carry_i_15_n_0;
  wire clk_rx_flt_delta0_carry_i_16_n_0;
  wire clk_rx_flt_delta0_carry_i_9_n_0;
  wire clk_rx_flt_delta0_carry_n_0;
  wire clk_rx_flt_delta0_carry_n_1;
  wire clk_rx_flt_delta0_carry_n_2;
  wire clk_rx_flt_delta0_carry_n_3;
  wire clk_rx_flt_delta0_carry_n_5;
  wire clk_rx_flt_delta0_carry_n_6;
  wire clk_rx_flt_delta0_carry_n_7;
  wire [17:3]clk_rx_flt_delta0_in;
  wire clk_rx_flt_delta1;
  wire clk_rx_flt_delta1_carry__0_i_1_n_0;
  wire clk_rx_flt_delta1_carry__0_i_2_n_0;
  wire clk_rx_flt_delta1_carry_i_10_n_0;
  wire clk_rx_flt_delta1_carry_i_11_n_0;
  wire clk_rx_flt_delta1_carry_i_12_n_0;
  wire clk_rx_flt_delta1_carry_i_13_n_0;
  wire clk_rx_flt_delta1_carry_i_14_n_0;
  wire clk_rx_flt_delta1_carry_i_15_n_0;
  wire clk_rx_flt_delta1_carry_i_16_n_0;
  wire clk_rx_flt_delta1_carry_i_1_n_0;
  wire clk_rx_flt_delta1_carry_i_2_n_0;
  wire clk_rx_flt_delta1_carry_i_3_n_0;
  wire clk_rx_flt_delta1_carry_i_4_n_0;
  wire clk_rx_flt_delta1_carry_i_5_n_0;
  wire clk_rx_flt_delta1_carry_i_6_n_0;
  wire clk_rx_flt_delta1_carry_i_7_n_0;
  wire clk_rx_flt_delta1_carry_i_8_n_0;
  wire clk_rx_flt_delta1_carry_i_9_n_0;
  wire clk_rx_flt_delta1_carry_n_0;
  wire clk_rx_flt_delta1_carry_n_1;
  wire clk_rx_flt_delta1_carry_n_2;
  wire clk_rx_flt_delta1_carry_n_3;
  wire clk_rx_flt_delta1_carry_n_5;
  wire clk_rx_flt_delta1_carry_n_6;
  wire clk_rx_flt_delta1_carry_n_7;
  wire \clk_rx_flt_delta[17]_i_2_n_0 ;
  wire \clk_rx_flt_delta[17]_i_3_n_0 ;
  wire \clk_rx_flt_delta[17]_i_4_n_0 ;
  wire \clk_rx_flt_delta[17]_i_5_n_0 ;
  wire \clk_rx_flt_delta_reg[15]_0 ;
  wire \clk_rx_flt_delta_reg[15]_1 ;
  wire \clk_rx_flt_delta_reg[15]_2 ;
  wire \clk_rx_flt_delta_reg[15]_3 ;
  wire \clk_rx_flt_delta_reg[15]_4 ;
  wire \clk_rx_flt_delta_reg[15]_5 ;
  wire \clk_rx_flt_delta_reg[15]_6 ;
  wire \clk_rx_flt_delta_reg[15]_7 ;
  wire \clk_rx_flt_delta_reg[17]_0 ;
  wire \clk_rx_flt_delta_reg[17]_1 ;
  wire \clk_rx_flt_delta_reg[7]_0 ;
  wire \clk_rx_flt_delta_reg[7]_1 ;
  wire \clk_rx_flt_delta_reg[7]_2 ;
  wire \clk_rx_flt_delta_reg[7]_3 ;
  wire \clk_rx_flt_delta_reg[7]_4 ;
  wire \clk_rx_flt_delta_reg[7]_5 ;
  wire \clk_rx_flt_delta_reg[7]_6 ;
  wire \clk_rx_flt_delta_reg[7]_7 ;
  wire \clk_rx_flt_delta_reg_n_0_[10] ;
  wire \clk_rx_flt_delta_reg_n_0_[11] ;
  wire \clk_rx_flt_delta_reg_n_0_[12] ;
  wire \clk_rx_flt_delta_reg_n_0_[13] ;
  wire \clk_rx_flt_delta_reg_n_0_[14] ;
  wire \clk_rx_flt_delta_reg_n_0_[15] ;
  wire \clk_rx_flt_delta_reg_n_0_[16] ;
  wire \clk_rx_flt_delta_reg_n_0_[17] ;
  wire \clk_rx_flt_delta_reg_n_0_[3] ;
  wire \clk_rx_flt_delta_reg_n_0_[4] ;
  wire \clk_rx_flt_delta_reg_n_0_[5] ;
  wire \clk_rx_flt_delta_reg_n_0_[6] ;
  wire \clk_rx_flt_delta_reg_n_0_[7] ;
  wire \clk_rx_flt_delta_reg_n_0_[8] ;
  wire \clk_rx_flt_delta_reg_n_0_[9] ;
  wire clk_rx_flt_lock_cnt;
  wire clk_rx_flt_lock_cnt1_carry_i_1_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_2_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_3_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_4_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_5_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_6_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_7_n_0;
  wire clk_rx_flt_lock_cnt1_carry_i_8_n_0;
  wire clk_rx_flt_lock_cnt1_carry_n_5;
  wire clk_rx_flt_lock_cnt1_carry_n_6;
  wire clk_rx_flt_lock_cnt1_carry_n_7;
  wire \clk_rx_flt_lock_cnt[7]_i_1_n_0 ;
  wire \clk_rx_flt_lock_cnt[7]_i_4_n_0 ;
  wire \clk_rx_flt_lock_cnt[7]_i_5_n_0 ;
  wire \clk_rx_flt_lock_cnt[7]_i_6_n_0 ;
  wire \clk_rx_flt_lock_cnt[7]_i_7_n_0 ;
  wire \clk_rx_flt_lock_cnt[7]_i_8_n_0 ;
  wire clk_rx_flt_lock_cnt_end;
  wire [7:0]clk_rx_flt_lock_cnt_reg__0;
  wire \clk_rx_flt_q[0][15]_i_2_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_3_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_4_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_5_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_6_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_7_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_8_n_0 ;
  wire \clk_rx_flt_q[0][15]_i_9_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_2_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_3_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_4_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_5_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_6_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_7_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_8_n_0 ;
  wire \clk_rx_flt_q[0][7]_i_9_n_0 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_0 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_1 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_2 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_3 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_5 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_6 ;
  wire \clk_rx_flt_q_reg[0][15]_i_1_n_7 ;
  wire \clk_rx_flt_q_reg[0][17]_i_1_n_7 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_0 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_1 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_2 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_3 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_5 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_6 ;
  wire \clk_rx_flt_q_reg[0][7]_i_1_n_7 ;
  wire [17:0]\clk_rx_flt_q_reg[0]_1 ;
  wire clk_rx_freq_lock;
  wire clk_rx_freq_rst;
  wire clk_rx_freq_rst0;
  wire clk_rx_freq_run;
  wire clk_rx_freq_run0;
  wire [30:0]clk_rx_tmr0;
  wire clk_rx_tmr0_carry__0_i_1_n_0;
  wire clk_rx_tmr0_carry__0_i_2_n_0;
  wire clk_rx_tmr0_carry__0_i_3_n_0;
  wire clk_rx_tmr0_carry__0_i_4_n_0;
  wire clk_rx_tmr0_carry__0_i_5_n_0;
  wire clk_rx_tmr0_carry__0_i_6_n_0;
  wire clk_rx_tmr0_carry__0_i_7_n_0;
  wire clk_rx_tmr0_carry__0_i_8_n_0;
  wire clk_rx_tmr0_carry__0_n_0;
  wire clk_rx_tmr0_carry__0_n_1;
  wire clk_rx_tmr0_carry__0_n_2;
  wire clk_rx_tmr0_carry__0_n_3;
  wire clk_rx_tmr0_carry__0_n_5;
  wire clk_rx_tmr0_carry__0_n_6;
  wire clk_rx_tmr0_carry__0_n_7;
  wire clk_rx_tmr0_carry__1_i_1_n_0;
  wire clk_rx_tmr0_carry__1_i_2_n_0;
  wire clk_rx_tmr0_carry__1_i_3_n_0;
  wire clk_rx_tmr0_carry__1_i_4_n_0;
  wire clk_rx_tmr0_carry__1_i_5_n_0;
  wire clk_rx_tmr0_carry__1_i_6_n_0;
  wire clk_rx_tmr0_carry__1_i_7_n_0;
  wire clk_rx_tmr0_carry__1_i_8_n_0;
  wire clk_rx_tmr0_carry__1_n_0;
  wire clk_rx_tmr0_carry__1_n_1;
  wire clk_rx_tmr0_carry__1_n_2;
  wire clk_rx_tmr0_carry__1_n_3;
  wire clk_rx_tmr0_carry__1_n_5;
  wire clk_rx_tmr0_carry__1_n_6;
  wire clk_rx_tmr0_carry__1_n_7;
  wire clk_rx_tmr0_carry__2_i_1_n_0;
  wire clk_rx_tmr0_carry__2_i_2_n_0;
  wire clk_rx_tmr0_carry__2_i_3_n_0;
  wire clk_rx_tmr0_carry__2_i_4_n_0;
  wire clk_rx_tmr0_carry__2_i_5_n_0;
  wire clk_rx_tmr0_carry__2_i_6_n_0;
  wire clk_rx_tmr0_carry__2_i_7_n_0;
  wire clk_rx_tmr0_carry__2_n_2;
  wire clk_rx_tmr0_carry__2_n_3;
  wire clk_rx_tmr0_carry__2_n_5;
  wire clk_rx_tmr0_carry__2_n_6;
  wire clk_rx_tmr0_carry__2_n_7;
  wire clk_rx_tmr0_carry_i_1_n_0;
  wire clk_rx_tmr0_carry_i_2_n_0;
  wire clk_rx_tmr0_carry_i_3_n_0;
  wire clk_rx_tmr0_carry_i_4_n_0;
  wire clk_rx_tmr0_carry_i_5_n_0;
  wire clk_rx_tmr0_carry_i_6_n_0;
  wire clk_rx_tmr0_carry_i_7_n_0;
  wire clk_rx_tmr0_carry_i_8_n_0;
  wire clk_rx_tmr0_carry_n_0;
  wire clk_rx_tmr0_carry_n_1;
  wire clk_rx_tmr0_carry_n_2;
  wire clk_rx_tmr0_carry_n_3;
  wire clk_rx_tmr0_carry_n_5;
  wire clk_rx_tmr0_carry_n_6;
  wire clk_rx_tmr0_carry_n_7;
  wire \clk_rx_tmr[31]_i_2_n_0 ;
  wire clk_rx_tmr_evt0__0;
  wire clk_rx_tmr_evt_reg_0;
  wire [0:0]\clk_rx_tmr_reg[0]_0 ;
  wire \clk_rx_tmr_reg_n_0_[10] ;
  wire \clk_rx_tmr_reg_n_0_[11] ;
  wire \clk_rx_tmr_reg_n_0_[12] ;
  wire \clk_rx_tmr_reg_n_0_[13] ;
  wire \clk_rx_tmr_reg_n_0_[14] ;
  wire \clk_rx_tmr_reg_n_0_[15] ;
  wire \clk_rx_tmr_reg_n_0_[16] ;
  wire \clk_rx_tmr_reg_n_0_[17] ;
  wire \clk_rx_tmr_reg_n_0_[18] ;
  wire \clk_rx_tmr_reg_n_0_[19] ;
  wire \clk_rx_tmr_reg_n_0_[1] ;
  wire \clk_rx_tmr_reg_n_0_[20] ;
  wire \clk_rx_tmr_reg_n_0_[21] ;
  wire \clk_rx_tmr_reg_n_0_[22] ;
  wire \clk_rx_tmr_reg_n_0_[23] ;
  wire \clk_rx_tmr_reg_n_0_[24] ;
  wire \clk_rx_tmr_reg_n_0_[25] ;
  wire \clk_rx_tmr_reg_n_0_[26] ;
  wire \clk_rx_tmr_reg_n_0_[27] ;
  wire \clk_rx_tmr_reg_n_0_[28] ;
  wire \clk_rx_tmr_reg_n_0_[29] ;
  wire \clk_rx_tmr_reg_n_0_[2] ;
  wire \clk_rx_tmr_reg_n_0_[30] ;
  wire \clk_rx_tmr_reg_n_0_[31] ;
  wire \clk_rx_tmr_reg_n_0_[3] ;
  wire \clk_rx_tmr_reg_n_0_[4] ;
  wire \clk_rx_tmr_reg_n_0_[5] ;
  wire \clk_rx_tmr_reg_n_0_[6] ;
  wire \clk_rx_tmr_reg_n_0_[7] ;
  wire \clk_rx_tmr_reg_n_0_[8] ;
  wire \clk_rx_tmr_reg_n_0_[9] ;
  wire [2:0]clk_sm_cur;
  wire \clk_sm_cur[0]_i_1_n_0 ;
  wire \clk_sm_cur[1]_i_1_n_0 ;
  wire \clk_sm_cur[2]_i_10_n_0 ;
  wire \clk_sm_cur[2]_i_11_n_0 ;
  wire \clk_sm_cur[2]_i_2_n_0 ;
  wire \clk_sm_cur[2]_i_4_n_0 ;
  wire \clk_sm_cur[2]_i_5_n_0 ;
  wire \clk_sm_cur[2]_i_6_n_0 ;
  wire \clk_sm_cur[2]_i_7_n_0 ;
  wire \clk_sm_cur[2]_i_8_n_0 ;
  wire \clk_sm_cur[2]_i_9_n_0 ;
  wire [17:0]clk_tx_freq;
  wire clk_tx_freq_rst;
  wire clk_tx_freq_rst0;
  wire clk_tx_freq_run;
  wire clk_tx_freq_run0;
  wire [30:0]clk_tx_tmr0;
  wire clk_tx_tmr0_carry__0_i_1_n_0;
  wire clk_tx_tmr0_carry__0_i_2_n_0;
  wire clk_tx_tmr0_carry__0_i_3_n_0;
  wire clk_tx_tmr0_carry__0_i_4_n_0;
  wire clk_tx_tmr0_carry__0_i_5_n_0;
  wire clk_tx_tmr0_carry__0_i_6_n_0;
  wire clk_tx_tmr0_carry__0_i_7_n_0;
  wire clk_tx_tmr0_carry__0_i_8_n_0;
  wire clk_tx_tmr0_carry__0_n_0;
  wire clk_tx_tmr0_carry__0_n_1;
  wire clk_tx_tmr0_carry__0_n_2;
  wire clk_tx_tmr0_carry__0_n_3;
  wire clk_tx_tmr0_carry__0_n_5;
  wire clk_tx_tmr0_carry__0_n_6;
  wire clk_tx_tmr0_carry__0_n_7;
  wire clk_tx_tmr0_carry__1_i_1_n_0;
  wire clk_tx_tmr0_carry__1_i_2_n_0;
  wire clk_tx_tmr0_carry__1_i_3_n_0;
  wire clk_tx_tmr0_carry__1_i_4_n_0;
  wire clk_tx_tmr0_carry__1_i_5_n_0;
  wire clk_tx_tmr0_carry__1_i_6_n_0;
  wire clk_tx_tmr0_carry__1_i_7_n_0;
  wire clk_tx_tmr0_carry__1_i_8_n_0;
  wire clk_tx_tmr0_carry__1_n_0;
  wire clk_tx_tmr0_carry__1_n_1;
  wire clk_tx_tmr0_carry__1_n_2;
  wire clk_tx_tmr0_carry__1_n_3;
  wire clk_tx_tmr0_carry__1_n_5;
  wire clk_tx_tmr0_carry__1_n_6;
  wire clk_tx_tmr0_carry__1_n_7;
  wire clk_tx_tmr0_carry__2_i_1_n_0;
  wire clk_tx_tmr0_carry__2_i_2_n_0;
  wire clk_tx_tmr0_carry__2_i_3_n_0;
  wire clk_tx_tmr0_carry__2_i_4_n_0;
  wire clk_tx_tmr0_carry__2_i_5_n_0;
  wire clk_tx_tmr0_carry__2_i_6_n_0;
  wire clk_tx_tmr0_carry__2_i_7_n_0;
  wire clk_tx_tmr0_carry__2_n_2;
  wire clk_tx_tmr0_carry__2_n_3;
  wire clk_tx_tmr0_carry__2_n_5;
  wire clk_tx_tmr0_carry__2_n_6;
  wire clk_tx_tmr0_carry__2_n_7;
  wire clk_tx_tmr0_carry_i_1_n_0;
  wire clk_tx_tmr0_carry_i_2_n_0;
  wire clk_tx_tmr0_carry_i_3_n_0;
  wire clk_tx_tmr0_carry_i_4_n_0;
  wire clk_tx_tmr0_carry_i_5_n_0;
  wire clk_tx_tmr0_carry_i_6_n_0;
  wire clk_tx_tmr0_carry_i_7_n_0;
  wire clk_tx_tmr0_carry_i_8_n_0;
  wire clk_tx_tmr0_carry_n_0;
  wire clk_tx_tmr0_carry_n_1;
  wire clk_tx_tmr0_carry_n_2;
  wire clk_tx_tmr0_carry_n_3;
  wire clk_tx_tmr0_carry_n_5;
  wire clk_tx_tmr0_carry_n_6;
  wire clk_tx_tmr0_carry_n_7;
  wire \clk_tx_tmr[31]_i_2_n_0 ;
  wire clk_tx_tmr_evt0__0;
  wire clk_tx_tmr_evt_reg_0;
  wire \clk_tx_tmr_reg_n_0_[10] ;
  wire \clk_tx_tmr_reg_n_0_[11] ;
  wire \clk_tx_tmr_reg_n_0_[12] ;
  wire \clk_tx_tmr_reg_n_0_[13] ;
  wire \clk_tx_tmr_reg_n_0_[14] ;
  wire \clk_tx_tmr_reg_n_0_[15] ;
  wire \clk_tx_tmr_reg_n_0_[16] ;
  wire \clk_tx_tmr_reg_n_0_[17] ;
  wire \clk_tx_tmr_reg_n_0_[18] ;
  wire \clk_tx_tmr_reg_n_0_[19] ;
  wire \clk_tx_tmr_reg_n_0_[1] ;
  wire \clk_tx_tmr_reg_n_0_[20] ;
  wire \clk_tx_tmr_reg_n_0_[21] ;
  wire \clk_tx_tmr_reg_n_0_[22] ;
  wire \clk_tx_tmr_reg_n_0_[23] ;
  wire \clk_tx_tmr_reg_n_0_[24] ;
  wire \clk_tx_tmr_reg_n_0_[25] ;
  wire \clk_tx_tmr_reg_n_0_[26] ;
  wire \clk_tx_tmr_reg_n_0_[27] ;
  wire \clk_tx_tmr_reg_n_0_[28] ;
  wire \clk_tx_tmr_reg_n_0_[29] ;
  wire \clk_tx_tmr_reg_n_0_[2] ;
  wire \clk_tx_tmr_reg_n_0_[30] ;
  wire \clk_tx_tmr_reg_n_0_[31] ;
  wire \clk_tx_tmr_reg_n_0_[3] ;
  wire \clk_tx_tmr_reg_n_0_[4] ;
  wire \clk_tx_tmr_reg_n_0_[5] ;
  wire \clk_tx_tmr_reg_n_0_[6] ;
  wire \clk_tx_tmr_reg_n_0_[7] ;
  wire \clk_tx_tmr_reg_n_0_[8] ;
  wire \clk_tx_tmr_reg_n_0_[9] ;
  wire clkdet_ctrl_rx_tmr_clr_del;
  wire clkdet_ctrl_tx_tmr_clr_del;
  wire clkdet_rx_freq_event_updated_q_reg;
  wire clkdet_rx_timer_event_updated_q_reg;
  wire clkdet_tx_freq_event_updated_q_reg;
  wire clkdet_tx_timer_event_updated_q_reg;
  wire [7:0]data;
  wire dest_out;
  wire \druclk_freq_cnt[0]_i_2_n_0 ;
  wire [17:0]druclk_freq_cnt_reg;
  wire \druclk_freq_cnt_reg[0]_i_1_n_0 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_1 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_10 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_11 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_12 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_13 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_14 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_15 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_2 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_3 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_5 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_6 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_7 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_8 ;
  wire \druclk_freq_cnt_reg[0]_i_1_n_9 ;
  wire \druclk_freq_cnt_reg[16]_i_1_n_14 ;
  wire \druclk_freq_cnt_reg[16]_i_1_n_15 ;
  wire \druclk_freq_cnt_reg[16]_i_1_n_7 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_0 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_1 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_10 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_11 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_12 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_13 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_14 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_15 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_2 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_3 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_5 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_6 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_7 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_8 ;
  wire \druclk_freq_cnt_reg[8]_i_1_n_9 ;
  (* RTL_KEEP = "true" *) wire druclk_rst;
  wire druclk_run;
  wire i_reg_clkdet_run;
  wire i_reg_clkdet_run_reg;
  wire [0:0]i_reg_clkdet_run_reg_0;
  wire [0:0]i_reg_clkdet_run_reg_1;
  wire [31:0]i_reg_clkdet_run_reg_2;
  wire i_reg_clkdet_rx_freq_rst_reg;
  wire i_reg_clkdet_rx_tmr_clr_reg;
  wire i_reg_clkdet_rx_tmr_ld_reg;
  wire i_reg_clkdet_tx_freq_rst_reg;
  wire i_reg_clkdet_tx_tmr_clr_reg;
  wire i_reg_clkdet_tx_tmr_ld;
  wire mgtrefclk0_odiv2_i;
  wire mgtrefclk1_odiv2_i;
  wire out;
  wire [7:0]p_0_in;
  wire [17:0]p_0_in_0;
  wire [16:0]p_1_in;
  wire [17:0]p_2_in;
  wire \rxclk_freq_cnt[0]_i_2_n_0 ;
  wire [17:0]rxclk_freq_cnt_reg;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_0 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_1 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_10 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_11 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_12 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_13 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_14 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_15 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_2 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_3 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_5 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_6 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_7 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_8 ;
  wire \rxclk_freq_cnt_reg[0]_i_1_n_9 ;
  wire \rxclk_freq_cnt_reg[16]_i_1_n_14 ;
  wire \rxclk_freq_cnt_reg[16]_i_1_n_15 ;
  wire \rxclk_freq_cnt_reg[16]_i_1_n_7 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_0 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_1 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_10 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_11 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_12 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_13 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_14 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_15 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_2 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_3 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_5 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_6 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_7 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_8 ;
  wire \rxclk_freq_cnt_reg[8]_i_1_n_9 ;
  (* RTL_KEEP = "true" *) wire rxclk_rst;
  wire rxclk_run;
  wire [1:0]\slv_reg_0x11C_reg[7] ;
  wire [7:0]\slv_reg_0x200_reg[12] ;
  wire [20:0]\slv_reg_0x208_reg[31] ;
  wire [0:0]\slv_reg_0x214_reg[16] ;
  wire \slv_reg_0x2C_reg[0] ;
  wire \slv_reg_0x2C_reg[0]_0 ;
  wire [0:0]\slv_reg_0x2C_reg[1] ;
  wire tx_refclk_rdy;
  wire \txclk_freq_cnt[0]_i_2_n_0 ;
  wire [17:0]txclk_freq_cnt_reg;
  wire \txclk_freq_cnt_reg[0]_i_1_n_0 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_1 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_10 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_11 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_12 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_13 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_14 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_15 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_2 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_3 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_5 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_6 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_7 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_8 ;
  wire \txclk_freq_cnt_reg[0]_i_1_n_9 ;
  wire \txclk_freq_cnt_reg[16]_i_1_n_14 ;
  wire \txclk_freq_cnt_reg[16]_i_1_n_15 ;
  wire \txclk_freq_cnt_reg[16]_i_1_n_7 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_0 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_1 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_10 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_11 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_12 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_13 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_14 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_15 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_2 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_3 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_5 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_6 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_7 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_8 ;
  wire \txclk_freq_cnt_reg[8]_i_1_n_9 ;
  (* RTL_KEEP = "true" *) wire txclk_rst;
  wire txclk_run;
  wire vid_phy_axi4lite_aclk;
  wire wr_en_2_isr;
  wire [3:3]\NLW_clk_cnt_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:3]\NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_cnt_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_flt_b_reg[23]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_clk_rx_flt_b_reg[23]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_flt_b_reg[31]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_clk_rx_flt_b_reg[35]_i_3_O_UNCONNECTED ;
  wire [3:3]NLW_clk_rx_flt_delta0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_clk_rx_flt_delta0_carry_O_UNCONNECTED;
  wire [3:3]NLW_clk_rx_flt_delta0_carry__0_CO_UNCONNECTED;
  wire [7:1]NLW_clk_rx_flt_delta0_carry__1_CO_UNCONNECTED;
  wire [7:2]NLW_clk_rx_flt_delta0_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_clk_rx_flt_delta1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_clk_rx_flt_delta1_carry_O_UNCONNECTED;
  wire [7:1]NLW_clk_rx_flt_delta1_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_clk_rx_flt_delta1_carry__0_O_UNCONNECTED;
  wire [7:4]NLW_clk_rx_flt_lock_cnt1_carry_CO_UNCONNECTED;
  wire [7:0]NLW_clk_rx_flt_lock_cnt1_carry_O_UNCONNECTED;
  wire [3:3]\NLW_clk_rx_flt_q_reg[0][15]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_clk_rx_flt_q_reg[0][17]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_clk_rx_flt_q_reg[0][17]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_clk_rx_flt_q_reg[0][7]_i_1_CO_UNCONNECTED ;
  wire [3:3]NLW_clk_rx_tmr0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_clk_rx_tmr0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_clk_rx_tmr0_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_clk_rx_tmr0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_clk_rx_tmr0_carry__2_O_UNCONNECTED;
  wire [3:3]NLW_clk_tx_tmr0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_clk_tx_tmr0_carry__0_CO_UNCONNECTED;
  wire [3:3]NLW_clk_tx_tmr0_carry__1_CO_UNCONNECTED;
  wire [7:3]NLW_clk_tx_tmr0_carry__2_CO_UNCONNECTED;
  wire [7:7]NLW_clk_tx_tmr0_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_druclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_druclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_druclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_druclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_rxclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_rxclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_rxclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_rxclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_txclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_txclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_txclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_txclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED ;

  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized2__3 DRUCLK_FREQ_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({DRUCLK_FREQ_CAP_INST_n_0,DRUCLK_FREQ_CAP_INST_n_1,DRUCLK_FREQ_CAP_INST_n_2,DRUCLK_FREQ_CAP_INST_n_3,DRUCLK_FREQ_CAP_INST_n_4,DRUCLK_FREQ_CAP_INST_n_5,DRUCLK_FREQ_CAP_INST_n_6,DRUCLK_FREQ_CAP_INST_n_7,DRUCLK_FREQ_CAP_INST_n_8,DRUCLK_FREQ_CAP_INST_n_9,DRUCLK_FREQ_CAP_INST_n_10,DRUCLK_FREQ_CAP_INST_n_11,DRUCLK_FREQ_CAP_INST_n_12,DRUCLK_FREQ_CAP_INST_n_13,DRUCLK_FREQ_CAP_INST_n_14,DRUCLK_FREQ_CAP_INST_n_15,DRUCLK_FREQ_CAP_INST_n_16,DRUCLK_FREQ_CAP_INST_n_17}),
        .src_clk(out),
        .src_in(druclk_freq_cnt_reg));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_async_rst__parameterized0 DRUCLK_RST_INST
       (.dest_arst(druclk_rst),
        .dest_clk(out),
        .src_arst(clk_dru_freq_rst));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__21 DRUCLK_RUN_SYNC_INST
       (.dest_clk(out),
        .dest_out(druclk_run),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(clk_dru_freq_run));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized2__2 RXCLK_FREQ_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({RXCLK_FREQ_CAP_INST_n_0,RXCLK_FREQ_CAP_INST_n_1,RXCLK_FREQ_CAP_INST_n_2,RXCLK_FREQ_CAP_INST_n_3,RXCLK_FREQ_CAP_INST_n_4,RXCLK_FREQ_CAP_INST_n_5,RXCLK_FREQ_CAP_INST_n_6,RXCLK_FREQ_CAP_INST_n_7,RXCLK_FREQ_CAP_INST_n_8,RXCLK_FREQ_CAP_INST_n_9,RXCLK_FREQ_CAP_INST_n_10,RXCLK_FREQ_CAP_INST_n_11,RXCLK_FREQ_CAP_INST_n_12,RXCLK_FREQ_CAP_INST_n_13,RXCLK_FREQ_CAP_INST_n_14,RXCLK_FREQ_CAP_INST_n_15,RXCLK_FREQ_CAP_INST_n_16,RXCLK_FREQ_CAP_INST_n_17}),
        .src_clk(mgtrefclk1_odiv2_i),
        .src_in(rxclk_freq_cnt_reg));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_async_rst__parameterized0__2 RXCLK_RST_INST
       (.dest_arst(rxclk_rst),
        .dest_clk(mgtrefclk1_odiv2_i),
        .src_arst(clk_rx_freq_rst));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__20 RXCLK_RUN_SYNC_INST
       (.dest_clk(mgtrefclk1_odiv2_i),
        .dest_out(rxclk_run),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(clk_rx_freq_run));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_lib_edge_v1_0 RX_FREQ_LOCK_EDGE_INST
       (.clk_rx_freq_evt_reg(RX_FREQ_LOCK_EDGE_INST_n_0),
        .clk_rx_freq_evt_reg_0(clkdet_rx_freq_event_updated_q_reg),
        .clk_rx_freq_lock(clk_rx_freq_lock),
        .i_reg_clkdet_run(i_reg_clkdet_run),
        .\slv_reg_0x11C_reg[7] (\slv_reg_0x11C_reg[7] [1]),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .wr_en_2_isr(wr_en_2_isr));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_lib_edge_v1_0_0 RX_TMR_END_EDGE_INST
       (.Q({\clk_rx_tmr_reg_n_0_[31] ,\clk_rx_tmr_reg_n_0_[30] ,\clk_rx_tmr_reg_n_0_[29] ,\clk_rx_tmr_reg_n_0_[28] ,\clk_rx_tmr_reg_n_0_[27] ,\clk_rx_tmr_reg_n_0_[26] ,\clk_rx_tmr_reg_n_0_[25] ,\clk_rx_tmr_reg_n_0_[24] ,\clk_rx_tmr_reg_n_0_[23] ,\clk_rx_tmr_reg_n_0_[22] ,\clk_rx_tmr_reg_n_0_[21] ,\clk_rx_tmr_reg_n_0_[20] ,\clk_rx_tmr_reg_n_0_[19] ,\clk_rx_tmr_reg_n_0_[18] ,\clk_rx_tmr_reg_n_0_[17] ,\clk_rx_tmr_reg_n_0_[16] ,\clk_rx_tmr_reg_n_0_[15] ,\clk_rx_tmr_reg_n_0_[14] ,\clk_rx_tmr_reg_n_0_[13] ,\clk_rx_tmr_reg_n_0_[12] ,\clk_rx_tmr_reg_n_0_[11] ,\clk_rx_tmr_reg_n_0_[10] ,\clk_rx_tmr_reg_n_0_[9] ,\clk_rx_tmr_reg_n_0_[8] ,\clk_rx_tmr_reg_n_0_[7] ,\clk_rx_tmr_reg_n_0_[6] ,\clk_rx_tmr_reg_n_0_[5] ,\clk_rx_tmr_reg_n_0_[4] ,\clk_rx_tmr_reg_n_0_[3] ,\clk_rx_tmr_reg_n_0_[2] ,\clk_rx_tmr_reg_n_0_[1] ,\clk_rx_tmr_reg[0]_0 }),
        .clk_a_del_reg_0(RX_TMR_END_EDGE_INST_n_0),
        .clk_a_del_reg_1(RX_TMR_END_EDGE_INST_n_1),
        .clk_a_del_reg_2(RX_TMR_END_EDGE_INST_n_2),
        .clk_a_del_reg_3(RX_TMR_END_EDGE_INST_n_3),
        .clk_rx_tmr_evt0__0(clk_rx_tmr_evt0__0),
        .clkdet_ctrl_rx_tmr_clr_del(clkdet_ctrl_rx_tmr_clr_del),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized2__1 TXCLK_FREQ_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({TXCLK_FREQ_CAP_INST_n_0,TXCLK_FREQ_CAP_INST_n_1,TXCLK_FREQ_CAP_INST_n_2,TXCLK_FREQ_CAP_INST_n_3,TXCLK_FREQ_CAP_INST_n_4,TXCLK_FREQ_CAP_INST_n_5,TXCLK_FREQ_CAP_INST_n_6,TXCLK_FREQ_CAP_INST_n_7,TXCLK_FREQ_CAP_INST_n_8,TXCLK_FREQ_CAP_INST_n_9,TXCLK_FREQ_CAP_INST_n_10,TXCLK_FREQ_CAP_INST_n_11,TXCLK_FREQ_CAP_INST_n_12,TXCLK_FREQ_CAP_INST_n_13,TXCLK_FREQ_CAP_INST_n_14,TXCLK_FREQ_CAP_INST_n_15,TXCLK_FREQ_CAP_INST_n_16,TXCLK_FREQ_CAP_INST_n_17}),
        .src_clk(mgtrefclk0_odiv2_i),
        .src_in(txclk_freq_cnt_reg));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_async_rst__parameterized0__1 TXCLK_RST_INST
       (.dest_arst(txclk_rst),
        .dest_clk(mgtrefclk0_odiv2_i),
        .src_arst(clk_tx_freq_rst));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__19 TXCLK_RUN_SYNC_INST
       (.dest_clk(mgtrefclk0_odiv2_i),
        .dest_out(txclk_run),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(clk_tx_freq_run));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_lib_edge_v1_0_1 TX_FREQ_LOCK_EDGE_INST
       (.clk_tx_freq_evt_reg(TX_FREQ_LOCK_EDGE_INST_n_0),
        .clk_tx_freq_evt_reg_0(clkdet_tx_freq_event_updated_q_reg),
        .clk_tx_freq_lock_reg(clk_a_del_reg),
        .i_reg_clkdet_run(i_reg_clkdet_run),
        .\slv_reg_0x11C_reg[6] (\slv_reg_0x11C_reg[7] [0]),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .wr_en_2_isr(wr_en_2_isr));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__18 TX_LOCK_CAP_INST
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(dest_out),
        .src_clk(mgtrefclk0_odiv2_i),
        .src_in(TX_LOCK_CAP_INST_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    TX_LOCK_CAP_INST_i_1
       (.I0(tx_refclk_rdy),
        .O(TX_LOCK_CAP_INST_i_1_n_0));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_lib_edge_v1_0_2 TX_TMR_END_EDGE_INST
       (.Q({\clk_tx_tmr_reg_n_0_[31] ,\clk_tx_tmr_reg_n_0_[30] ,\clk_tx_tmr_reg_n_0_[29] ,\clk_tx_tmr_reg_n_0_[28] ,\clk_tx_tmr_reg_n_0_[27] ,\clk_tx_tmr_reg_n_0_[26] ,\clk_tx_tmr_reg_n_0_[25] ,\clk_tx_tmr_reg_n_0_[24] ,\clk_tx_tmr_reg_n_0_[23] ,\clk_tx_tmr_reg_n_0_[22] ,\clk_tx_tmr_reg_n_0_[21] ,\clk_tx_tmr_reg_n_0_[20] ,\clk_tx_tmr_reg_n_0_[19] ,\clk_tx_tmr_reg_n_0_[18] ,\clk_tx_tmr_reg_n_0_[17] ,\clk_tx_tmr_reg_n_0_[16] ,\clk_tx_tmr_reg_n_0_[15] ,\clk_tx_tmr_reg_n_0_[14] ,\clk_tx_tmr_reg_n_0_[13] ,\clk_tx_tmr_reg_n_0_[12] ,\clk_tx_tmr_reg_n_0_[11] ,\clk_tx_tmr_reg_n_0_[10] ,\clk_tx_tmr_reg_n_0_[9] ,\clk_tx_tmr_reg_n_0_[8] ,\clk_tx_tmr_reg_n_0_[7] ,\clk_tx_tmr_reg_n_0_[6] ,\clk_tx_tmr_reg_n_0_[5] ,\clk_tx_tmr_reg_n_0_[4] ,\clk_tx_tmr_reg_n_0_[3] ,\clk_tx_tmr_reg_n_0_[2] ,\clk_tx_tmr_reg_n_0_[1] ,Q}),
        .clk_a_del_reg_0(TX_TMR_END_EDGE_INST_n_0),
        .clk_a_del_reg_1(TX_TMR_END_EDGE_INST_n_1),
        .clk_a_del_reg_2(TX_TMR_END_EDGE_INST_n_2),
        .clk_a_del_reg_3(TX_TMR_END_EDGE_INST_n_3),
        .clk_tx_tmr_evt0__0(clk_tx_tmr_evt0__0),
        .clkdet_ctrl_tx_tmr_clr_del(clkdet_ctrl_tx_tmr_clr_del),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  LUT4 #(
    .INIT(16'h8F80)) 
    \axi_rdata[16]_i_17 
       (.I0(clk_dru_freq_lock_reg_0),
        .I1(clk_dru_freq),
        .I2(\axi_araddr_reg[3]_rep ),
        .I3(\slv_reg_0x214_reg[16] ),
        .O(\axi_rdata_reg[16] ));
  LUT2 #(
    .INIT(4'h7)) 
    \clk_cnt[0]_i_1 
       (.I0(clk_sm_cur[2]),
        .I1(clk_cnt_end__30),
        .O(\clk_cnt[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clk_cnt[0]_i_10 
       (.I0(data[0]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .I2(clk_cnt_reg[0]),
        .O(\clk_cnt[0]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clk_cnt[0]_i_11 
       (.I0(clk_cnt_reg[7]),
        .I1(data[7]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clk_cnt[0]_i_12 
       (.I0(clk_cnt_reg[6]),
        .I1(data[6]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clk_cnt[0]_i_13 
       (.I0(clk_cnt_reg[5]),
        .I1(data[5]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clk_cnt[0]_i_14 
       (.I0(clk_cnt_reg[4]),
        .I1(data[4]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clk_cnt[0]_i_15 
       (.I0(clk_cnt_reg[3]),
        .I1(data[3]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[0]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clk_cnt[0]_i_16 
       (.I0(clk_cnt_reg[2]),
        .I1(data[2]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clk_cnt[0]_i_17 
       (.I0(clk_cnt_reg[1]),
        .I1(data[1]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'hC5)) 
    \clk_cnt[0]_i_18 
       (.I0(clk_cnt_reg[0]),
        .I1(data[0]),
        .I2(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF00E222)) 
    \clk_cnt[0]_i_19 
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[1]),
        .I2(\slv_reg_0x208_reg[31] [7]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[0]),
        .I5(clk_sm_cur[2]),
        .O(data[7]));
  LUT5 #(
    .INIT(32'h0000FE02)) 
    \clk_cnt[0]_i_20 
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[1]),
        .I2(clk_sm_cur[0]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[2]),
        .O(\clk_cnt[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FF00E222)) 
    \clk_cnt[0]_i_21 
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[1]),
        .I2(\slv_reg_0x208_reg[31] [6]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[0]),
        .I5(clk_sm_cur[2]),
        .O(data[6]));
  LUT6 #(
    .INIT(64'h00000000FF00E222)) 
    \clk_cnt[0]_i_22 
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[1]),
        .I2(\slv_reg_0x208_reg[31] [5]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[0]),
        .I5(clk_sm_cur[2]),
        .O(data[5]));
  LUT6 #(
    .INIT(64'h00000000FF00E222)) 
    \clk_cnt[0]_i_23 
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[1]),
        .I2(\slv_reg_0x208_reg[31] [4]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[0]),
        .I5(clk_sm_cur[2]),
        .O(data[4]));
  LUT6 #(
    .INIT(64'h00000000FF00E222)) 
    \clk_cnt[0]_i_24 
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[1]),
        .I2(\slv_reg_0x208_reg[31] [3]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[0]),
        .I5(clk_sm_cur[2]),
        .O(data[3]));
  LUT6 #(
    .INIT(64'h00000000FF00E222)) 
    \clk_cnt[0]_i_25 
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[1]),
        .I2(\slv_reg_0x208_reg[31] [2]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[0]),
        .I5(clk_sm_cur[2]),
        .O(data[2]));
  LUT6 #(
    .INIT(64'h00000000FF00E222)) 
    \clk_cnt[0]_i_26 
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[1]),
        .I2(\slv_reg_0x208_reg[31] [1]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[0]),
        .I5(clk_sm_cur[2]),
        .O(data[1]));
  LUT6 #(
    .INIT(64'h00000000FF00E222)) 
    \clk_cnt[0]_i_27 
       (.I0(i_reg_clkdet_run),
        .I1(clk_sm_cur[1]),
        .I2(\slv_reg_0x208_reg[31] [0]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[0]),
        .I5(clk_sm_cur[2]),
        .O(data[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \clk_cnt[0]_i_3 
       (.I0(data[7]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .I2(clk_cnt_reg[7]),
        .O(\clk_cnt[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clk_cnt[0]_i_4 
       (.I0(data[6]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .I2(clk_cnt_reg[6]),
        .O(\clk_cnt[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clk_cnt[0]_i_5 
       (.I0(data[5]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .I2(clk_cnt_reg[5]),
        .O(\clk_cnt[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clk_cnt[0]_i_6 
       (.I0(data[4]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .I2(clk_cnt_reg[4]),
        .O(\clk_cnt[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clk_cnt[0]_i_7 
       (.I0(data[3]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .I2(clk_cnt_reg[3]),
        .O(\clk_cnt[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clk_cnt[0]_i_8 
       (.I0(data[2]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .I2(clk_cnt_reg[2]),
        .O(\clk_cnt[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \clk_cnt[0]_i_9 
       (.I0(data[1]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .I2(clk_cnt_reg[1]),
        .O(\clk_cnt[0]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[16]_i_10 
       (.I0(clk_cnt_reg[23]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[16]_i_11 
       (.I0(clk_cnt_reg[22]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[16]_i_12 
       (.I0(clk_cnt_reg[21]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[16]_i_13 
       (.I0(clk_cnt_reg[20]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [20]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[16]_i_14 
       (.I0(clk_cnt_reg[19]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [19]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[16]_i_15 
       (.I0(clk_cnt_reg[18]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [18]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[16]_i_16 
       (.I0(clk_cnt_reg[17]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [17]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[16]_i_17 
       (.I0(clk_cnt_reg[16]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [16]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[16]_i_2 
       (.I0(clk_cnt_reg[23]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[16]_i_3 
       (.I0(clk_cnt_reg[22]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[16]_i_4 
       (.I0(clk_cnt_reg[21]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[16]_i_5 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [20]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[20]),
        .O(\clk_cnt[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[16]_i_6 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [19]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[19]),
        .O(\clk_cnt[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[16]_i_7 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [18]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[18]),
        .O(\clk_cnt[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[16]_i_8 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [17]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[17]),
        .O(\clk_cnt[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[16]_i_9 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [16]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[16]),
        .O(\clk_cnt[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_10 
       (.I0(clk_cnt_reg[30]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_11 
       (.I0(clk_cnt_reg[29]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_12 
       (.I0(clk_cnt_reg[28]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_13 
       (.I0(clk_cnt_reg[27]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_14 
       (.I0(clk_cnt_reg[26]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_15 
       (.I0(clk_cnt_reg[25]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_16 
       (.I0(clk_cnt_reg[24]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_2 
       (.I0(clk_cnt_reg[30]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_3 
       (.I0(clk_cnt_reg[29]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_4 
       (.I0(clk_cnt_reg[28]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_5 
       (.I0(clk_cnt_reg[27]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_6 
       (.I0(clk_cnt_reg[26]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_7 
       (.I0(clk_cnt_reg[25]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_cnt[24]_i_8 
       (.I0(clk_cnt_reg[24]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \clk_cnt[24]_i_9 
       (.I0(clk_cnt_reg[31]),
        .I1(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[8]_i_10 
       (.I0(clk_cnt_reg[15]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [15]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[8]_i_11 
       (.I0(clk_cnt_reg[14]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [14]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[8]_i_12 
       (.I0(clk_cnt_reg[13]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [13]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[8]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[8]_i_13 
       (.I0(clk_cnt_reg[12]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [12]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[8]_i_14 
       (.I0(clk_cnt_reg[11]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [11]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[8]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[8]_i_15 
       (.I0(clk_cnt_reg[10]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [10]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[8]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[8]_i_16 
       (.I0(clk_cnt_reg[9]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [9]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[8]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h3000000055555555)) 
    \clk_cnt[8]_i_17 
       (.I0(clk_cnt_reg[8]),
        .I1(\clk_cnt[8]_i_18_n_0 ),
        .I2(\slv_reg_0x208_reg[31] [8]),
        .I3(clk_cnt_end__30),
        .I4(clk_sm_cur[1]),
        .I5(\clk_cnt[0]_i_20_n_0 ),
        .O(\clk_cnt[8]_i_17_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \clk_cnt[8]_i_18 
       (.I0(clk_sm_cur[2]),
        .I1(clk_sm_cur[0]),
        .O(\clk_cnt[8]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[8]_i_2 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [15]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[15]),
        .O(\clk_cnt[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[8]_i_3 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [14]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[14]),
        .O(\clk_cnt[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[8]_i_4 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [13]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[13]),
        .O(\clk_cnt[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[8]_i_5 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [12]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[12]),
        .O(\clk_cnt[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[8]_i_6 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [11]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[11]),
        .O(\clk_cnt[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[8]_i_7 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [10]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[10]),
        .O(\clk_cnt[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[8]_i_8 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [9]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[9]),
        .O(\clk_cnt[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0080FFFF00800000)) 
    \clk_cnt[8]_i_9 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(\slv_reg_0x208_reg[31] [8]),
        .I3(\clk_cnt[8]_i_18_n_0 ),
        .I4(\clk_cnt[0]_i_20_n_0 ),
        .I5(clk_cnt_reg[8]),
        .O(\clk_cnt[8]_i_9_n_0 ));
  FDRE \clk_cnt_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_15 ),
        .Q(clk_cnt_reg[0]),
        .R(i_reg_clkdet_run_reg));
  CARRY8 \clk_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_cnt_reg[0]_i_2_n_0 ,\clk_cnt_reg[0]_i_2_n_1 ,\clk_cnt_reg[0]_i_2_n_2 ,\clk_cnt_reg[0]_i_2_n_3 ,\NLW_clk_cnt_reg[0]_i_2_CO_UNCONNECTED [3],\clk_cnt_reg[0]_i_2_n_5 ,\clk_cnt_reg[0]_i_2_n_6 ,\clk_cnt_reg[0]_i_2_n_7 }),
        .DI({\clk_cnt[0]_i_3_n_0 ,\clk_cnt[0]_i_4_n_0 ,\clk_cnt[0]_i_5_n_0 ,\clk_cnt[0]_i_6_n_0 ,\clk_cnt[0]_i_7_n_0 ,\clk_cnt[0]_i_8_n_0 ,\clk_cnt[0]_i_9_n_0 ,\clk_cnt[0]_i_10_n_0 }),
        .O({\clk_cnt_reg[0]_i_2_n_8 ,\clk_cnt_reg[0]_i_2_n_9 ,\clk_cnt_reg[0]_i_2_n_10 ,\clk_cnt_reg[0]_i_2_n_11 ,\clk_cnt_reg[0]_i_2_n_12 ,\clk_cnt_reg[0]_i_2_n_13 ,\clk_cnt_reg[0]_i_2_n_14 ,\clk_cnt_reg[0]_i_2_n_15 }),
        .S({\clk_cnt[0]_i_11_n_0 ,\clk_cnt[0]_i_12_n_0 ,\clk_cnt[0]_i_13_n_0 ,\clk_cnt[0]_i_14_n_0 ,\clk_cnt[0]_i_15_n_0 ,\clk_cnt[0]_i_16_n_0 ,\clk_cnt[0]_i_17_n_0 ,\clk_cnt[0]_i_18_n_0 }));
  FDRE \clk_cnt_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_13 ),
        .Q(clk_cnt_reg[10]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_12 ),
        .Q(clk_cnt_reg[11]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_11 ),
        .Q(clk_cnt_reg[12]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_10 ),
        .Q(clk_cnt_reg[13]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_9 ),
        .Q(clk_cnt_reg[14]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_8 ),
        .Q(clk_cnt_reg[15]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_15 ),
        .Q(clk_cnt_reg[16]),
        .R(i_reg_clkdet_run_reg));
  CARRY8 \clk_cnt_reg[16]_i_1 
       (.CI(\clk_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_cnt_reg[16]_i_1_n_0 ,\clk_cnt_reg[16]_i_1_n_1 ,\clk_cnt_reg[16]_i_1_n_2 ,\clk_cnt_reg[16]_i_1_n_3 ,\NLW_clk_cnt_reg[16]_i_1_CO_UNCONNECTED [3],\clk_cnt_reg[16]_i_1_n_5 ,\clk_cnt_reg[16]_i_1_n_6 ,\clk_cnt_reg[16]_i_1_n_7 }),
        .DI({\clk_cnt[16]_i_2_n_0 ,\clk_cnt[16]_i_3_n_0 ,\clk_cnt[16]_i_4_n_0 ,\clk_cnt[16]_i_5_n_0 ,\clk_cnt[16]_i_6_n_0 ,\clk_cnt[16]_i_7_n_0 ,\clk_cnt[16]_i_8_n_0 ,\clk_cnt[16]_i_9_n_0 }),
        .O({\clk_cnt_reg[16]_i_1_n_8 ,\clk_cnt_reg[16]_i_1_n_9 ,\clk_cnt_reg[16]_i_1_n_10 ,\clk_cnt_reg[16]_i_1_n_11 ,\clk_cnt_reg[16]_i_1_n_12 ,\clk_cnt_reg[16]_i_1_n_13 ,\clk_cnt_reg[16]_i_1_n_14 ,\clk_cnt_reg[16]_i_1_n_15 }),
        .S({\clk_cnt[16]_i_10_n_0 ,\clk_cnt[16]_i_11_n_0 ,\clk_cnt[16]_i_12_n_0 ,\clk_cnt[16]_i_13_n_0 ,\clk_cnt[16]_i_14_n_0 ,\clk_cnt[16]_i_15_n_0 ,\clk_cnt[16]_i_16_n_0 ,\clk_cnt[16]_i_17_n_0 }));
  FDRE \clk_cnt_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_14 ),
        .Q(clk_cnt_reg[17]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_13 ),
        .Q(clk_cnt_reg[18]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_12 ),
        .Q(clk_cnt_reg[19]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_14 ),
        .Q(clk_cnt_reg[1]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_11 ),
        .Q(clk_cnt_reg[20]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_10 ),
        .Q(clk_cnt_reg[21]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_9 ),
        .Q(clk_cnt_reg[22]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[16]_i_1_n_8 ),
        .Q(clk_cnt_reg[23]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_15 ),
        .Q(clk_cnt_reg[24]),
        .R(i_reg_clkdet_run_reg));
  CARRY8 \clk_cnt_reg[24]_i_1 
       (.CI(\clk_cnt_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED [7],\clk_cnt_reg[24]_i_1_n_1 ,\clk_cnt_reg[24]_i_1_n_2 ,\clk_cnt_reg[24]_i_1_n_3 ,\NLW_clk_cnt_reg[24]_i_1_CO_UNCONNECTED [3],\clk_cnt_reg[24]_i_1_n_5 ,\clk_cnt_reg[24]_i_1_n_6 ,\clk_cnt_reg[24]_i_1_n_7 }),
        .DI({1'b0,\clk_cnt[24]_i_2_n_0 ,\clk_cnt[24]_i_3_n_0 ,\clk_cnt[24]_i_4_n_0 ,\clk_cnt[24]_i_5_n_0 ,\clk_cnt[24]_i_6_n_0 ,\clk_cnt[24]_i_7_n_0 ,\clk_cnt[24]_i_8_n_0 }),
        .O({\clk_cnt_reg[24]_i_1_n_8 ,\clk_cnt_reg[24]_i_1_n_9 ,\clk_cnt_reg[24]_i_1_n_10 ,\clk_cnt_reg[24]_i_1_n_11 ,\clk_cnt_reg[24]_i_1_n_12 ,\clk_cnt_reg[24]_i_1_n_13 ,\clk_cnt_reg[24]_i_1_n_14 ,\clk_cnt_reg[24]_i_1_n_15 }),
        .S({\clk_cnt[24]_i_9_n_0 ,\clk_cnt[24]_i_10_n_0 ,\clk_cnt[24]_i_11_n_0 ,\clk_cnt[24]_i_12_n_0 ,\clk_cnt[24]_i_13_n_0 ,\clk_cnt[24]_i_14_n_0 ,\clk_cnt[24]_i_15_n_0 ,\clk_cnt[24]_i_16_n_0 }));
  FDRE \clk_cnt_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_14 ),
        .Q(clk_cnt_reg[25]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_13 ),
        .Q(clk_cnt_reg[26]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_12 ),
        .Q(clk_cnt_reg[27]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_11 ),
        .Q(clk_cnt_reg[28]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_10 ),
        .Q(clk_cnt_reg[29]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_13 ),
        .Q(clk_cnt_reg[2]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_9 ),
        .Q(clk_cnt_reg[30]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[24]_i_1_n_8 ),
        .Q(clk_cnt_reg[31]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_12 ),
        .Q(clk_cnt_reg[3]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_11 ),
        .Q(clk_cnt_reg[4]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_10 ),
        .Q(clk_cnt_reg[5]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_9 ),
        .Q(clk_cnt_reg[6]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[0]_i_2_n_8 ),
        .Q(clk_cnt_reg[7]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_cnt_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_15 ),
        .Q(clk_cnt_reg[8]),
        .R(i_reg_clkdet_run_reg));
  CARRY8 \clk_cnt_reg[8]_i_1 
       (.CI(\clk_cnt_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_cnt_reg[8]_i_1_n_0 ,\clk_cnt_reg[8]_i_1_n_1 ,\clk_cnt_reg[8]_i_1_n_2 ,\clk_cnt_reg[8]_i_1_n_3 ,\NLW_clk_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\clk_cnt_reg[8]_i_1_n_5 ,\clk_cnt_reg[8]_i_1_n_6 ,\clk_cnt_reg[8]_i_1_n_7 }),
        .DI({\clk_cnt[8]_i_2_n_0 ,\clk_cnt[8]_i_3_n_0 ,\clk_cnt[8]_i_4_n_0 ,\clk_cnt[8]_i_5_n_0 ,\clk_cnt[8]_i_6_n_0 ,\clk_cnt[8]_i_7_n_0 ,\clk_cnt[8]_i_8_n_0 ,\clk_cnt[8]_i_9_n_0 }),
        .O({\clk_cnt_reg[8]_i_1_n_8 ,\clk_cnt_reg[8]_i_1_n_9 ,\clk_cnt_reg[8]_i_1_n_10 ,\clk_cnt_reg[8]_i_1_n_11 ,\clk_cnt_reg[8]_i_1_n_12 ,\clk_cnt_reg[8]_i_1_n_13 ,\clk_cnt_reg[8]_i_1_n_14 ,\clk_cnt_reg[8]_i_1_n_15 }),
        .S({\clk_cnt[8]_i_10_n_0 ,\clk_cnt[8]_i_11_n_0 ,\clk_cnt[8]_i_12_n_0 ,\clk_cnt[8]_i_13_n_0 ,\clk_cnt[8]_i_14_n_0 ,\clk_cnt[8]_i_15_n_0 ,\clk_cnt[8]_i_16_n_0 ,\clk_cnt[8]_i_17_n_0 }));
  FDRE \clk_cnt_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_cnt[0]_i_1_n_0 ),
        .D(\clk_cnt_reg[8]_i_1_n_14 ),
        .Q(clk_cnt_reg[9]),
        .R(i_reg_clkdet_run_reg));
  LUT3 #(
    .INIT(8'hE0)) 
    clk_dru_freq_lock_i_1
       (.I0(clk_dru_freq_lock_reg_0),
        .I1(\clk_dru_freq_reg[11]_0 ),
        .I2(i_reg_clkdet_run),
        .O(clk_dru_freq_lock_i_1_n_0));
  FDRE clk_dru_freq_lock_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_dru_freq_lock_i_1_n_0),
        .Q(clk_dru_freq_lock_reg_0),
        .R(1'b0));
  FDRE \clk_dru_freq_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_17),
        .Q(\axi_rdata_reg[28] [0]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_16),
        .Q(\axi_rdata_reg[28] [1]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_15),
        .Q(\axi_rdata_reg[28] [2]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_14),
        .Q(\axi_rdata_reg[28] [3]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_13),
        .Q(\axi_rdata_reg[28] [4]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_12),
        .Q(clk_dru_freq),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_11),
        .Q(\axi_rdata_reg[28] [5]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_10),
        .Q(\axi_rdata_reg[28] [6]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_9),
        .Q(\axi_rdata_reg[28] [7]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_8),
        .Q(\axi_rdata_reg[28] [8]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_7),
        .Q(\axi_rdata_reg[28] [9]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_6),
        .Q(\axi_rdata_reg[28] [10]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_5),
        .Q(\axi_rdata_reg[28] [11]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_4),
        .Q(\axi_rdata_reg[28] [12]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_3),
        .Q(\axi_rdata_reg[28] [13]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_2),
        .Q(\axi_rdata_reg[28] [14]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_1),
        .Q(\axi_rdata_reg[28] [15]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_dru_freq_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(DRUCLK_FREQ_CAP_INST_n_0),
        .Q(\axi_rdata_reg[28] [16]),
        .R(i_reg_clkdet_run_reg));
  FDRE clk_dru_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_rst_reg_n_0),
        .Q(clk_dru_freq_rst),
        .R(1'b0));
  FDRE clk_dru_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_run_reg_n_0),
        .Q(clk_dru_freq_run),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAAAAA2FFFFFFFFF)) 
    clk_freq_rst_i_1
       (.I0(clk_freq_rst_reg_n_0),
        .I1(clk_cnt_end__30),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[1]),
        .I4(clk_sm_cur[2]),
        .I5(i_reg_clkdet_run),
        .O(clk_freq_rst_i_1_n_0));
  FDRE clk_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_rst_i_1_n_0),
        .Q(clk_freq_rst_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hA2AEAAAA00000000)) 
    clk_freq_run_i_1
       (.I0(clk_freq_run_reg_n_0),
        .I1(clk_cnt_end__30),
        .I2(clk_sm_cur[2]),
        .I3(clk_sm_cur[0]),
        .I4(clk_sm_cur[1]),
        .I5(i_reg_clkdet_run),
        .O(clk_freq_run_i_1_n_0));
  FDRE clk_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_freq_run_i_1_n_0),
        .Q(clk_freq_run_reg_n_0),
        .R(1'b0));
  FDRE \clk_rx_flt_a_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_15),
        .Q(clk_rx_flt_a[18]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_14),
        .Q(clk_rx_flt_a[19]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_13),
        .Q(clk_rx_flt_a[20]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_12),
        .Q(clk_rx_flt_a[21]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_11),
        .Q(clk_rx_flt_a[22]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_10),
        .Q(clk_rx_flt_a[23]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_9),
        .Q(clk_rx_flt_a[24]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_8),
        .Q(clk_rx_flt_a[25]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_7),
        .Q(clk_rx_flt_a[26]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_6),
        .Q(clk_rx_flt_a[27]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_5),
        .Q(clk_rx_flt_a[28]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_4),
        .Q(clk_rx_flt_a[29]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_3),
        .Q(clk_rx_flt_a[30]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_2),
        .Q(clk_rx_flt_a[31]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[32] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_1),
        .Q(clk_rx_flt_a[32]),
        .R(SR));
  FDRE \clk_rx_flt_a_reg[33] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(RXCLK_FREQ_CAP_INST_n_0),
        .Q(clk_rx_flt_a[33]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_2 
       (.I0(\clk_rx_flt_q_reg[0]_1 [7]),
        .I1(\clk_rx_flt_q_reg[0]_1 [6]),
        .O(\clk_rx_flt_b[23]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_3 
       (.I0(\clk_rx_flt_q_reg[0]_1 [6]),
        .I1(\clk_rx_flt_q_reg[0]_1 [5]),
        .O(\clk_rx_flt_b[23]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_4 
       (.I0(\clk_rx_flt_q_reg[0]_1 [5]),
        .I1(\clk_rx_flt_q_reg[0]_1 [4]),
        .O(\clk_rx_flt_b[23]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_5 
       (.I0(\clk_rx_flt_q_reg[0]_1 [4]),
        .I1(\clk_rx_flt_q_reg[0]_1 [3]),
        .O(\clk_rx_flt_b[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_6 
       (.I0(\clk_rx_flt_q_reg[0]_1 [3]),
        .I1(\clk_rx_flt_q_reg[0]_1 [2]),
        .O(\clk_rx_flt_b[23]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_7 
       (.I0(\clk_rx_flt_q_reg[0]_1 [2]),
        .I1(\clk_rx_flt_q_reg[0]_1 [1]),
        .O(\clk_rx_flt_b[23]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[23]_i_8 
       (.I0(\clk_rx_flt_q_reg[0]_1 [1]),
        .I1(\clk_rx_flt_q_reg[0]_1 [0]),
        .O(\clk_rx_flt_b[23]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_2 
       (.I0(\clk_rx_flt_q_reg[0]_1 [15]),
        .I1(\clk_rx_flt_q_reg[0]_1 [14]),
        .O(\clk_rx_flt_b[31]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_3 
       (.I0(\clk_rx_flt_q_reg[0]_1 [14]),
        .I1(\clk_rx_flt_q_reg[0]_1 [13]),
        .O(\clk_rx_flt_b[31]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_4 
       (.I0(\clk_rx_flt_q_reg[0]_1 [13]),
        .I1(\clk_rx_flt_q_reg[0]_1 [12]),
        .O(\clk_rx_flt_b[31]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_5 
       (.I0(\clk_rx_flt_q_reg[0]_1 [12]),
        .I1(\clk_rx_flt_q_reg[0]_1 [11]),
        .O(\clk_rx_flt_b[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_6 
       (.I0(\clk_rx_flt_q_reg[0]_1 [11]),
        .I1(\clk_rx_flt_q_reg[0]_1 [10]),
        .O(\clk_rx_flt_b[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_7 
       (.I0(\clk_rx_flt_q_reg[0]_1 [10]),
        .I1(\clk_rx_flt_q_reg[0]_1 [9]),
        .O(\clk_rx_flt_b[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_8 
       (.I0(\clk_rx_flt_q_reg[0]_1 [9]),
        .I1(\clk_rx_flt_q_reg[0]_1 [8]),
        .O(\clk_rx_flt_b[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[31]_i_9 
       (.I0(\clk_rx_flt_q_reg[0]_1 [8]),
        .I1(\clk_rx_flt_q_reg[0]_1 [7]),
        .O(\clk_rx_flt_b[31]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h1000)) 
    \clk_rx_flt_b[35]_i_2 
       (.I0(clk_sm_cur[0]),
        .I1(clk_sm_cur[1]),
        .I2(clk_cnt_end__30),
        .I3(clk_sm_cur[2]),
        .O(\clk_dru_freq_reg[11]_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[35]_i_4 
       (.I0(\clk_rx_flt_q_reg[0]_1 [17]),
        .I1(\clk_rx_flt_q_reg[0]_1 [16]),
        .O(\clk_rx_flt_b[35]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_b[35]_i_5 
       (.I0(\clk_rx_flt_q_reg[0]_1 [16]),
        .I1(\clk_rx_flt_q_reg[0]_1 [15]),
        .O(\clk_rx_flt_b[35]_i_5_n_0 ));
  FDRE \clk_rx_flt_b_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[18]),
        .Q(p_0_in_0[0]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[19]),
        .Q(p_0_in_0[1]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[20]),
        .Q(p_0_in_0[2]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[21]),
        .Q(p_0_in_0[3]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[22]),
        .Q(p_0_in_0[4]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[23]),
        .Q(p_0_in_0[5]),
        .R(SR));
  CARRY8 \clk_rx_flt_b_reg[23]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_b_reg[23]_i_1_n_0 ,\clk_rx_flt_b_reg[23]_i_1_n_1 ,\clk_rx_flt_b_reg[23]_i_1_n_2 ,\clk_rx_flt_b_reg[23]_i_1_n_3 ,\NLW_clk_rx_flt_b_reg[23]_i_1_CO_UNCONNECTED [3],\clk_rx_flt_b_reg[23]_i_1_n_5 ,\clk_rx_flt_b_reg[23]_i_1_n_6 ,\clk_rx_flt_b_reg[23]_i_1_n_7 }),
        .DI({\clk_rx_flt_q_reg[0]_1 [7:1],1'b0}),
        .O({clk_rx_flt_b00_out[23:18],\NLW_clk_rx_flt_b_reg[23]_i_1_O_UNCONNECTED [1:0]}),
        .S({\clk_rx_flt_b[23]_i_2_n_0 ,\clk_rx_flt_b[23]_i_3_n_0 ,\clk_rx_flt_b[23]_i_4_n_0 ,\clk_rx_flt_b[23]_i_5_n_0 ,\clk_rx_flt_b[23]_i_6_n_0 ,\clk_rx_flt_b[23]_i_7_n_0 ,\clk_rx_flt_b[23]_i_8_n_0 ,\clk_rx_flt_q_reg[0]_1 [0]}));
  FDRE \clk_rx_flt_b_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[24]),
        .Q(p_0_in_0[6]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[25]),
        .Q(p_0_in_0[7]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[26]),
        .Q(p_0_in_0[8]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[27]),
        .Q(p_0_in_0[9]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[28]),
        .Q(p_0_in_0[10]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[29]),
        .Q(p_0_in_0[11]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[30]),
        .Q(p_0_in_0[12]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[31]),
        .Q(p_0_in_0[13]),
        .R(SR));
  CARRY8 \clk_rx_flt_b_reg[31]_i_1 
       (.CI(\clk_rx_flt_b_reg[23]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_b_reg[31]_i_1_n_0 ,\clk_rx_flt_b_reg[31]_i_1_n_1 ,\clk_rx_flt_b_reg[31]_i_1_n_2 ,\clk_rx_flt_b_reg[31]_i_1_n_3 ,\NLW_clk_rx_flt_b_reg[31]_i_1_CO_UNCONNECTED [3],\clk_rx_flt_b_reg[31]_i_1_n_5 ,\clk_rx_flt_b_reg[31]_i_1_n_6 ,\clk_rx_flt_b_reg[31]_i_1_n_7 }),
        .DI(\clk_rx_flt_q_reg[0]_1 [15:8]),
        .O(clk_rx_flt_b00_out[31:24]),
        .S({\clk_rx_flt_b[31]_i_2_n_0 ,\clk_rx_flt_b[31]_i_3_n_0 ,\clk_rx_flt_b[31]_i_4_n_0 ,\clk_rx_flt_b[31]_i_5_n_0 ,\clk_rx_flt_b[31]_i_6_n_0 ,\clk_rx_flt_b[31]_i_7_n_0 ,\clk_rx_flt_b[31]_i_8_n_0 ,\clk_rx_flt_b[31]_i_9_n_0 }));
  FDRE \clk_rx_flt_b_reg[32] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[32]),
        .Q(p_0_in_0[14]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[33] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[33]),
        .Q(p_0_in_0[15]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[34] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[34]),
        .Q(p_0_in_0[16]),
        .R(SR));
  FDRE \clk_rx_flt_b_reg[35] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(clk_rx_flt_b00_out[35]),
        .Q(p_0_in_0[17]),
        .R(SR));
  CARRY8 \clk_rx_flt_b_reg[35]_i_3 
       (.CI(\clk_rx_flt_b_reg[31]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED [7:4],clk_rx_flt_b00_out[35],\NLW_clk_rx_flt_b_reg[35]_i_3_CO_UNCONNECTED [2],\clk_rx_flt_b_reg[35]_i_3_n_6 ,\clk_rx_flt_b_reg[35]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\clk_rx_flt_q_reg[0]_1 [17:16]}),
        .O({\NLW_clk_rx_flt_b_reg[35]_i_3_O_UNCONNECTED [7:3],clk_rx_flt_b00_out[34:32]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b1,\clk_rx_flt_q_reg[0]_1 [17],\clk_rx_flt_b[35]_i_4_n_0 ,\clk_rx_flt_b[35]_i_5_n_0 }));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 clk_rx_flt_delta0_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({clk_rx_flt_delta0_carry_n_0,clk_rx_flt_delta0_carry_n_1,clk_rx_flt_delta0_carry_n_2,clk_rx_flt_delta0_carry_n_3,NLW_clk_rx_flt_delta0_carry_CO_UNCONNECTED[3],clk_rx_flt_delta0_carry_n_5,clk_rx_flt_delta0_carry_n_6,clk_rx_flt_delta0_carry_n_7}),
        .DI(p_1_in[7:0]),
        .O({clk_rx_flt_delta0_in[7:3],NLW_clk_rx_flt_delta0_carry_O_UNCONNECTED[2:0]}),
        .S({clk_rx_flt_delta0_carry_i_9_n_0,clk_rx_flt_delta0_carry_i_10_n_0,clk_rx_flt_delta0_carry_i_11_n_0,clk_rx_flt_delta0_carry_i_12_n_0,clk_rx_flt_delta0_carry_i_13_n_0,clk_rx_flt_delta0_carry_i_14_n_0,clk_rx_flt_delta0_carry_i_15_n_0,clk_rx_flt_delta0_carry_i_16_n_0}));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 clk_rx_flt_delta0_carry__0
       (.CI(clk_rx_flt_delta0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({clk_rx_flt_delta0_carry__0_n_0,clk_rx_flt_delta0_carry__0_n_1,clk_rx_flt_delta0_carry__0_n_2,clk_rx_flt_delta0_carry__0_n_3,NLW_clk_rx_flt_delta0_carry__0_CO_UNCONNECTED[3],clk_rx_flt_delta0_carry__0_n_5,clk_rx_flt_delta0_carry__0_n_6,clk_rx_flt_delta0_carry__0_n_7}),
        .DI(p_1_in[15:8]),
        .O(clk_rx_flt_delta0_in[15:8]),
        .S({clk_rx_flt_delta0_carry__0_i_9_n_0,clk_rx_flt_delta0_carry__0_i_10_n_0,clk_rx_flt_delta0_carry__0_i_11_n_0,clk_rx_flt_delta0_carry__0_i_12_n_0,clk_rx_flt_delta0_carry__0_i_13_n_0,clk_rx_flt_delta0_carry__0_i_14_n_0,clk_rx_flt_delta0_carry__0_i_15_n_0,clk_rx_flt_delta0_carry__0_i_16_n_0}));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry__0_i_1
       (.I0(\clk_rx_flt_delta_reg[15]_7 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [15]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[15]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_10
       (.I0(\clk_rx_flt_delta_reg[15]_6 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [14]),
        .O(clk_rx_flt_delta0_carry__0_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_11
       (.I0(\clk_rx_flt_delta_reg[15]_5 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [13]),
        .O(clk_rx_flt_delta0_carry__0_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_12
       (.I0(\clk_rx_flt_delta_reg[15]_4 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [12]),
        .O(clk_rx_flt_delta0_carry__0_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_13
       (.I0(\clk_rx_flt_delta_reg[15]_3 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [11]),
        .O(clk_rx_flt_delta0_carry__0_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_14
       (.I0(\clk_rx_flt_delta_reg[15]_2 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [10]),
        .O(clk_rx_flt_delta0_carry__0_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_15
       (.I0(\clk_rx_flt_delta_reg[15]_1 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [9]),
        .O(clk_rx_flt_delta0_carry__0_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_16
       (.I0(\clk_rx_flt_delta_reg[15]_0 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [8]),
        .O(clk_rx_flt_delta0_carry__0_i_16_n_0));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry__0_i_2
       (.I0(\clk_rx_flt_delta_reg[15]_6 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [14]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[14]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry__0_i_3
       (.I0(\clk_rx_flt_delta_reg[15]_5 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [13]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[13]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry__0_i_4
       (.I0(\clk_rx_flt_delta_reg[15]_4 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [12]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[12]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry__0_i_5
       (.I0(\clk_rx_flt_delta_reg[15]_3 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [11]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[11]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry__0_i_6
       (.I0(\clk_rx_flt_delta_reg[15]_2 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [10]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[10]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry__0_i_7
       (.I0(\clk_rx_flt_delta_reg[15]_1 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [9]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[9]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry__0_i_8
       (.I0(\clk_rx_flt_delta_reg[15]_0 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [8]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[8]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__0_i_9
       (.I0(\clk_rx_flt_delta_reg[15]_7 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [15]),
        .O(clk_rx_flt_delta0_carry__0_i_9_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 clk_rx_flt_delta0_carry__1
       (.CI(clk_rx_flt_delta0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_clk_rx_flt_delta0_carry__1_CO_UNCONNECTED[7:1],clk_rx_flt_delta0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_1_in[16]}),
        .O({NLW_clk_rx_flt_delta0_carry__1_O_UNCONNECTED[7:2],clk_rx_flt_delta0_in[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,clk_rx_flt_delta0_carry__1_i_2_n_0,clk_rx_flt_delta0_carry__1_i_3_n_0}));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry__1_i_1
       (.I0(\clk_rx_flt_delta_reg[17]_0 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [16]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[16]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__1_i_2
       (.I0(\clk_rx_flt_delta_reg[17]_1 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [17]),
        .O(clk_rx_flt_delta0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry__1_i_3
       (.I0(\clk_rx_flt_delta_reg[17]_0 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [16]),
        .O(clk_rx_flt_delta0_carry__1_i_3_n_0));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry_i_1
       (.I0(\clk_rx_flt_delta_reg[7]_6 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [7]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[7]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_10
       (.I0(\clk_rx_flt_delta_reg[7]_5 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [6]),
        .O(clk_rx_flt_delta0_carry_i_10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_11
       (.I0(\clk_rx_flt_delta_reg[7]_4 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [5]),
        .O(clk_rx_flt_delta0_carry_i_11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_12
       (.I0(\clk_rx_flt_delta_reg[7]_3 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [4]),
        .O(clk_rx_flt_delta0_carry_i_12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_13
       (.I0(\clk_rx_flt_delta_reg[7]_7 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [3]),
        .O(clk_rx_flt_delta0_carry_i_13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_14
       (.I0(\clk_rx_flt_delta_reg[7]_2 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [2]),
        .O(clk_rx_flt_delta0_carry_i_14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_15
       (.I0(\clk_rx_flt_delta_reg[7]_1 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [1]),
        .O(clk_rx_flt_delta0_carry_i_15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_16
       (.I0(\clk_rx_flt_delta_reg[7]_0 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [0]),
        .O(clk_rx_flt_delta0_carry_i_16_n_0));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry_i_2
       (.I0(\clk_rx_flt_delta_reg[7]_5 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [6]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[6]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry_i_3
       (.I0(\clk_rx_flt_delta_reg[7]_4 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [5]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[5]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry_i_4
       (.I0(\clk_rx_flt_delta_reg[7]_3 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [4]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[4]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry_i_5
       (.I0(\clk_rx_flt_delta_reg[7]_7 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [3]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[3]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry_i_6
       (.I0(\clk_rx_flt_delta_reg[7]_2 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [2]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[2]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry_i_7
       (.I0(\clk_rx_flt_delta_reg[7]_1 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [1]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[1]));
  LUT3 #(
    .INIT(8'h53)) 
    clk_rx_flt_delta0_carry_i_8
       (.I0(\clk_rx_flt_delta_reg[7]_0 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [0]),
        .I2(clk_rx_flt_delta1),
        .O(p_1_in[0]));
  LUT2 #(
    .INIT(4'h9)) 
    clk_rx_flt_delta0_carry_i_9
       (.I0(\clk_rx_flt_delta_reg[7]_6 ),
        .I1(\clk_rx_flt_q_reg[0]_1 [7]),
        .O(clk_rx_flt_delta0_carry_i_9_n_0));
  CARRY8 clk_rx_flt_delta1_carry
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({clk_rx_flt_delta1_carry_n_0,clk_rx_flt_delta1_carry_n_1,clk_rx_flt_delta1_carry_n_2,clk_rx_flt_delta1_carry_n_3,NLW_clk_rx_flt_delta1_carry_CO_UNCONNECTED[3],clk_rx_flt_delta1_carry_n_5,clk_rx_flt_delta1_carry_n_6,clk_rx_flt_delta1_carry_n_7}),
        .DI({clk_rx_flt_delta1_carry_i_1_n_0,clk_rx_flt_delta1_carry_i_2_n_0,clk_rx_flt_delta1_carry_i_3_n_0,clk_rx_flt_delta1_carry_i_4_n_0,clk_rx_flt_delta1_carry_i_5_n_0,clk_rx_flt_delta1_carry_i_6_n_0,clk_rx_flt_delta1_carry_i_7_n_0,clk_rx_flt_delta1_carry_i_8_n_0}),
        .O(NLW_clk_rx_flt_delta1_carry_O_UNCONNECTED[7:0]),
        .S({clk_rx_flt_delta1_carry_i_9_n_0,clk_rx_flt_delta1_carry_i_10_n_0,clk_rx_flt_delta1_carry_i_11_n_0,clk_rx_flt_delta1_carry_i_12_n_0,clk_rx_flt_delta1_carry_i_13_n_0,clk_rx_flt_delta1_carry_i_14_n_0,clk_rx_flt_delta1_carry_i_15_n_0,clk_rx_flt_delta1_carry_i_16_n_0}));
  CARRY8 clk_rx_flt_delta1_carry__0
       (.CI(clk_rx_flt_delta1_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_clk_rx_flt_delta1_carry__0_CO_UNCONNECTED[7:1],clk_rx_flt_delta1}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,clk_rx_flt_delta1_carry__0_i_1_n_0}),
        .O(NLW_clk_rx_flt_delta1_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,clk_rx_flt_delta1_carry__0_i_2_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_delta1_carry__0_i_1
       (.I0(\clk_rx_flt_q_reg[0]_1 [16]),
        .I1(\clk_rx_flt_delta_reg[17]_0 ),
        .I2(\clk_rx_flt_delta_reg[17]_1 ),
        .I3(\clk_rx_flt_q_reg[0]_1 [17]),
        .O(clk_rx_flt_delta1_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry__0_i_2
       (.I0(\clk_rx_flt_q_reg[0]_1 [16]),
        .I1(\clk_rx_flt_delta_reg[17]_0 ),
        .I2(\clk_rx_flt_q_reg[0]_1 [17]),
        .I3(\clk_rx_flt_delta_reg[17]_1 ),
        .O(clk_rx_flt_delta1_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_delta1_carry_i_1
       (.I0(\clk_rx_flt_q_reg[0]_1 [14]),
        .I1(\clk_rx_flt_delta_reg[15]_6 ),
        .I2(\clk_rx_flt_delta_reg[15]_7 ),
        .I3(\clk_rx_flt_q_reg[0]_1 [15]),
        .O(clk_rx_flt_delta1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_10
       (.I0(\clk_rx_flt_q_reg[0]_1 [12]),
        .I1(\clk_rx_flt_delta_reg[15]_4 ),
        .I2(\clk_rx_flt_q_reg[0]_1 [13]),
        .I3(\clk_rx_flt_delta_reg[15]_5 ),
        .O(clk_rx_flt_delta1_carry_i_10_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_11
       (.I0(\clk_rx_flt_q_reg[0]_1 [10]),
        .I1(\clk_rx_flt_delta_reg[15]_2 ),
        .I2(\clk_rx_flt_q_reg[0]_1 [11]),
        .I3(\clk_rx_flt_delta_reg[15]_3 ),
        .O(clk_rx_flt_delta1_carry_i_11_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_12
       (.I0(\clk_rx_flt_q_reg[0]_1 [8]),
        .I1(\clk_rx_flt_delta_reg[15]_0 ),
        .I2(\clk_rx_flt_q_reg[0]_1 [9]),
        .I3(\clk_rx_flt_delta_reg[15]_1 ),
        .O(clk_rx_flt_delta1_carry_i_12_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_13
       (.I0(\clk_rx_flt_q_reg[0]_1 [6]),
        .I1(\clk_rx_flt_delta_reg[7]_5 ),
        .I2(\clk_rx_flt_q_reg[0]_1 [7]),
        .I3(\clk_rx_flt_delta_reg[7]_6 ),
        .O(clk_rx_flt_delta1_carry_i_13_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_14
       (.I0(\clk_rx_flt_q_reg[0]_1 [4]),
        .I1(\clk_rx_flt_delta_reg[7]_3 ),
        .I2(\clk_rx_flt_q_reg[0]_1 [5]),
        .I3(\clk_rx_flt_delta_reg[7]_4 ),
        .O(clk_rx_flt_delta1_carry_i_14_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_15
       (.I0(\clk_rx_flt_q_reg[0]_1 [2]),
        .I1(\clk_rx_flt_delta_reg[7]_2 ),
        .I2(\clk_rx_flt_q_reg[0]_1 [3]),
        .I3(\clk_rx_flt_delta_reg[7]_7 ),
        .O(clk_rx_flt_delta1_carry_i_15_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_16
       (.I0(\clk_rx_flt_q_reg[0]_1 [0]),
        .I1(\clk_rx_flt_delta_reg[7]_0 ),
        .I2(\clk_rx_flt_q_reg[0]_1 [1]),
        .I3(\clk_rx_flt_delta_reg[7]_1 ),
        .O(clk_rx_flt_delta1_carry_i_16_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_delta1_carry_i_2
       (.I0(\clk_rx_flt_q_reg[0]_1 [12]),
        .I1(\clk_rx_flt_delta_reg[15]_4 ),
        .I2(\clk_rx_flt_delta_reg[15]_5 ),
        .I3(\clk_rx_flt_q_reg[0]_1 [13]),
        .O(clk_rx_flt_delta1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_delta1_carry_i_3
       (.I0(\clk_rx_flt_q_reg[0]_1 [10]),
        .I1(\clk_rx_flt_delta_reg[15]_2 ),
        .I2(\clk_rx_flt_delta_reg[15]_3 ),
        .I3(\clk_rx_flt_q_reg[0]_1 [11]),
        .O(clk_rx_flt_delta1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_delta1_carry_i_4
       (.I0(\clk_rx_flt_q_reg[0]_1 [8]),
        .I1(\clk_rx_flt_delta_reg[15]_0 ),
        .I2(\clk_rx_flt_delta_reg[15]_1 ),
        .I3(\clk_rx_flt_q_reg[0]_1 [9]),
        .O(clk_rx_flt_delta1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_delta1_carry_i_5
       (.I0(\clk_rx_flt_q_reg[0]_1 [6]),
        .I1(\clk_rx_flt_delta_reg[7]_5 ),
        .I2(\clk_rx_flt_delta_reg[7]_6 ),
        .I3(\clk_rx_flt_q_reg[0]_1 [7]),
        .O(clk_rx_flt_delta1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_delta1_carry_i_6
       (.I0(\clk_rx_flt_q_reg[0]_1 [4]),
        .I1(\clk_rx_flt_delta_reg[7]_3 ),
        .I2(\clk_rx_flt_delta_reg[7]_4 ),
        .I3(\clk_rx_flt_q_reg[0]_1 [5]),
        .O(clk_rx_flt_delta1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_delta1_carry_i_7
       (.I0(\clk_rx_flt_q_reg[0]_1 [2]),
        .I1(\clk_rx_flt_delta_reg[7]_2 ),
        .I2(\clk_rx_flt_delta_reg[7]_7 ),
        .I3(\clk_rx_flt_q_reg[0]_1 [3]),
        .O(clk_rx_flt_delta1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_delta1_carry_i_8
       (.I0(\clk_rx_flt_q_reg[0]_1 [0]),
        .I1(\clk_rx_flt_delta_reg[7]_0 ),
        .I2(\clk_rx_flt_delta_reg[7]_1 ),
        .I3(\clk_rx_flt_q_reg[0]_1 [1]),
        .O(clk_rx_flt_delta1_carry_i_8_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_delta1_carry_i_9
       (.I0(\clk_rx_flt_q_reg[0]_1 [14]),
        .I1(\clk_rx_flt_delta_reg[15]_6 ),
        .I2(\clk_rx_flt_q_reg[0]_1 [15]),
        .I3(\clk_rx_flt_delta_reg[15]_7 ),
        .O(clk_rx_flt_delta1_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \clk_rx_flt_delta[17]_i_1 
       (.I0(\clk_rx_flt_q_reg[0]_1 [17]),
        .I1(\clk_rx_flt_q_reg[0]_1 [16]),
        .I2(\clk_rx_flt_delta[17]_i_2_n_0 ),
        .I3(\clk_rx_flt_delta[17]_i_3_n_0 ),
        .I4(\clk_rx_flt_delta[17]_i_4_n_0 ),
        .I5(\clk_rx_flt_delta[17]_i_5_n_0 ),
        .O(clk_rx_flt_delta));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_delta[17]_i_2 
       (.I0(\clk_rx_flt_q_reg[0]_1 [6]),
        .I1(\clk_rx_flt_q_reg[0]_1 [7]),
        .I2(\clk_rx_flt_q_reg[0]_1 [4]),
        .I3(\clk_rx_flt_q_reg[0]_1 [5]),
        .O(\clk_rx_flt_delta[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_delta[17]_i_3 
       (.I0(\clk_rx_flt_q_reg[0]_1 [2]),
        .I1(\clk_rx_flt_q_reg[0]_1 [3]),
        .I2(\clk_rx_flt_q_reg[0]_1 [0]),
        .I3(\clk_rx_flt_q_reg[0]_1 [1]),
        .O(\clk_rx_flt_delta[17]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_delta[17]_i_4 
       (.I0(\clk_rx_flt_q_reg[0]_1 [14]),
        .I1(\clk_rx_flt_q_reg[0]_1 [15]),
        .I2(\clk_rx_flt_q_reg[0]_1 [12]),
        .I3(\clk_rx_flt_q_reg[0]_1 [13]),
        .O(\clk_rx_flt_delta[17]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_delta[17]_i_5 
       (.I0(\clk_rx_flt_q_reg[0]_1 [10]),
        .I1(\clk_rx_flt_q_reg[0]_1 [11]),
        .I2(\clk_rx_flt_q_reg[0]_1 [8]),
        .I3(\clk_rx_flt_q_reg[0]_1 [9]),
        .O(\clk_rx_flt_delta[17]_i_5_n_0 ));
  FDSE \clk_rx_flt_delta_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[10]),
        .Q(\clk_rx_flt_delta_reg_n_0_[10] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[11]),
        .Q(\clk_rx_flt_delta_reg_n_0_[11] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[12]),
        .Q(\clk_rx_flt_delta_reg_n_0_[12] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[13]),
        .Q(\clk_rx_flt_delta_reg_n_0_[13] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[14]),
        .Q(\clk_rx_flt_delta_reg_n_0_[14] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[15]),
        .Q(\clk_rx_flt_delta_reg_n_0_[15] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[16]),
        .Q(\clk_rx_flt_delta_reg_n_0_[16] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[17]),
        .Q(\clk_rx_flt_delta_reg_n_0_[17] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[3]),
        .Q(\clk_rx_flt_delta_reg_n_0_[3] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[4]),
        .Q(\clk_rx_flt_delta_reg_n_0_[4] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[5]),
        .Q(\clk_rx_flt_delta_reg_n_0_[5] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[6]),
        .Q(\clk_rx_flt_delta_reg_n_0_[6] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[7]),
        .Q(\clk_rx_flt_delta_reg_n_0_[7] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[8]),
        .Q(\clk_rx_flt_delta_reg_n_0_[8] ),
        .S(clk_rx_flt_delta));
  FDSE \clk_rx_flt_delta_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_delta0_in[9]),
        .Q(\clk_rx_flt_delta_reg_n_0_[9] ),
        .S(clk_rx_flt_delta));
  CARRY8 clk_rx_flt_lock_cnt1_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({NLW_clk_rx_flt_lock_cnt1_carry_CO_UNCONNECTED[7:4],clk_rx_flt_lock_cnt_end,clk_rx_flt_lock_cnt1_carry_n_5,clk_rx_flt_lock_cnt1_carry_n_6,clk_rx_flt_lock_cnt1_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,clk_rx_flt_lock_cnt1_carry_i_1_n_0,clk_rx_flt_lock_cnt1_carry_i_2_n_0,clk_rx_flt_lock_cnt1_carry_i_3_n_0,clk_rx_flt_lock_cnt1_carry_i_4_n_0}),
        .O(NLW_clk_rx_flt_lock_cnt1_carry_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,clk_rx_flt_lock_cnt1_carry_i_5_n_0,clk_rx_flt_lock_cnt1_carry_i_6_n_0,clk_rx_flt_lock_cnt1_carry_i_7_n_0,clk_rx_flt_lock_cnt1_carry_i_8_n_0}));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_lock_cnt1_carry_i_1
       (.I0(clk_rx_flt_lock_cnt_reg__0[6]),
        .I1(\slv_reg_0x200_reg[12] [6]),
        .I2(\slv_reg_0x200_reg[12] [7]),
        .I3(clk_rx_flt_lock_cnt_reg__0[7]),
        .O(clk_rx_flt_lock_cnt1_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_lock_cnt1_carry_i_2
       (.I0(clk_rx_flt_lock_cnt_reg__0[4]),
        .I1(\slv_reg_0x200_reg[12] [4]),
        .I2(\slv_reg_0x200_reg[12] [5]),
        .I3(clk_rx_flt_lock_cnt_reg__0[5]),
        .O(clk_rx_flt_lock_cnt1_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_lock_cnt1_carry_i_3
       (.I0(clk_rx_flt_lock_cnt_reg__0[2]),
        .I1(\slv_reg_0x200_reg[12] [2]),
        .I2(\slv_reg_0x200_reg[12] [3]),
        .I3(clk_rx_flt_lock_cnt_reg__0[3]),
        .O(clk_rx_flt_lock_cnt1_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'h2F02)) 
    clk_rx_flt_lock_cnt1_carry_i_4
       (.I0(clk_rx_flt_lock_cnt_reg__0[0]),
        .I1(\slv_reg_0x200_reg[12] [0]),
        .I2(\slv_reg_0x200_reg[12] [1]),
        .I3(clk_rx_flt_lock_cnt_reg__0[1]),
        .O(clk_rx_flt_lock_cnt1_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_lock_cnt1_carry_i_5
       (.I0(clk_rx_flt_lock_cnt_reg__0[6]),
        .I1(\slv_reg_0x200_reg[12] [6]),
        .I2(clk_rx_flt_lock_cnt_reg__0[7]),
        .I3(\slv_reg_0x200_reg[12] [7]),
        .O(clk_rx_flt_lock_cnt1_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_lock_cnt1_carry_i_6
       (.I0(clk_rx_flt_lock_cnt_reg__0[4]),
        .I1(\slv_reg_0x200_reg[12] [4]),
        .I2(clk_rx_flt_lock_cnt_reg__0[5]),
        .I3(\slv_reg_0x200_reg[12] [5]),
        .O(clk_rx_flt_lock_cnt1_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_lock_cnt1_carry_i_7
       (.I0(clk_rx_flt_lock_cnt_reg__0[2]),
        .I1(\slv_reg_0x200_reg[12] [2]),
        .I2(clk_rx_flt_lock_cnt_reg__0[3]),
        .I3(\slv_reg_0x200_reg[12] [3]),
        .O(clk_rx_flt_lock_cnt1_carry_i_7_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    clk_rx_flt_lock_cnt1_carry_i_8
       (.I0(clk_rx_flt_lock_cnt_reg__0[0]),
        .I1(\slv_reg_0x200_reg[12] [0]),
        .I2(clk_rx_flt_lock_cnt_reg__0[1]),
        .I3(\slv_reg_0x200_reg[12] [1]),
        .O(clk_rx_flt_lock_cnt1_carry_i_8_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \clk_rx_flt_lock_cnt[0]_i_1 
       (.I0(clk_rx_flt_lock_cnt_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_lock_cnt[1]_i_1 
       (.I0(clk_rx_flt_lock_cnt_reg__0[0]),
        .I1(clk_rx_flt_lock_cnt_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair378" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clk_rx_flt_lock_cnt[2]_i_1 
       (.I0(clk_rx_flt_lock_cnt_reg__0[0]),
        .I1(clk_rx_flt_lock_cnt_reg__0[1]),
        .I2(clk_rx_flt_lock_cnt_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \clk_rx_flt_lock_cnt[3]_i_1 
       (.I0(clk_rx_flt_lock_cnt_reg__0[1]),
        .I1(clk_rx_flt_lock_cnt_reg__0[0]),
        .I2(clk_rx_flt_lock_cnt_reg__0[2]),
        .I3(clk_rx_flt_lock_cnt_reg__0[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair374" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \clk_rx_flt_lock_cnt[4]_i_1 
       (.I0(clk_rx_flt_lock_cnt_reg__0[2]),
        .I1(clk_rx_flt_lock_cnt_reg__0[0]),
        .I2(clk_rx_flt_lock_cnt_reg__0[1]),
        .I3(clk_rx_flt_lock_cnt_reg__0[3]),
        .I4(clk_rx_flt_lock_cnt_reg__0[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \clk_rx_flt_lock_cnt[5]_i_1 
       (.I0(clk_rx_flt_lock_cnt_reg__0[3]),
        .I1(clk_rx_flt_lock_cnt_reg__0[1]),
        .I2(clk_rx_flt_lock_cnt_reg__0[0]),
        .I3(clk_rx_flt_lock_cnt_reg__0[2]),
        .I4(clk_rx_flt_lock_cnt_reg__0[4]),
        .I5(clk_rx_flt_lock_cnt_reg__0[5]),
        .O(p_0_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_lock_cnt[6]_i_1 
       (.I0(\clk_rx_flt_lock_cnt[7]_i_5_n_0 ),
        .I1(clk_rx_flt_lock_cnt_reg__0[6]),
        .O(p_0_in[6]));
  LUT4 #(
    .INIT(16'hF4FF)) 
    \clk_rx_flt_lock_cnt[7]_i_1 
       (.I0(\clk_rx_flt_lock_cnt[7]_i_4_n_0 ),
        .I1(\clk_dru_freq_reg[11]_0 ),
        .I2(\slv_reg_0x2C_reg[1] ),
        .I3(i_reg_clkdet_run),
        .O(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clk_rx_flt_lock_cnt[7]_i_2 
       (.I0(\clk_dru_freq_reg[11]_0 ),
        .I1(clk_rx_flt_lock_cnt_end),
        .O(clk_rx_flt_lock_cnt));
  (* SOFT_HLUTNM = "soft_lutpair377" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \clk_rx_flt_lock_cnt[7]_i_3 
       (.I0(\clk_rx_flt_lock_cnt[7]_i_5_n_0 ),
        .I1(clk_rx_flt_lock_cnt_reg__0[6]),
        .I2(clk_rx_flt_lock_cnt_reg__0[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \clk_rx_flt_lock_cnt[7]_i_4 
       (.I0(\clk_rx_flt_lock_cnt[7]_i_6_n_0 ),
        .I1(\clk_rx_flt_delta_reg_n_0_[16] ),
        .I2(\clk_rx_flt_delta_reg_n_0_[15] ),
        .I3(\clk_rx_flt_delta_reg_n_0_[17] ),
        .I4(\clk_rx_flt_lock_cnt[7]_i_7_n_0 ),
        .I5(\clk_rx_flt_lock_cnt[7]_i_8_n_0 ),
        .O(\clk_rx_flt_lock_cnt[7]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \clk_rx_flt_lock_cnt[7]_i_5 
       (.I0(clk_rx_flt_lock_cnt_reg__0[5]),
        .I1(clk_rx_flt_lock_cnt_reg__0[3]),
        .I2(clk_rx_flt_lock_cnt_reg__0[1]),
        .I3(clk_rx_flt_lock_cnt_reg__0[0]),
        .I4(clk_rx_flt_lock_cnt_reg__0[2]),
        .I5(clk_rx_flt_lock_cnt_reg__0[4]),
        .O(\clk_rx_flt_lock_cnt[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_lock_cnt[7]_i_6 
       (.I0(\clk_rx_flt_delta_reg_n_0_[13] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[14] ),
        .I2(\clk_rx_flt_delta_reg_n_0_[11] ),
        .I3(\clk_rx_flt_delta_reg_n_0_[12] ),
        .O(\clk_rx_flt_lock_cnt[7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_lock_cnt[7]_i_7 
       (.I0(\clk_rx_flt_delta_reg_n_0_[5] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[6] ),
        .I2(\clk_rx_flt_delta_reg_n_0_[3] ),
        .I3(\clk_rx_flt_delta_reg_n_0_[4] ),
        .O(\clk_rx_flt_lock_cnt[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_flt_lock_cnt[7]_i_8 
       (.I0(\clk_rx_flt_delta_reg_n_0_[9] ),
        .I1(\clk_rx_flt_delta_reg_n_0_[10] ),
        .I2(\clk_rx_flt_delta_reg_n_0_[7] ),
        .I3(\clk_rx_flt_delta_reg_n_0_[8] ),
        .O(\clk_rx_flt_lock_cnt[7]_i_8_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[0]),
        .Q(clk_rx_flt_lock_cnt_reg__0[0]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[1]),
        .Q(clk_rx_flt_lock_cnt_reg__0[1]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[2]),
        .Q(clk_rx_flt_lock_cnt_reg__0[2]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[3]),
        .Q(clk_rx_flt_lock_cnt_reg__0[3]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[4]),
        .Q(clk_rx_flt_lock_cnt_reg__0[4]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[5]),
        .Q(clk_rx_flt_lock_cnt_reg__0[5]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[6]),
        .Q(clk_rx_flt_lock_cnt_reg__0[6]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  FDRE \clk_rx_flt_lock_cnt_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(clk_rx_flt_lock_cnt),
        .D(p_0_in[7]),
        .Q(clk_rx_flt_lock_cnt_reg__0[7]),
        .R(\clk_rx_flt_lock_cnt[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_2 
       (.I0(clk_rx_flt_a[33]),
        .I1(p_0_in_0[15]),
        .O(\clk_rx_flt_q[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_3 
       (.I0(clk_rx_flt_a[32]),
        .I1(p_0_in_0[14]),
        .O(\clk_rx_flt_q[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_4 
       (.I0(clk_rx_flt_a[31]),
        .I1(p_0_in_0[13]),
        .O(\clk_rx_flt_q[0][15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_5 
       (.I0(clk_rx_flt_a[30]),
        .I1(p_0_in_0[12]),
        .O(\clk_rx_flt_q[0][15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_6 
       (.I0(clk_rx_flt_a[29]),
        .I1(p_0_in_0[11]),
        .O(\clk_rx_flt_q[0][15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_7 
       (.I0(clk_rx_flt_a[28]),
        .I1(p_0_in_0[10]),
        .O(\clk_rx_flt_q[0][15]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_8 
       (.I0(clk_rx_flt_a[27]),
        .I1(p_0_in_0[9]),
        .O(\clk_rx_flt_q[0][15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][15]_i_9 
       (.I0(clk_rx_flt_a[26]),
        .I1(p_0_in_0[8]),
        .O(\clk_rx_flt_q[0][15]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_2 
       (.I0(clk_rx_flt_a[25]),
        .I1(p_0_in_0[7]),
        .O(\clk_rx_flt_q[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_3 
       (.I0(clk_rx_flt_a[24]),
        .I1(p_0_in_0[6]),
        .O(\clk_rx_flt_q[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_4 
       (.I0(clk_rx_flt_a[23]),
        .I1(p_0_in_0[5]),
        .O(\clk_rx_flt_q[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_5 
       (.I0(clk_rx_flt_a[22]),
        .I1(p_0_in_0[4]),
        .O(\clk_rx_flt_q[0][7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_6 
       (.I0(clk_rx_flt_a[21]),
        .I1(p_0_in_0[3]),
        .O(\clk_rx_flt_q[0][7]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_7 
       (.I0(clk_rx_flt_a[20]),
        .I1(p_0_in_0[2]),
        .O(\clk_rx_flt_q[0][7]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_8 
       (.I0(clk_rx_flt_a[19]),
        .I1(p_0_in_0[1]),
        .O(\clk_rx_flt_q[0][7]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \clk_rx_flt_q[0][7]_i_9 
       (.I0(clk_rx_flt_a[18]),
        .I1(p_0_in_0[0]),
        .O(\clk_rx_flt_q[0][7]_i_9_n_0 ));
  FDRE \clk_rx_flt_q_reg[0][0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[0]),
        .Q(\clk_rx_flt_q_reg[0]_1 [0]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[10]),
        .Q(\clk_rx_flt_q_reg[0]_1 [10]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[11]),
        .Q(\clk_rx_flt_q_reg[0]_1 [11]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[12]),
        .Q(\clk_rx_flt_q_reg[0]_1 [12]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[13]),
        .Q(\clk_rx_flt_q_reg[0]_1 [13]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[14]),
        .Q(\clk_rx_flt_q_reg[0]_1 [14]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[15]),
        .Q(\clk_rx_flt_q_reg[0]_1 [15]),
        .R(SR));
  CARRY8 \clk_rx_flt_q_reg[0][15]_i_1 
       (.CI(\clk_rx_flt_q_reg[0][7]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_q_reg[0][15]_i_1_n_0 ,\clk_rx_flt_q_reg[0][15]_i_1_n_1 ,\clk_rx_flt_q_reg[0][15]_i_1_n_2 ,\clk_rx_flt_q_reg[0][15]_i_1_n_3 ,\NLW_clk_rx_flt_q_reg[0][15]_i_1_CO_UNCONNECTED [3],\clk_rx_flt_q_reg[0][15]_i_1_n_5 ,\clk_rx_flt_q_reg[0][15]_i_1_n_6 ,\clk_rx_flt_q_reg[0][15]_i_1_n_7 }),
        .DI(clk_rx_flt_a[33:26]),
        .O(p_2_in[15:8]),
        .S({\clk_rx_flt_q[0][15]_i_2_n_0 ,\clk_rx_flt_q[0][15]_i_3_n_0 ,\clk_rx_flt_q[0][15]_i_4_n_0 ,\clk_rx_flt_q[0][15]_i_5_n_0 ,\clk_rx_flt_q[0][15]_i_6_n_0 ,\clk_rx_flt_q[0][15]_i_7_n_0 ,\clk_rx_flt_q[0][15]_i_8_n_0 ,\clk_rx_flt_q[0][15]_i_9_n_0 }));
  FDRE \clk_rx_flt_q_reg[0][16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[16]),
        .Q(\clk_rx_flt_q_reg[0]_1 [16]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[17]),
        .Q(\clk_rx_flt_q_reg[0]_1 [17]),
        .R(SR));
  CARRY8 \clk_rx_flt_q_reg[0][17]_i_1 
       (.CI(\clk_rx_flt_q_reg[0][15]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_clk_rx_flt_q_reg[0][17]_i_1_CO_UNCONNECTED [7:1],\clk_rx_flt_q_reg[0][17]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_clk_rx_flt_q_reg[0][17]_i_1_O_UNCONNECTED [7:2],p_2_in[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_0_in_0[17:16]}));
  FDRE \clk_rx_flt_q_reg[0][1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[1]),
        .Q(\clk_rx_flt_q_reg[0]_1 [1]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[2]),
        .Q(\clk_rx_flt_q_reg[0]_1 [2]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[3]),
        .Q(\clk_rx_flt_q_reg[0]_1 [3]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[4]),
        .Q(\clk_rx_flt_q_reg[0]_1 [4]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[5]),
        .Q(\clk_rx_flt_q_reg[0]_1 [5]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[6]),
        .Q(\clk_rx_flt_q_reg[0]_1 [6]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[7]),
        .Q(\clk_rx_flt_q_reg[0]_1 [7]),
        .R(SR));
  CARRY8 \clk_rx_flt_q_reg[0][7]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\clk_rx_flt_q_reg[0][7]_i_1_n_0 ,\clk_rx_flt_q_reg[0][7]_i_1_n_1 ,\clk_rx_flt_q_reg[0][7]_i_1_n_2 ,\clk_rx_flt_q_reg[0][7]_i_1_n_3 ,\NLW_clk_rx_flt_q_reg[0][7]_i_1_CO_UNCONNECTED [3],\clk_rx_flt_q_reg[0][7]_i_1_n_5 ,\clk_rx_flt_q_reg[0][7]_i_1_n_6 ,\clk_rx_flt_q_reg[0][7]_i_1_n_7 }),
        .DI(clk_rx_flt_a[25:18]),
        .O(p_2_in[7:0]),
        .S({\clk_rx_flt_q[0][7]_i_2_n_0 ,\clk_rx_flt_q[0][7]_i_3_n_0 ,\clk_rx_flt_q[0][7]_i_4_n_0 ,\clk_rx_flt_q[0][7]_i_5_n_0 ,\clk_rx_flt_q[0][7]_i_6_n_0 ,\clk_rx_flt_q[0][7]_i_7_n_0 ,\clk_rx_flt_q[0][7]_i_8_n_0 ,\clk_rx_flt_q[0][7]_i_9_n_0 }));
  FDRE \clk_rx_flt_q_reg[0][8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[8]),
        .Q(\clk_rx_flt_q_reg[0]_1 [8]),
        .R(SR));
  FDRE \clk_rx_flt_q_reg[0][9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(p_2_in[9]),
        .Q(\clk_rx_flt_q_reg[0]_1 [9]),
        .R(SR));
  FDRE clk_rx_freq_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(RX_FREQ_LOCK_EDGE_INST_n_0),
        .Q(clkdet_rx_freq_event_updated_q_reg),
        .R(1'b0));
  FDRE clk_rx_freq_lock_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_flt_lock_cnt_end),
        .Q(clk_rx_freq_lock),
        .R(1'b0));
  FDRE \clk_rx_freq_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [0]),
        .Q(\clk_rx_flt_delta_reg[7]_0 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [1]),
        .Q(\clk_rx_flt_delta_reg[7]_1 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [2]),
        .Q(\clk_rx_flt_delta_reg[7]_2 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [3]),
        .Q(\clk_rx_flt_delta_reg[7]_7 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [4]),
        .Q(\clk_rx_flt_delta_reg[7]_3 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [5]),
        .Q(\clk_rx_flt_delta_reg[7]_4 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [6]),
        .Q(\clk_rx_flt_delta_reg[7]_5 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [7]),
        .Q(\clk_rx_flt_delta_reg[7]_6 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [8]),
        .Q(\clk_rx_flt_delta_reg[15]_0 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [9]),
        .Q(\clk_rx_flt_delta_reg[15]_1 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [10]),
        .Q(\clk_rx_flt_delta_reg[15]_2 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [11]),
        .Q(\clk_rx_flt_delta_reg[15]_3 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [12]),
        .Q(\clk_rx_flt_delta_reg[15]_4 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [13]),
        .Q(\clk_rx_flt_delta_reg[15]_5 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [14]),
        .Q(\clk_rx_flt_delta_reg[15]_6 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [15]),
        .Q(\clk_rx_flt_delta_reg[15]_7 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [16]),
        .Q(\clk_rx_flt_delta_reg[17]_0 ),
        .R(SR));
  FDRE \clk_rx_freq_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(\clk_rx_flt_q_reg[0]_1 [17]),
        .Q(\clk_rx_flt_delta_reg[17]_1 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clk_rx_freq_rst_i_1
       (.I0(clk_freq_rst_reg_n_0),
        .I1(i_reg_clkdet_rx_freq_rst_reg),
        .O(clk_rx_freq_rst0));
  FDRE clk_rx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_rst0),
        .Q(clk_rx_freq_rst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk_rx_freq_run_i_1
       (.I0(clk_freq_run_reg_n_0),
        .I1(i_reg_clkdet_rx_freq_rst_reg),
        .O(clk_rx_freq_run0));
  FDRE clk_rx_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_run0),
        .Q(clk_rx_freq_run),
        .R(1'b0));
  CARRY8 clk_rx_tmr0_carry
       (.CI(\clk_rx_tmr_reg[0]_0 ),
        .CI_TOP(1'b0),
        .CO({clk_rx_tmr0_carry_n_0,clk_rx_tmr0_carry_n_1,clk_rx_tmr0_carry_n_2,clk_rx_tmr0_carry_n_3,NLW_clk_rx_tmr0_carry_CO_UNCONNECTED[3],clk_rx_tmr0_carry_n_5,clk_rx_tmr0_carry_n_6,clk_rx_tmr0_carry_n_7}),
        .DI({\clk_rx_tmr_reg_n_0_[8] ,\clk_rx_tmr_reg_n_0_[7] ,\clk_rx_tmr_reg_n_0_[6] ,\clk_rx_tmr_reg_n_0_[5] ,\clk_rx_tmr_reg_n_0_[4] ,\clk_rx_tmr_reg_n_0_[3] ,\clk_rx_tmr_reg_n_0_[2] ,\clk_rx_tmr_reg_n_0_[1] }),
        .O(clk_rx_tmr0[7:0]),
        .S({clk_rx_tmr0_carry_i_1_n_0,clk_rx_tmr0_carry_i_2_n_0,clk_rx_tmr0_carry_i_3_n_0,clk_rx_tmr0_carry_i_4_n_0,clk_rx_tmr0_carry_i_5_n_0,clk_rx_tmr0_carry_i_6_n_0,clk_rx_tmr0_carry_i_7_n_0,clk_rx_tmr0_carry_i_8_n_0}));
  CARRY8 clk_rx_tmr0_carry__0
       (.CI(clk_rx_tmr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({clk_rx_tmr0_carry__0_n_0,clk_rx_tmr0_carry__0_n_1,clk_rx_tmr0_carry__0_n_2,clk_rx_tmr0_carry__0_n_3,NLW_clk_rx_tmr0_carry__0_CO_UNCONNECTED[3],clk_rx_tmr0_carry__0_n_5,clk_rx_tmr0_carry__0_n_6,clk_rx_tmr0_carry__0_n_7}),
        .DI({\clk_rx_tmr_reg_n_0_[16] ,\clk_rx_tmr_reg_n_0_[15] ,\clk_rx_tmr_reg_n_0_[14] ,\clk_rx_tmr_reg_n_0_[13] ,\clk_rx_tmr_reg_n_0_[12] ,\clk_rx_tmr_reg_n_0_[11] ,\clk_rx_tmr_reg_n_0_[10] ,\clk_rx_tmr_reg_n_0_[9] }),
        .O(clk_rx_tmr0[15:8]),
        .S({clk_rx_tmr0_carry__0_i_1_n_0,clk_rx_tmr0_carry__0_i_2_n_0,clk_rx_tmr0_carry__0_i_3_n_0,clk_rx_tmr0_carry__0_i_4_n_0,clk_rx_tmr0_carry__0_i_5_n_0,clk_rx_tmr0_carry__0_i_6_n_0,clk_rx_tmr0_carry__0_i_7_n_0,clk_rx_tmr0_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_1
       (.I0(\clk_rx_tmr_reg_n_0_[16] ),
        .O(clk_rx_tmr0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_2
       (.I0(\clk_rx_tmr_reg_n_0_[15] ),
        .O(clk_rx_tmr0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_3
       (.I0(\clk_rx_tmr_reg_n_0_[14] ),
        .O(clk_rx_tmr0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_4
       (.I0(\clk_rx_tmr_reg_n_0_[13] ),
        .O(clk_rx_tmr0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_5
       (.I0(\clk_rx_tmr_reg_n_0_[12] ),
        .O(clk_rx_tmr0_carry__0_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_6
       (.I0(\clk_rx_tmr_reg_n_0_[11] ),
        .O(clk_rx_tmr0_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_7
       (.I0(\clk_rx_tmr_reg_n_0_[10] ),
        .O(clk_rx_tmr0_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__0_i_8
       (.I0(\clk_rx_tmr_reg_n_0_[9] ),
        .O(clk_rx_tmr0_carry__0_i_8_n_0));
  CARRY8 clk_rx_tmr0_carry__1
       (.CI(clk_rx_tmr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({clk_rx_tmr0_carry__1_n_0,clk_rx_tmr0_carry__1_n_1,clk_rx_tmr0_carry__1_n_2,clk_rx_tmr0_carry__1_n_3,NLW_clk_rx_tmr0_carry__1_CO_UNCONNECTED[3],clk_rx_tmr0_carry__1_n_5,clk_rx_tmr0_carry__1_n_6,clk_rx_tmr0_carry__1_n_7}),
        .DI({\clk_rx_tmr_reg_n_0_[24] ,\clk_rx_tmr_reg_n_0_[23] ,\clk_rx_tmr_reg_n_0_[22] ,\clk_rx_tmr_reg_n_0_[21] ,\clk_rx_tmr_reg_n_0_[20] ,\clk_rx_tmr_reg_n_0_[19] ,\clk_rx_tmr_reg_n_0_[18] ,\clk_rx_tmr_reg_n_0_[17] }),
        .O(clk_rx_tmr0[23:16]),
        .S({clk_rx_tmr0_carry__1_i_1_n_0,clk_rx_tmr0_carry__1_i_2_n_0,clk_rx_tmr0_carry__1_i_3_n_0,clk_rx_tmr0_carry__1_i_4_n_0,clk_rx_tmr0_carry__1_i_5_n_0,clk_rx_tmr0_carry__1_i_6_n_0,clk_rx_tmr0_carry__1_i_7_n_0,clk_rx_tmr0_carry__1_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_1
       (.I0(\clk_rx_tmr_reg_n_0_[24] ),
        .O(clk_rx_tmr0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_2
       (.I0(\clk_rx_tmr_reg_n_0_[23] ),
        .O(clk_rx_tmr0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_3
       (.I0(\clk_rx_tmr_reg_n_0_[22] ),
        .O(clk_rx_tmr0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_4
       (.I0(\clk_rx_tmr_reg_n_0_[21] ),
        .O(clk_rx_tmr0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_5
       (.I0(\clk_rx_tmr_reg_n_0_[20] ),
        .O(clk_rx_tmr0_carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_6
       (.I0(\clk_rx_tmr_reg_n_0_[19] ),
        .O(clk_rx_tmr0_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_7
       (.I0(\clk_rx_tmr_reg_n_0_[18] ),
        .O(clk_rx_tmr0_carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__1_i_8
       (.I0(\clk_rx_tmr_reg_n_0_[17] ),
        .O(clk_rx_tmr0_carry__1_i_8_n_0));
  CARRY8 clk_rx_tmr0_carry__2
       (.CI(clk_rx_tmr0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_clk_rx_tmr0_carry__2_CO_UNCONNECTED[7:6],clk_rx_tmr0_carry__2_n_2,clk_rx_tmr0_carry__2_n_3,NLW_clk_rx_tmr0_carry__2_CO_UNCONNECTED[3],clk_rx_tmr0_carry__2_n_5,clk_rx_tmr0_carry__2_n_6,clk_rx_tmr0_carry__2_n_7}),
        .DI({1'b0,1'b0,\clk_rx_tmr_reg_n_0_[30] ,\clk_rx_tmr_reg_n_0_[29] ,\clk_rx_tmr_reg_n_0_[28] ,\clk_rx_tmr_reg_n_0_[27] ,\clk_rx_tmr_reg_n_0_[26] ,\clk_rx_tmr_reg_n_0_[25] }),
        .O({NLW_clk_rx_tmr0_carry__2_O_UNCONNECTED[7],clk_rx_tmr0[30:24]}),
        .S({1'b0,clk_rx_tmr0_carry__2_i_1_n_0,clk_rx_tmr0_carry__2_i_2_n_0,clk_rx_tmr0_carry__2_i_3_n_0,clk_rx_tmr0_carry__2_i_4_n_0,clk_rx_tmr0_carry__2_i_5_n_0,clk_rx_tmr0_carry__2_i_6_n_0,clk_rx_tmr0_carry__2_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_1
       (.I0(\clk_rx_tmr_reg_n_0_[31] ),
        .O(clk_rx_tmr0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_2
       (.I0(\clk_rx_tmr_reg_n_0_[30] ),
        .O(clk_rx_tmr0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_3
       (.I0(\clk_rx_tmr_reg_n_0_[29] ),
        .O(clk_rx_tmr0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_4
       (.I0(\clk_rx_tmr_reg_n_0_[28] ),
        .O(clk_rx_tmr0_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_5
       (.I0(\clk_rx_tmr_reg_n_0_[27] ),
        .O(clk_rx_tmr0_carry__2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_6
       (.I0(\clk_rx_tmr_reg_n_0_[26] ),
        .O(clk_rx_tmr0_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry__2_i_7
       (.I0(\clk_rx_tmr_reg_n_0_[25] ),
        .O(clk_rx_tmr0_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_1
       (.I0(\clk_rx_tmr_reg_n_0_[8] ),
        .O(clk_rx_tmr0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_2
       (.I0(\clk_rx_tmr_reg_n_0_[7] ),
        .O(clk_rx_tmr0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_3
       (.I0(\clk_rx_tmr_reg_n_0_[6] ),
        .O(clk_rx_tmr0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_4
       (.I0(\clk_rx_tmr_reg_n_0_[5] ),
        .O(clk_rx_tmr0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_5
       (.I0(\clk_rx_tmr_reg_n_0_[4] ),
        .O(clk_rx_tmr0_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_6
       (.I0(\clk_rx_tmr_reg_n_0_[3] ),
        .O(clk_rx_tmr0_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_7
       (.I0(\clk_rx_tmr_reg_n_0_[2] ),
        .O(clk_rx_tmr0_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_rx_tmr0_carry_i_8
       (.I0(\clk_rx_tmr_reg_n_0_[1] ),
        .O(clk_rx_tmr0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \clk_rx_tmr[31]_i_2 
       (.I0(RX_TMR_END_EDGE_INST_n_0),
        .I1(RX_TMR_END_EDGE_INST_n_1),
        .I2(RX_TMR_END_EDGE_INST_n_2),
        .I3(RX_TMR_END_EDGE_INST_n_3),
        .I4(i_reg_clkdet_rx_tmr_ld_reg),
        .I5(i_reg_clkdet_run),
        .O(\clk_rx_tmr[31]_i_2_n_0 ));
  FDRE clk_rx_tmr_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_tmr_evt_reg_0),
        .Q(clkdet_rx_timer_event_updated_q_reg),
        .R(1'b0));
  FDRE \clk_rx_tmr_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[0]),
        .Q(\clk_rx_tmr_reg[0]_0 ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[10]),
        .Q(\clk_rx_tmr_reg_n_0_[10] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[11]),
        .Q(\clk_rx_tmr_reg_n_0_[11] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[12]),
        .Q(\clk_rx_tmr_reg_n_0_[12] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[13]),
        .Q(\clk_rx_tmr_reg_n_0_[13] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[14]),
        .Q(\clk_rx_tmr_reg_n_0_[14] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[15]),
        .Q(\clk_rx_tmr_reg_n_0_[15] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[16]),
        .Q(\clk_rx_tmr_reg_n_0_[16] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[17]),
        .Q(\clk_rx_tmr_reg_n_0_[17] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[18]),
        .Q(\clk_rx_tmr_reg_n_0_[18] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[19]),
        .Q(\clk_rx_tmr_reg_n_0_[19] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[1]),
        .Q(\clk_rx_tmr_reg_n_0_[1] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[20]),
        .Q(\clk_rx_tmr_reg_n_0_[20] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[21]),
        .Q(\clk_rx_tmr_reg_n_0_[21] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[22]),
        .Q(\clk_rx_tmr_reg_n_0_[22] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[23]),
        .Q(\clk_rx_tmr_reg_n_0_[23] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[24]),
        .Q(\clk_rx_tmr_reg_n_0_[24] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[25]),
        .Q(\clk_rx_tmr_reg_n_0_[25] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[26]),
        .Q(\clk_rx_tmr_reg_n_0_[26] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[27]),
        .Q(\clk_rx_tmr_reg_n_0_[27] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[28]),
        .Q(\clk_rx_tmr_reg_n_0_[28] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[29]),
        .Q(\clk_rx_tmr_reg_n_0_[29] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[2]),
        .Q(\clk_rx_tmr_reg_n_0_[2] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[30]),
        .Q(\clk_rx_tmr_reg_n_0_[30] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[31]),
        .Q(\clk_rx_tmr_reg_n_0_[31] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[3]),
        .Q(\clk_rx_tmr_reg_n_0_[3] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[4]),
        .Q(\clk_rx_tmr_reg_n_0_[4] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[5]),
        .Q(\clk_rx_tmr_reg_n_0_[5] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[6]),
        .Q(\clk_rx_tmr_reg_n_0_[6] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[7]),
        .Q(\clk_rx_tmr_reg_n_0_[7] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[8]),
        .Q(\clk_rx_tmr_reg_n_0_[8] ),
        .R(i_reg_clkdet_run_reg_1));
  FDRE \clk_rx_tmr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_rx_tmr[31]_i_2_n_0 ),
        .D(i_reg_clkdet_run_reg_2[9]),
        .Q(\clk_rx_tmr_reg_n_0_[9] ),
        .R(i_reg_clkdet_run_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h003D)) 
    \clk_sm_cur[0]_i_1 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[2]),
        .O(\clk_sm_cur[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair375" *) 
  LUT4 #(
    .INIT(16'h006A)) 
    \clk_sm_cur[1]_i_1 
       (.I0(clk_sm_cur[1]),
        .I1(clk_cnt_end__30),
        .I2(clk_sm_cur[0]),
        .I3(clk_sm_cur[2]),
        .O(\clk_sm_cur[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_sm_cur[2]_i_10 
       (.I0(clk_cnt_reg[2]),
        .I1(clk_cnt_reg[3]),
        .I2(clk_cnt_reg[0]),
        .I3(clk_cnt_reg[1]),
        .O(\clk_sm_cur[2]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_sm_cur[2]_i_11 
       (.I0(clk_cnt_reg[10]),
        .I1(clk_cnt_reg[11]),
        .I2(clk_cnt_reg[8]),
        .I3(clk_cnt_reg[9]),
        .O(\clk_sm_cur[2]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair376" *) 
  LUT4 #(
    .INIT(16'h2004)) 
    \clk_sm_cur[2]_i_2 
       (.I0(clk_sm_cur[1]),
        .I1(clk_sm_cur[2]),
        .I2(clk_sm_cur[0]),
        .I3(clk_cnt_end__30),
        .O(\clk_sm_cur[2]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \clk_sm_cur[2]_i_3 
       (.I0(\clk_sm_cur[2]_i_4_n_0 ),
        .I1(\clk_sm_cur[2]_i_5_n_0 ),
        .I2(\clk_sm_cur[2]_i_6_n_0 ),
        .I3(\clk_sm_cur[2]_i_7_n_0 ),
        .O(clk_cnt_end__30));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_sm_cur[2]_i_4 
       (.I0(clk_cnt_reg[21]),
        .I1(clk_cnt_reg[20]),
        .I2(clk_cnt_reg[23]),
        .I3(clk_cnt_reg[22]),
        .I4(\clk_sm_cur[2]_i_8_n_0 ),
        .O(\clk_sm_cur[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_sm_cur[2]_i_5 
       (.I0(clk_cnt_reg[29]),
        .I1(clk_cnt_reg[28]),
        .I2(clk_cnt_reg[30]),
        .I3(clk_cnt_reg[31]),
        .I4(\clk_sm_cur[2]_i_9_n_0 ),
        .O(\clk_sm_cur[2]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_sm_cur[2]_i_6 
       (.I0(clk_cnt_reg[5]),
        .I1(clk_cnt_reg[4]),
        .I2(clk_cnt_reg[7]),
        .I3(clk_cnt_reg[6]),
        .I4(\clk_sm_cur[2]_i_10_n_0 ),
        .O(\clk_sm_cur[2]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_sm_cur[2]_i_7 
       (.I0(clk_cnt_reg[13]),
        .I1(clk_cnt_reg[12]),
        .I2(clk_cnt_reg[15]),
        .I3(clk_cnt_reg[14]),
        .I4(\clk_sm_cur[2]_i_11_n_0 ),
        .O(\clk_sm_cur[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_sm_cur[2]_i_8 
       (.I0(clk_cnt_reg[18]),
        .I1(clk_cnt_reg[19]),
        .I2(clk_cnt_reg[16]),
        .I3(clk_cnt_reg[17]),
        .O(\clk_sm_cur[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_sm_cur[2]_i_9 
       (.I0(clk_cnt_reg[26]),
        .I1(clk_cnt_reg[27]),
        .I2(clk_cnt_reg[24]),
        .I3(clk_cnt_reg[25]),
        .O(\clk_sm_cur[2]_i_9_n_0 ));
  FDRE \clk_sm_cur_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\clk_sm_cur[0]_i_1_n_0 ),
        .Q(clk_sm_cur[0]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_sm_cur_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\clk_sm_cur[1]_i_1_n_0 ),
        .Q(clk_sm_cur[1]),
        .R(i_reg_clkdet_run_reg));
  FDRE \clk_sm_cur_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\clk_sm_cur[2]_i_2_n_0 ),
        .Q(clk_sm_cur[2]),
        .R(i_reg_clkdet_run_reg));
  FDRE clk_tx_freq_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(TX_FREQ_LOCK_EDGE_INST_n_0),
        .Q(clkdet_tx_freq_event_updated_q_reg),
        .R(1'b0));
  FDRE clk_tx_freq_lock_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\slv_reg_0x2C_reg[0] ),
        .Q(clk_a_del_reg),
        .R(1'b0));
  FDRE \clk_tx_freq_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_17),
        .Q(clk_tx_freq[0]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_16),
        .Q(clk_tx_freq[1]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_15),
        .Q(clk_tx_freq[2]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_14),
        .Q(clk_tx_freq[3]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_13),
        .Q(clk_tx_freq[4]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_12),
        .Q(clk_tx_freq[5]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_11),
        .Q(clk_tx_freq[6]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_10),
        .Q(clk_tx_freq[7]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_9),
        .Q(clk_tx_freq[8]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_8),
        .Q(clk_tx_freq[9]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_7),
        .Q(clk_tx_freq[10]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_6),
        .Q(clk_tx_freq[11]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_5),
        .Q(clk_tx_freq[12]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_4),
        .Q(clk_tx_freq[13]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_3),
        .Q(clk_tx_freq[14]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_2),
        .Q(clk_tx_freq[15]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_1),
        .Q(clk_tx_freq[16]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  FDRE \clk_tx_freq_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_dru_freq_reg[11]_0 ),
        .D(TXCLK_FREQ_CAP_INST_n_0),
        .Q(clk_tx_freq[17]),
        .R(\slv_reg_0x2C_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair380" *) 
  LUT2 #(
    .INIT(4'hE)) 
    clk_tx_freq_rst_i_1
       (.I0(clk_freq_rst_reg_n_0),
        .I1(i_reg_clkdet_tx_freq_rst_reg),
        .O(clk_tx_freq_rst0));
  FDRE clk_tx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_rst0),
        .Q(clk_tx_freq_rst),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair379" *) 
  LUT2 #(
    .INIT(4'h2)) 
    clk_tx_freq_run_i_1
       (.I0(clk_freq_run_reg_n_0),
        .I1(i_reg_clkdet_tx_freq_rst_reg),
        .O(clk_tx_freq_run0));
  FDRE clk_tx_freq_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_run0),
        .Q(clk_tx_freq_run),
        .R(1'b0));
  CARRY8 clk_tx_tmr0_carry
       (.CI(Q),
        .CI_TOP(1'b0),
        .CO({clk_tx_tmr0_carry_n_0,clk_tx_tmr0_carry_n_1,clk_tx_tmr0_carry_n_2,clk_tx_tmr0_carry_n_3,NLW_clk_tx_tmr0_carry_CO_UNCONNECTED[3],clk_tx_tmr0_carry_n_5,clk_tx_tmr0_carry_n_6,clk_tx_tmr0_carry_n_7}),
        .DI({\clk_tx_tmr_reg_n_0_[8] ,\clk_tx_tmr_reg_n_0_[7] ,\clk_tx_tmr_reg_n_0_[6] ,\clk_tx_tmr_reg_n_0_[5] ,\clk_tx_tmr_reg_n_0_[4] ,\clk_tx_tmr_reg_n_0_[3] ,\clk_tx_tmr_reg_n_0_[2] ,\clk_tx_tmr_reg_n_0_[1] }),
        .O(clk_tx_tmr0[7:0]),
        .S({clk_tx_tmr0_carry_i_1_n_0,clk_tx_tmr0_carry_i_2_n_0,clk_tx_tmr0_carry_i_3_n_0,clk_tx_tmr0_carry_i_4_n_0,clk_tx_tmr0_carry_i_5_n_0,clk_tx_tmr0_carry_i_6_n_0,clk_tx_tmr0_carry_i_7_n_0,clk_tx_tmr0_carry_i_8_n_0}));
  CARRY8 clk_tx_tmr0_carry__0
       (.CI(clk_tx_tmr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({clk_tx_tmr0_carry__0_n_0,clk_tx_tmr0_carry__0_n_1,clk_tx_tmr0_carry__0_n_2,clk_tx_tmr0_carry__0_n_3,NLW_clk_tx_tmr0_carry__0_CO_UNCONNECTED[3],clk_tx_tmr0_carry__0_n_5,clk_tx_tmr0_carry__0_n_6,clk_tx_tmr0_carry__0_n_7}),
        .DI({\clk_tx_tmr_reg_n_0_[16] ,\clk_tx_tmr_reg_n_0_[15] ,\clk_tx_tmr_reg_n_0_[14] ,\clk_tx_tmr_reg_n_0_[13] ,\clk_tx_tmr_reg_n_0_[12] ,\clk_tx_tmr_reg_n_0_[11] ,\clk_tx_tmr_reg_n_0_[10] ,\clk_tx_tmr_reg_n_0_[9] }),
        .O(clk_tx_tmr0[15:8]),
        .S({clk_tx_tmr0_carry__0_i_1_n_0,clk_tx_tmr0_carry__0_i_2_n_0,clk_tx_tmr0_carry__0_i_3_n_0,clk_tx_tmr0_carry__0_i_4_n_0,clk_tx_tmr0_carry__0_i_5_n_0,clk_tx_tmr0_carry__0_i_6_n_0,clk_tx_tmr0_carry__0_i_7_n_0,clk_tx_tmr0_carry__0_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_1
       (.I0(\clk_tx_tmr_reg_n_0_[16] ),
        .O(clk_tx_tmr0_carry__0_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_2
       (.I0(\clk_tx_tmr_reg_n_0_[15] ),
        .O(clk_tx_tmr0_carry__0_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_3
       (.I0(\clk_tx_tmr_reg_n_0_[14] ),
        .O(clk_tx_tmr0_carry__0_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_4
       (.I0(\clk_tx_tmr_reg_n_0_[13] ),
        .O(clk_tx_tmr0_carry__0_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_5
       (.I0(\clk_tx_tmr_reg_n_0_[12] ),
        .O(clk_tx_tmr0_carry__0_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_6
       (.I0(\clk_tx_tmr_reg_n_0_[11] ),
        .O(clk_tx_tmr0_carry__0_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_7
       (.I0(\clk_tx_tmr_reg_n_0_[10] ),
        .O(clk_tx_tmr0_carry__0_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__0_i_8
       (.I0(\clk_tx_tmr_reg_n_0_[9] ),
        .O(clk_tx_tmr0_carry__0_i_8_n_0));
  CARRY8 clk_tx_tmr0_carry__1
       (.CI(clk_tx_tmr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({clk_tx_tmr0_carry__1_n_0,clk_tx_tmr0_carry__1_n_1,clk_tx_tmr0_carry__1_n_2,clk_tx_tmr0_carry__1_n_3,NLW_clk_tx_tmr0_carry__1_CO_UNCONNECTED[3],clk_tx_tmr0_carry__1_n_5,clk_tx_tmr0_carry__1_n_6,clk_tx_tmr0_carry__1_n_7}),
        .DI({\clk_tx_tmr_reg_n_0_[24] ,\clk_tx_tmr_reg_n_0_[23] ,\clk_tx_tmr_reg_n_0_[22] ,\clk_tx_tmr_reg_n_0_[21] ,\clk_tx_tmr_reg_n_0_[20] ,\clk_tx_tmr_reg_n_0_[19] ,\clk_tx_tmr_reg_n_0_[18] ,\clk_tx_tmr_reg_n_0_[17] }),
        .O(clk_tx_tmr0[23:16]),
        .S({clk_tx_tmr0_carry__1_i_1_n_0,clk_tx_tmr0_carry__1_i_2_n_0,clk_tx_tmr0_carry__1_i_3_n_0,clk_tx_tmr0_carry__1_i_4_n_0,clk_tx_tmr0_carry__1_i_5_n_0,clk_tx_tmr0_carry__1_i_6_n_0,clk_tx_tmr0_carry__1_i_7_n_0,clk_tx_tmr0_carry__1_i_8_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_1
       (.I0(\clk_tx_tmr_reg_n_0_[24] ),
        .O(clk_tx_tmr0_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_2
       (.I0(\clk_tx_tmr_reg_n_0_[23] ),
        .O(clk_tx_tmr0_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_3
       (.I0(\clk_tx_tmr_reg_n_0_[22] ),
        .O(clk_tx_tmr0_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_4
       (.I0(\clk_tx_tmr_reg_n_0_[21] ),
        .O(clk_tx_tmr0_carry__1_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_5
       (.I0(\clk_tx_tmr_reg_n_0_[20] ),
        .O(clk_tx_tmr0_carry__1_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_6
       (.I0(\clk_tx_tmr_reg_n_0_[19] ),
        .O(clk_tx_tmr0_carry__1_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_7
       (.I0(\clk_tx_tmr_reg_n_0_[18] ),
        .O(clk_tx_tmr0_carry__1_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__1_i_8
       (.I0(\clk_tx_tmr_reg_n_0_[17] ),
        .O(clk_tx_tmr0_carry__1_i_8_n_0));
  CARRY8 clk_tx_tmr0_carry__2
       (.CI(clk_tx_tmr0_carry__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_clk_tx_tmr0_carry__2_CO_UNCONNECTED[7:6],clk_tx_tmr0_carry__2_n_2,clk_tx_tmr0_carry__2_n_3,NLW_clk_tx_tmr0_carry__2_CO_UNCONNECTED[3],clk_tx_tmr0_carry__2_n_5,clk_tx_tmr0_carry__2_n_6,clk_tx_tmr0_carry__2_n_7}),
        .DI({1'b0,1'b0,\clk_tx_tmr_reg_n_0_[30] ,\clk_tx_tmr_reg_n_0_[29] ,\clk_tx_tmr_reg_n_0_[28] ,\clk_tx_tmr_reg_n_0_[27] ,\clk_tx_tmr_reg_n_0_[26] ,\clk_tx_tmr_reg_n_0_[25] }),
        .O({NLW_clk_tx_tmr0_carry__2_O_UNCONNECTED[7],clk_tx_tmr0[30:24]}),
        .S({1'b0,clk_tx_tmr0_carry__2_i_1_n_0,clk_tx_tmr0_carry__2_i_2_n_0,clk_tx_tmr0_carry__2_i_3_n_0,clk_tx_tmr0_carry__2_i_4_n_0,clk_tx_tmr0_carry__2_i_5_n_0,clk_tx_tmr0_carry__2_i_6_n_0,clk_tx_tmr0_carry__2_i_7_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_1
       (.I0(\clk_tx_tmr_reg_n_0_[31] ),
        .O(clk_tx_tmr0_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_2
       (.I0(\clk_tx_tmr_reg_n_0_[30] ),
        .O(clk_tx_tmr0_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_3
       (.I0(\clk_tx_tmr_reg_n_0_[29] ),
        .O(clk_tx_tmr0_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_4
       (.I0(\clk_tx_tmr_reg_n_0_[28] ),
        .O(clk_tx_tmr0_carry__2_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_5
       (.I0(\clk_tx_tmr_reg_n_0_[27] ),
        .O(clk_tx_tmr0_carry__2_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_6
       (.I0(\clk_tx_tmr_reg_n_0_[26] ),
        .O(clk_tx_tmr0_carry__2_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry__2_i_7
       (.I0(\clk_tx_tmr_reg_n_0_[25] ),
        .O(clk_tx_tmr0_carry__2_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_1
       (.I0(\clk_tx_tmr_reg_n_0_[8] ),
        .O(clk_tx_tmr0_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_2
       (.I0(\clk_tx_tmr_reg_n_0_[7] ),
        .O(clk_tx_tmr0_carry_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_3
       (.I0(\clk_tx_tmr_reg_n_0_[6] ),
        .O(clk_tx_tmr0_carry_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_4
       (.I0(\clk_tx_tmr_reg_n_0_[5] ),
        .O(clk_tx_tmr0_carry_i_4_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_5
       (.I0(\clk_tx_tmr_reg_n_0_[4] ),
        .O(clk_tx_tmr0_carry_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_6
       (.I0(\clk_tx_tmr_reg_n_0_[3] ),
        .O(clk_tx_tmr0_carry_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_7
       (.I0(\clk_tx_tmr_reg_n_0_[2] ),
        .O(clk_tx_tmr0_carry_i_7_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    clk_tx_tmr0_carry_i_8
       (.I0(\clk_tx_tmr_reg_n_0_[1] ),
        .O(clk_tx_tmr0_carry_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \clk_tx_tmr[31]_i_2 
       (.I0(TX_TMR_END_EDGE_INST_n_0),
        .I1(TX_TMR_END_EDGE_INST_n_1),
        .I2(TX_TMR_END_EDGE_INST_n_2),
        .I3(TX_TMR_END_EDGE_INST_n_3),
        .I4(i_reg_clkdet_tx_tmr_ld),
        .I5(i_reg_clkdet_run),
        .O(\clk_tx_tmr[31]_i_2_n_0 ));
  FDRE clk_tx_tmr_evt_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_tmr_evt_reg_0),
        .Q(clkdet_tx_timer_event_updated_q_reg),
        .R(1'b0));
  FDRE \clk_tx_tmr_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[0]),
        .Q(Q),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[10]),
        .Q(\clk_tx_tmr_reg_n_0_[10] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[11]),
        .Q(\clk_tx_tmr_reg_n_0_[11] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[12]),
        .Q(\clk_tx_tmr_reg_n_0_[12] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[13]),
        .Q(\clk_tx_tmr_reg_n_0_[13] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[14]),
        .Q(\clk_tx_tmr_reg_n_0_[14] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[15]),
        .Q(\clk_tx_tmr_reg_n_0_[15] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[16]),
        .Q(\clk_tx_tmr_reg_n_0_[16] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[17]),
        .Q(\clk_tx_tmr_reg_n_0_[17] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[18]),
        .Q(\clk_tx_tmr_reg_n_0_[18] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[19]),
        .Q(\clk_tx_tmr_reg_n_0_[19] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[1]),
        .Q(\clk_tx_tmr_reg_n_0_[1] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[20]),
        .Q(\clk_tx_tmr_reg_n_0_[20] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[21]),
        .Q(\clk_tx_tmr_reg_n_0_[21] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[22]),
        .Q(\clk_tx_tmr_reg_n_0_[22] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[23]),
        .Q(\clk_tx_tmr_reg_n_0_[23] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[24]),
        .Q(\clk_tx_tmr_reg_n_0_[24] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[25]),
        .Q(\clk_tx_tmr_reg_n_0_[25] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[26]),
        .Q(\clk_tx_tmr_reg_n_0_[26] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[27]),
        .Q(\clk_tx_tmr_reg_n_0_[27] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[28]),
        .Q(\clk_tx_tmr_reg_n_0_[28] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[29]),
        .Q(\clk_tx_tmr_reg_n_0_[29] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[2]),
        .Q(\clk_tx_tmr_reg_n_0_[2] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[30]),
        .Q(\clk_tx_tmr_reg_n_0_[30] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[31]),
        .Q(\clk_tx_tmr_reg_n_0_[31] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[3]),
        .Q(\clk_tx_tmr_reg_n_0_[3] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[4]),
        .Q(\clk_tx_tmr_reg_n_0_[4] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[5]),
        .Q(\clk_tx_tmr_reg_n_0_[5] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[6]),
        .Q(\clk_tx_tmr_reg_n_0_[6] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[7]),
        .Q(\clk_tx_tmr_reg_n_0_[7] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[8]),
        .Q(\clk_tx_tmr_reg_n_0_[8] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE \clk_tx_tmr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\clk_tx_tmr[31]_i_2_n_0 ),
        .D(D[9]),
        .Q(\clk_tx_tmr_reg_n_0_[9] ),
        .R(i_reg_clkdet_run_reg_0));
  FDRE clkdet_ctrl_rx_tmr_clr_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_rx_tmr_clr_reg),
        .Q(clkdet_ctrl_rx_tmr_clr_del),
        .R(1'b0));
  FDRE clkdet_ctrl_tx_tmr_clr_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_tx_tmr_clr_reg),
        .Q(clkdet_ctrl_tx_tmr_clr_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \druclk_freq_cnt[0]_i_2 
       (.I0(druclk_freq_cnt_reg[0]),
        .O(\druclk_freq_cnt[0]_i_2_n_0 ));
  FDCE \druclk_freq_cnt_reg[0] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_15 ),
        .Q(druclk_freq_cnt_reg[0]));
  CARRY8 \druclk_freq_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\druclk_freq_cnt_reg[0]_i_1_n_0 ,\druclk_freq_cnt_reg[0]_i_1_n_1 ,\druclk_freq_cnt_reg[0]_i_1_n_2 ,\druclk_freq_cnt_reg[0]_i_1_n_3 ,\NLW_druclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED [3],\druclk_freq_cnt_reg[0]_i_1_n_5 ,\druclk_freq_cnt_reg[0]_i_1_n_6 ,\druclk_freq_cnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\druclk_freq_cnt_reg[0]_i_1_n_8 ,\druclk_freq_cnt_reg[0]_i_1_n_9 ,\druclk_freq_cnt_reg[0]_i_1_n_10 ,\druclk_freq_cnt_reg[0]_i_1_n_11 ,\druclk_freq_cnt_reg[0]_i_1_n_12 ,\druclk_freq_cnt_reg[0]_i_1_n_13 ,\druclk_freq_cnt_reg[0]_i_1_n_14 ,\druclk_freq_cnt_reg[0]_i_1_n_15 }),
        .S({druclk_freq_cnt_reg[7:1],\druclk_freq_cnt[0]_i_2_n_0 }));
  FDCE \druclk_freq_cnt_reg[10] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_13 ),
        .Q(druclk_freq_cnt_reg[10]));
  FDCE \druclk_freq_cnt_reg[11] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_12 ),
        .Q(druclk_freq_cnt_reg[11]));
  FDCE \druclk_freq_cnt_reg[12] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_11 ),
        .Q(druclk_freq_cnt_reg[12]));
  FDCE \druclk_freq_cnt_reg[13] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_10 ),
        .Q(druclk_freq_cnt_reg[13]));
  FDCE \druclk_freq_cnt_reg[14] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_9 ),
        .Q(druclk_freq_cnt_reg[14]));
  FDCE \druclk_freq_cnt_reg[15] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_8 ),
        .Q(druclk_freq_cnt_reg[15]));
  FDCE \druclk_freq_cnt_reg[16] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[16]_i_1_n_15 ),
        .Q(druclk_freq_cnt_reg[16]));
  CARRY8 \druclk_freq_cnt_reg[16]_i_1 
       (.CI(\druclk_freq_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_druclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED [7:1],\druclk_freq_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_druclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED [7:2],\druclk_freq_cnt_reg[16]_i_1_n_14 ,\druclk_freq_cnt_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,druclk_freq_cnt_reg[17:16]}));
  FDCE \druclk_freq_cnt_reg[17] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[16]_i_1_n_14 ),
        .Q(druclk_freq_cnt_reg[17]));
  FDCE \druclk_freq_cnt_reg[1] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_14 ),
        .Q(druclk_freq_cnt_reg[1]));
  FDCE \druclk_freq_cnt_reg[2] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_13 ),
        .Q(druclk_freq_cnt_reg[2]));
  FDCE \druclk_freq_cnt_reg[3] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_12 ),
        .Q(druclk_freq_cnt_reg[3]));
  FDCE \druclk_freq_cnt_reg[4] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_11 ),
        .Q(druclk_freq_cnt_reg[4]));
  FDCE \druclk_freq_cnt_reg[5] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_10 ),
        .Q(druclk_freq_cnt_reg[5]));
  FDCE \druclk_freq_cnt_reg[6] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_9 ),
        .Q(druclk_freq_cnt_reg[6]));
  FDCE \druclk_freq_cnt_reg[7] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[0]_i_1_n_8 ),
        .Q(druclk_freq_cnt_reg[7]));
  FDCE \druclk_freq_cnt_reg[8] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_15 ),
        .Q(druclk_freq_cnt_reg[8]));
  CARRY8 \druclk_freq_cnt_reg[8]_i_1 
       (.CI(\druclk_freq_cnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\druclk_freq_cnt_reg[8]_i_1_n_0 ,\druclk_freq_cnt_reg[8]_i_1_n_1 ,\druclk_freq_cnt_reg[8]_i_1_n_2 ,\druclk_freq_cnt_reg[8]_i_1_n_3 ,\NLW_druclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\druclk_freq_cnt_reg[8]_i_1_n_5 ,\druclk_freq_cnt_reg[8]_i_1_n_6 ,\druclk_freq_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\druclk_freq_cnt_reg[8]_i_1_n_8 ,\druclk_freq_cnt_reg[8]_i_1_n_9 ,\druclk_freq_cnt_reg[8]_i_1_n_10 ,\druclk_freq_cnt_reg[8]_i_1_n_11 ,\druclk_freq_cnt_reg[8]_i_1_n_12 ,\druclk_freq_cnt_reg[8]_i_1_n_13 ,\druclk_freq_cnt_reg[8]_i_1_n_14 ,\druclk_freq_cnt_reg[8]_i_1_n_15 }),
        .S(druclk_freq_cnt_reg[15:8]));
  FDCE \druclk_freq_cnt_reg[9] 
       (.C(out),
        .CE(druclk_run),
        .CLR(druclk_rst),
        .D(\druclk_freq_cnt_reg[8]_i_1_n_14 ),
        .Q(druclk_freq_cnt_reg[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \rxclk_freq_cnt[0]_i_2 
       (.I0(rxclk_freq_cnt_reg[0]),
        .O(\rxclk_freq_cnt[0]_i_2_n_0 ));
  FDCE \rxclk_freq_cnt_reg[0] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[0]_i_1_n_15 ),
        .Q(rxclk_freq_cnt_reg[0]));
  CARRY8 \rxclk_freq_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\rxclk_freq_cnt_reg[0]_i_1_n_0 ,\rxclk_freq_cnt_reg[0]_i_1_n_1 ,\rxclk_freq_cnt_reg[0]_i_1_n_2 ,\rxclk_freq_cnt_reg[0]_i_1_n_3 ,\NLW_rxclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED [3],\rxclk_freq_cnt_reg[0]_i_1_n_5 ,\rxclk_freq_cnt_reg[0]_i_1_n_6 ,\rxclk_freq_cnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\rxclk_freq_cnt_reg[0]_i_1_n_8 ,\rxclk_freq_cnt_reg[0]_i_1_n_9 ,\rxclk_freq_cnt_reg[0]_i_1_n_10 ,\rxclk_freq_cnt_reg[0]_i_1_n_11 ,\rxclk_freq_cnt_reg[0]_i_1_n_12 ,\rxclk_freq_cnt_reg[0]_i_1_n_13 ,\rxclk_freq_cnt_reg[0]_i_1_n_14 ,\rxclk_freq_cnt_reg[0]_i_1_n_15 }),
        .S({rxclk_freq_cnt_reg[7:1],\rxclk_freq_cnt[0]_i_2_n_0 }));
  FDCE \rxclk_freq_cnt_reg[10] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[8]_i_1_n_13 ),
        .Q(rxclk_freq_cnt_reg[10]));
  FDCE \rxclk_freq_cnt_reg[11] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[8]_i_1_n_12 ),
        .Q(rxclk_freq_cnt_reg[11]));
  FDCE \rxclk_freq_cnt_reg[12] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[8]_i_1_n_11 ),
        .Q(rxclk_freq_cnt_reg[12]));
  FDCE \rxclk_freq_cnt_reg[13] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[8]_i_1_n_10 ),
        .Q(rxclk_freq_cnt_reg[13]));
  FDCE \rxclk_freq_cnt_reg[14] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[8]_i_1_n_9 ),
        .Q(rxclk_freq_cnt_reg[14]));
  FDCE \rxclk_freq_cnt_reg[15] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[8]_i_1_n_8 ),
        .Q(rxclk_freq_cnt_reg[15]));
  FDCE \rxclk_freq_cnt_reg[16] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[16]_i_1_n_15 ),
        .Q(rxclk_freq_cnt_reg[16]));
  CARRY8 \rxclk_freq_cnt_reg[16]_i_1 
       (.CI(\rxclk_freq_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_rxclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED [7:1],\rxclk_freq_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_rxclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED [7:2],\rxclk_freq_cnt_reg[16]_i_1_n_14 ,\rxclk_freq_cnt_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rxclk_freq_cnt_reg[17:16]}));
  FDCE \rxclk_freq_cnt_reg[17] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[16]_i_1_n_14 ),
        .Q(rxclk_freq_cnt_reg[17]));
  FDCE \rxclk_freq_cnt_reg[1] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[0]_i_1_n_14 ),
        .Q(rxclk_freq_cnt_reg[1]));
  FDCE \rxclk_freq_cnt_reg[2] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[0]_i_1_n_13 ),
        .Q(rxclk_freq_cnt_reg[2]));
  FDCE \rxclk_freq_cnt_reg[3] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[0]_i_1_n_12 ),
        .Q(rxclk_freq_cnt_reg[3]));
  FDCE \rxclk_freq_cnt_reg[4] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[0]_i_1_n_11 ),
        .Q(rxclk_freq_cnt_reg[4]));
  FDCE \rxclk_freq_cnt_reg[5] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[0]_i_1_n_10 ),
        .Q(rxclk_freq_cnt_reg[5]));
  FDCE \rxclk_freq_cnt_reg[6] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[0]_i_1_n_9 ),
        .Q(rxclk_freq_cnt_reg[6]));
  FDCE \rxclk_freq_cnt_reg[7] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[0]_i_1_n_8 ),
        .Q(rxclk_freq_cnt_reg[7]));
  FDCE \rxclk_freq_cnt_reg[8] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[8]_i_1_n_15 ),
        .Q(rxclk_freq_cnt_reg[8]));
  CARRY8 \rxclk_freq_cnt_reg[8]_i_1 
       (.CI(\rxclk_freq_cnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\rxclk_freq_cnt_reg[8]_i_1_n_0 ,\rxclk_freq_cnt_reg[8]_i_1_n_1 ,\rxclk_freq_cnt_reg[8]_i_1_n_2 ,\rxclk_freq_cnt_reg[8]_i_1_n_3 ,\NLW_rxclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\rxclk_freq_cnt_reg[8]_i_1_n_5 ,\rxclk_freq_cnt_reg[8]_i_1_n_6 ,\rxclk_freq_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\rxclk_freq_cnt_reg[8]_i_1_n_8 ,\rxclk_freq_cnt_reg[8]_i_1_n_9 ,\rxclk_freq_cnt_reg[8]_i_1_n_10 ,\rxclk_freq_cnt_reg[8]_i_1_n_11 ,\rxclk_freq_cnt_reg[8]_i_1_n_12 ,\rxclk_freq_cnt_reg[8]_i_1_n_13 ,\rxclk_freq_cnt_reg[8]_i_1_n_14 ,\rxclk_freq_cnt_reg[8]_i_1_n_15 }),
        .S(rxclk_freq_cnt_reg[15:8]));
  FDCE \rxclk_freq_cnt_reg[9] 
       (.C(mgtrefclk1_odiv2_i),
        .CE(rxclk_run),
        .CLR(rxclk_rst),
        .D(\rxclk_freq_cnt_reg[8]_i_1_n_14 ),
        .Q(rxclk_freq_cnt_reg[9]));
  LUT1 #(
    .INIT(2'h1)) 
    \txclk_freq_cnt[0]_i_2 
       (.I0(txclk_freq_cnt_reg[0]),
        .O(\txclk_freq_cnt[0]_i_2_n_0 ));
  FDCE \txclk_freq_cnt_reg[0] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_15 ),
        .Q(txclk_freq_cnt_reg[0]));
  CARRY8 \txclk_freq_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\txclk_freq_cnt_reg[0]_i_1_n_0 ,\txclk_freq_cnt_reg[0]_i_1_n_1 ,\txclk_freq_cnt_reg[0]_i_1_n_2 ,\txclk_freq_cnt_reg[0]_i_1_n_3 ,\NLW_txclk_freq_cnt_reg[0]_i_1_CO_UNCONNECTED [3],\txclk_freq_cnt_reg[0]_i_1_n_5 ,\txclk_freq_cnt_reg[0]_i_1_n_6 ,\txclk_freq_cnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\txclk_freq_cnt_reg[0]_i_1_n_8 ,\txclk_freq_cnt_reg[0]_i_1_n_9 ,\txclk_freq_cnt_reg[0]_i_1_n_10 ,\txclk_freq_cnt_reg[0]_i_1_n_11 ,\txclk_freq_cnt_reg[0]_i_1_n_12 ,\txclk_freq_cnt_reg[0]_i_1_n_13 ,\txclk_freq_cnt_reg[0]_i_1_n_14 ,\txclk_freq_cnt_reg[0]_i_1_n_15 }),
        .S({txclk_freq_cnt_reg[7:1],\txclk_freq_cnt[0]_i_2_n_0 }));
  FDCE \txclk_freq_cnt_reg[10] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_13 ),
        .Q(txclk_freq_cnt_reg[10]));
  FDCE \txclk_freq_cnt_reg[11] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_12 ),
        .Q(txclk_freq_cnt_reg[11]));
  FDCE \txclk_freq_cnt_reg[12] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_11 ),
        .Q(txclk_freq_cnt_reg[12]));
  FDCE \txclk_freq_cnt_reg[13] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_10 ),
        .Q(txclk_freq_cnt_reg[13]));
  FDCE \txclk_freq_cnt_reg[14] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_9 ),
        .Q(txclk_freq_cnt_reg[14]));
  FDCE \txclk_freq_cnt_reg[15] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_8 ),
        .Q(txclk_freq_cnt_reg[15]));
  FDCE \txclk_freq_cnt_reg[16] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[16]_i_1_n_15 ),
        .Q(txclk_freq_cnt_reg[16]));
  CARRY8 \txclk_freq_cnt_reg[16]_i_1 
       (.CI(\txclk_freq_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_txclk_freq_cnt_reg[16]_i_1_CO_UNCONNECTED [7:1],\txclk_freq_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_txclk_freq_cnt_reg[16]_i_1_O_UNCONNECTED [7:2],\txclk_freq_cnt_reg[16]_i_1_n_14 ,\txclk_freq_cnt_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txclk_freq_cnt_reg[17:16]}));
  FDCE \txclk_freq_cnt_reg[17] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[16]_i_1_n_14 ),
        .Q(txclk_freq_cnt_reg[17]));
  FDCE \txclk_freq_cnt_reg[1] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_14 ),
        .Q(txclk_freq_cnt_reg[1]));
  FDCE \txclk_freq_cnt_reg[2] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_13 ),
        .Q(txclk_freq_cnt_reg[2]));
  FDCE \txclk_freq_cnt_reg[3] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_12 ),
        .Q(txclk_freq_cnt_reg[3]));
  FDCE \txclk_freq_cnt_reg[4] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_11 ),
        .Q(txclk_freq_cnt_reg[4]));
  FDCE \txclk_freq_cnt_reg[5] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_10 ),
        .Q(txclk_freq_cnt_reg[5]));
  FDCE \txclk_freq_cnt_reg[6] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_9 ),
        .Q(txclk_freq_cnt_reg[6]));
  FDCE \txclk_freq_cnt_reg[7] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[0]_i_1_n_8 ),
        .Q(txclk_freq_cnt_reg[7]));
  FDCE \txclk_freq_cnt_reg[8] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_15 ),
        .Q(txclk_freq_cnt_reg[8]));
  CARRY8 \txclk_freq_cnt_reg[8]_i_1 
       (.CI(\txclk_freq_cnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\txclk_freq_cnt_reg[8]_i_1_n_0 ,\txclk_freq_cnt_reg[8]_i_1_n_1 ,\txclk_freq_cnt_reg[8]_i_1_n_2 ,\txclk_freq_cnt_reg[8]_i_1_n_3 ,\NLW_txclk_freq_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\txclk_freq_cnt_reg[8]_i_1_n_5 ,\txclk_freq_cnt_reg[8]_i_1_n_6 ,\txclk_freq_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\txclk_freq_cnt_reg[8]_i_1_n_8 ,\txclk_freq_cnt_reg[8]_i_1_n_9 ,\txclk_freq_cnt_reg[8]_i_1_n_10 ,\txclk_freq_cnt_reg[8]_i_1_n_11 ,\txclk_freq_cnt_reg[8]_i_1_n_12 ,\txclk_freq_cnt_reg[8]_i_1_n_13 ,\txclk_freq_cnt_reg[8]_i_1_n_14 ,\txclk_freq_cnt_reg[8]_i_1_n_15 }),
        .S(txclk_freq_cnt_reg[15:8]));
  FDCE \txclk_freq_cnt_reg[9] 
       (.C(mgtrefclk0_odiv2_i),
        .CE(txclk_run),
        .CLR(txclk_rst),
        .D(\txclk_freq_cnt_reg[8]_i_1_n_14 ),
        .Q(txclk_freq_cnt_reg[9]));
endmodule

(* ORIG_REF_NAME = "exdes_vid_phy_controller_0_gt_usrclk_source_8series" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gt_usrclk_source_8series
   (src_in,
    dest_out,
    \syncstages_ff_reg[0] ,
    \axi_rdata_reg[17] ,
    gtrefclk0_in,
    gtrefclk1_in,
    CLK_IN,
    \syncstages_ff_reg[0]_0 ,
    txoutclk,
    tx_tmds_clk,
    tx_tmds_clk_p,
    tx_tmds_clk_n,
    rxoutclk,
    rx_tmds_clk,
    rx_tmds_clk_p,
    rx_tmds_clk_n,
    out,
    i_in_meta_reg,
    DRP_Status_Rdy_reg,
    DRP_Status_Rdy_reg_0,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ,
    MMCM_LOCKED_OUT,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ,
    \syncstages_ff_reg[0]_1 ,
    tx_video_clk,
    rx_video_clk,
    p_0_in,
    vid_phy_axi4lite_aclk,
    Q,
    mgtrefclk0_pad_p_in,
    mgtrefclk0_pad_n_in,
    mgtrefclk1_pad_p_in,
    mgtrefclk1_pad_n_in,
    \slv_reg_0x134_reg[3] ,
    txoutclk_out,
    D,
    \slv_reg_0x154_reg[3] ,
    rxoutclk_out,
    \slv_reg_0x158_reg[0] ,
    \drp_txn_available_q_reg[6] ,
    \axi_araddr_reg[3]_rep ,
    \axi_araddr_reg[3]_rep_0 ,
    vid_phy_axi4lite_aresetn,
    O,
    \slv_reg_0x120_reg[10] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ,
    \slv_reg_0x140_reg[10] ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0]_0 ,
    \slv_reg_0x124_reg[31] ,
    \slv_reg_0x144_reg[31] ,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4);
  output src_in;
  output [16:0]dest_out;
  output \syncstages_ff_reg[0] ;
  output [16:0]\axi_rdata_reg[17] ;
  output [0:0]gtrefclk0_in;
  output [0:0]gtrefclk1_in;
  output CLK_IN;
  output \syncstages_ff_reg[0]_0 ;
  output txoutclk;
  output tx_tmds_clk;
  output tx_tmds_clk_p;
  output tx_tmds_clk_n;
  output rxoutclk;
  output rx_tmds_clk;
  output rx_tmds_clk_p;
  output rx_tmds_clk_n;
  output out;
  output i_in_meta_reg;
  output DRP_Status_Rdy_reg;
  output DRP_Status_Rdy_reg_0;
  output [23:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  output MMCM_LOCKED_OUT;
  output [23:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ;
  output \syncstages_ff_reg[0]_1 ;
  output tx_video_clk;
  output rx_video_clk;
  input p_0_in;
  input vid_phy_axi4lite_aclk;
  input [1:0]Q;
  input mgtrefclk0_pad_p_in;
  input mgtrefclk0_pad_n_in;
  input mgtrefclk1_pad_p_in;
  input mgtrefclk1_pad_n_in;
  input [3:0]\slv_reg_0x134_reg[3] ;
  input [0:0]txoutclk_out;
  input [0:0]D;
  input [3:0]\slv_reg_0x154_reg[3] ;
  input [0:0]rxoutclk_out;
  input [0:0]\slv_reg_0x158_reg[0] ;
  input [1:0]\drp_txn_available_q_reg[6] ;
  input \axi_araddr_reg[3]_rep ;
  input \axi_araddr_reg[3]_rep_0 ;
  input vid_phy_axi4lite_aresetn;
  input [7:0]O;
  input [1:0]\slv_reg_0x120_reg[10] ;
  input [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  input [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 ;
  input [0:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  input [7:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ;
  input [1:0]\slv_reg_0x140_reg[10] ;
  input [7:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ;
  input [6:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 ;
  input [0:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0]_0 ;
  input [26:0]\slv_reg_0x124_reg[31] ;
  input [26:0]\slv_reg_0x144_reg[31] ;
  output lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;
  input lopt_4;

  wire \<const1> ;
  wire CESYNC_gtrefclk0_odiv2;
  wire CESYNC_gtrefclk1_odiv2;
  wire CLK_IN;
  wire CLRSYNC_gtrefclk0_odiv2;
  wire CLRSYNC_gtrefclk1_odiv2;
  wire [0:0]D;
  wire DRP_Status_Rdy_reg;
  wire DRP_Status_Rdy_reg_0;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire DRP_Txn_Avail_Toggle_sync_1;
  wire MMCM_LOCKED_OUT;
  wire [7:0]O;
  wire [1:0]Q;
  wire \axi_araddr_reg[3]_rep ;
  wire \axi_araddr_reg[3]_rep_0 ;
  wire [16:0]\axi_rdata_reg[17] ;
  wire [7:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ;
  wire [0:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0]_0 ;
  wire [7:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ;
  wire [23:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ;
  wire [6:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 ;
  wire [0:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ;
  wire [7:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  wire [23:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  wire [6:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 ;
  wire [16:0]dest_out;
  wire [2:0]drp_state;
  wire [2:0]drp_state_0;
  wire [1:0]\drp_txn_available_q_reg[6] ;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrefclk1_in;
  (* async_reg = "true" *) wire gtwiz_userclk_rx_active_meta;
  (* async_reg = "true" *) wire gtwiz_userclk_rx_active_sync;
  (* async_reg = "true" *) wire gtwiz_userclk_tx_active_meta;
  (* async_reg = "true" *) wire gtwiz_userclk_tx_active_sync;
  wire \^lopt ;
  wire \^lopt_1 ;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire mgtrefclk0_pad_n_in;
  wire mgtrefclk0_pad_p_in;
  wire mgtrefclk1_pad_n_in;
  wire mgtrefclk1_pad_p_in;
  wire p_0_in;
  wire [15:15]p_1_in__0;
  wire \p_1_in_inferred__0/i__n_0 ;
  wire q0_clk0_gtrefclk_div1_i;
  wire q0_clk1_gtrefclk_div1_i;
  wire \rx_mmcm.RXPLL_DRP_INST_n_19 ;
  wire [6:0]\rx_mmcm.RX_DADDR ;
  wire \rx_mmcm.RX_DEN ;
  wire [15:0]\rx_mmcm.RX_DI ;
  wire [15:0]\rx_mmcm.RX_DO ;
  wire \rx_mmcm.RX_DRDY ;
  wire \rx_mmcm.RX_DWE ;
  wire \rx_mmcm.gt0_rxmmcm_clkout1_oddr_data_i ;
  wire \rx_mmcm.obuftds_rx_en_t_out ;
  wire rx_tmds_clk;
  wire rx_tmds_clk_n;
  wire rx_tmds_clk_p;
  wire rx_video_clk;
  wire rxoutclk;
  wire [0:0]rxoutclk_out;
  wire [1:0]\slv_reg_0x120_reg[10] ;
  wire [26:0]\slv_reg_0x124_reg[31] ;
  wire [3:0]\slv_reg_0x134_reg[3] ;
  wire [1:0]\slv_reg_0x140_reg[10] ;
  wire [26:0]\slv_reg_0x144_reg[31] ;
  wire [3:0]\slv_reg_0x154_reg[3] ;
  wire [0:0]\slv_reg_0x158_reg[0] ;
  wire src_in;
  wire \syncstages_ff_reg[0] ;
  wire \syncstages_ff_reg[0]_0 ;
  wire \syncstages_ff_reg[0]_1 ;
  wire [6:0]\tx_mmcm.TX_DADDR ;
  wire \tx_mmcm.TX_DEN ;
  wire [15:0]\tx_mmcm.TX_DI ;
  wire [15:0]\tx_mmcm.TX_DO ;
  wire \tx_mmcm.TX_DRDY ;
  wire \tx_mmcm.TX_DWE ;
  wire \tx_mmcm.gt0_txmmcm_clkout1_oddr_data_i ;
  wire \tx_mmcm.obuftds_tx_en_t_out ;
  wire tx_tmds_clk;
  wire tx_tmds_clk_n;
  wire tx_tmds_clk_p;
  wire tx_video_clk;
  wire txoutclk;
  wire [0:0]txoutclk_out;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;

  assign \^lopt  = lopt_1;
  assign \^lopt_1  = lopt_2;
  assign \^lopt_2  = lopt_3;
  assign \^lopt_3  = lopt_4;
  assign i_in_meta_reg = gtwiz_userclk_rx_active_sync;
  assign lopt = \<const1> ;
  assign out = gtwiz_userclk_tx_active_sync;
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_MGTREFCLK0_INST
       (.CEB(Q[0]),
        .I(mgtrefclk0_pad_p_in),
        .IB(mgtrefclk0_pad_n_in),
        .O(gtrefclk0_in),
        .ODIV2(q0_clk0_gtrefclk_div1_i));
  (* BOX_TYPE = "PRIMITIVE" *) 
  IBUFDS_GTE4 #(
    .REFCLK_EN_TX_PATH(1'b0),
    .REFCLK_HROW_CK_SEL(2'b00),
    .REFCLK_ICNTL_RX(2'b00)) 
    IBUFDS_GTE4_MGTREFCLK1_INST
       (.CEB(Q[1]),
        .I(mgtrefclk1_pad_p_in),
        .IB(mgtrefclk1_pad_n_in),
        .O(gtrefclk1_in),
        .ODIV2(q0_clk1_gtrefclk_div1_i));
  VCC VCC
       (.P(\<const1> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT bufg_gt_gtrefclk0_odiv2_inst
       (.CE(CESYNC_gtrefclk0_odiv2),
        .CEMASK(1'b0),
        .CLR(CLRSYNC_gtrefclk0_odiv2),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(q0_clk0_gtrefclk_div1_i),
        .O(CLK_IN));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT bufg_gt_gtrefclk1_odiv2_inst
       (.CE(CESYNC_gtrefclk1_odiv2),
        .CEMASK(1'b0),
        .CLR(CLRSYNC_gtrefclk1_odiv2),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(q0_clk1_gtrefclk_div1_i),
        .O(\syncstages_ff_reg[0]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT_SYNC bufg_gt_sync_gtrefclk0_odiv2_inst
       (.CE(1'b1),
        .CESYNC(CESYNC_gtrefclk0_odiv2),
        .CLK(q0_clk0_gtrefclk_div1_i),
        .CLR(1'b0),
        .CLRSYNC(CLRSYNC_gtrefclk0_odiv2));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT_SYNC bufg_gt_sync_gtrefclk1_odiv2_inst
       (.CE(1'b1),
        .CESYNC(CESYNC_gtrefclk1_odiv2),
        .CLK(q0_clk1_gtrefclk_div1_i),
        .CLR(1'b0),
        .CLRSYNC(CLRSYNC_gtrefclk1_odiv2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_active_meta_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .CLR(\slv_reg_0x154_reg[3] [0]),
        .D(1'b1),
        .Q(gtwiz_userclk_rx_active_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_rx_active_sync_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .CLR(\slv_reg_0x154_reg[3] [0]),
        .D(gtwiz_userclk_rx_active_meta),
        .Q(gtwiz_userclk_rx_active_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_tx_active_meta_reg
       (.C(txoutclk),
        .CE(1'b1),
        .CLR(\slv_reg_0x134_reg[3] [0]),
        .D(1'b1),
        .Q(gtwiz_userclk_tx_active_meta));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    gtwiz_userclk_tx_active_sync_reg
       (.C(txoutclk),
        .CE(1'b1),
        .CLR(\slv_reg_0x134_reg[3] [0]),
        .D(gtwiz_userclk_tx_active_meta),
        .Q(gtwiz_userclk_tx_active_sync));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    p_1_in
       (.I0(drp_state_0[1]),
        .I1(drp_state_0[0]),
        .I2(drp_state_0[2]),
        .I3(\tx_mmcm.TX_DRDY ),
        .I4(DRP_Txn_Avail_Toggle_sync_1),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    \p_1_in_inferred__0/i_ 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(\rx_mmcm.RX_DRDY ),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(\rx_mmcm.RXPLL_DRP_INST_n_19 ),
        .O(\p_1_in_inferred__0/i__n_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  OBUFTDS #(
    .IOSTANDARD("DEFAULT")) 
    \rx_mmcm.GT0_RX_MMCM_CLKOUT1_OBUFTDS_INST 
       (.I(\rx_mmcm.gt0_rxmmcm_clkout1_oddr_data_i ),
        .O(rx_tmds_clk_p),
        .OB(rx_tmds_clk_n),
        .T(\rx_mmcm.obuftds_rx_en_t_out ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(8),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("TRUE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \rx_mmcm.GT0_RX_MMCM_CLKOUT1_ODDR_INST 
       (.CLK(rx_tmds_clk),
        .CLKDIV(rx_tmds_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,\slv_reg_0x158_reg[0] ,1'b1}),
        .OQ(\rx_mmcm.gt0_rxmmcm_clkout1_oddr_data_i ),
        .RST(1'b0),
        .T(\slv_reg_0x158_reg[0] ),
        .T_OUT(\rx_mmcm.obuftds_rx_en_t_out ));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi \rx_mmcm.RXPLL_DRP_INST 
       (.DEN(\rx_mmcm.RX_DEN ),
        .DO(\rx_mmcm.RX_DO ),
        .DRDY(\rx_mmcm.RX_DRDY ),
        .DRP_Status_Rdy_reg_0(DRP_Status_Rdy_reg_0),
        .DWE(\rx_mmcm.RX_DWE ),
        .Q(\rx_mmcm.RX_DADDR ),
        .\axi_araddr_reg[3]_rep (\axi_araddr_reg[3]_rep_0 ),
        .\axi_rdata_reg[17] (\axi_rdata_reg[17] ),
        .dest_out(DRP_Txn_Avail_Toggle_sync),
        .drp_state(drp_state),
        .\drp_state_reg[0]_0 (\rx_mmcm.RXPLL_DRP_INST_n_19 ),
        .\drp_state_reg[1]_0 (\p_1_in_inferred__0/i__n_0 ),
        .\drp_txn_available_q_reg[6] (\drp_txn_available_q_reg[6] [1]),
        .p_0_in(p_0_in),
        .\slv_reg_0x144_reg[31] (\slv_reg_0x144_reg[31] ),
        .\syncstages_ff_reg[0] (\syncstages_ff_reg[0] ),
        .\syncstages_ff_reg[0]_0 (\rx_mmcm.RX_DI ),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT \rx_mmcm.bufg_gt_rx_usrclk_inst 
       (.CE(\^lopt ),
        .CEMASK(1'b0),
        .CLR(\^lopt_1 ),
        .CLRMASK(1'b0),
        .DIV(\slv_reg_0x154_reg[3] [3:1]),
        .I(rxoutclk_out),
        .O(rxoutclk));
  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_CLOCK_MODULE_8series__parameterized0 \rx_mmcm.rxoutclk_mmcm0_i 
       (.DADDR(\rx_mmcm.RX_DADDR ),
        .DEN(\rx_mmcm.RX_DEN ),
        .DI(\rx_mmcm.RX_DI ),
        .DO(\rx_mmcm.RX_DO ),
        .DRDY(\rx_mmcm.RX_DRDY ),
        .DWE(\rx_mmcm.RX_DWE ),
        .MMCM_LOCKED_OUT(\syncstages_ff_reg[0]_1 ),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] (\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0]_0 (\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0]_0 ),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] (\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] (\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 (\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 ),
        .rx_tmds_clk(rx_tmds_clk),
        .rx_video_clk(rx_video_clk),
        .\slv_reg_0x140_reg[10] (\slv_reg_0x140_reg[10] ),
        .\slv_reg_0x2C_reg[1] (\syncstages_ff_reg[0]_0 ),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* CAPACITANCE = "DONT_CARE" *) 
  (* XILINX_LEGACY_PRIM = "OBUFTDS" *) 
  OBUFTDS #(
    .IOSTANDARD("DEFAULT")) 
    \tx_mmcm.GT0_TX_MMCM_CLKOUT1_OBUFTDS_INST 
       (.I(\tx_mmcm.gt0_txmmcm_clkout1_oddr_data_i ),
        .O(tx_tmds_clk_p),
        .OB(tx_tmds_clk_n),
        .T(\tx_mmcm.obuftds_tx_en_t_out ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  OSERDESE3 #(
    .DATA_WIDTH(8),
    .INIT(1'b0),
    .IS_CLKDIV_INVERTED(1'b0),
    .IS_CLK_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .ODDR_MODE("TRUE"),
    .OSERDES_D_BYPASS("FALSE"),
    .OSERDES_T_BYPASS("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_VERSION(2.000000)) 
    \tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST 
       (.CLK(tx_tmds_clk),
        .CLKDIV(tx_tmds_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,D,1'b1}),
        .OQ(\tx_mmcm.gt0_txmmcm_clkout1_oddr_data_i ),
        .RST(1'b0),
        .T(D),
        .T_OUT(\tx_mmcm.obuftds_tx_en_t_out ));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi__xdcDup__1 \tx_mmcm.TXPLL_DRP_INST 
       (.DEN(\tx_mmcm.TX_DEN ),
        .DO(\tx_mmcm.TX_DO ),
        .DRDY(\tx_mmcm.TX_DRDY ),
        .DRP_Status_Rdy_reg_0(DRP_Status_Rdy_reg),
        .DRP_Txn_Avail_Toggle_q(DRP_Txn_Avail_Toggle_q),
        .DWE(\tx_mmcm.TX_DWE ),
        .Q(\tx_mmcm.TX_DADDR ),
        .\axi_araddr_reg[3]_rep (\axi_araddr_reg[3]_rep ),
        .\axi_rdata_reg[17] (dest_out),
        .dest_out(DRP_Txn_Avail_Toggle_sync_1),
        .drp_state(drp_state_0),
        .\drp_txn_available_q_reg[5] (\drp_txn_available_q_reg[6] [0]),
        .p_0_in(p_0_in),
        .p_1_in(p_1_in__0),
        .\slv_reg_0x124_reg[31] (\slv_reg_0x124_reg[31] ),
        .src_in(src_in),
        .\syncstages_ff_reg[0] (\tx_mmcm.TX_DI ),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT \tx_mmcm.bufg_gt_tx_usrclk_inst 
       (.CE(\^lopt_2 ),
        .CEMASK(1'b0),
        .CLR(\^lopt_3 ),
        .CLRMASK(1'b0),
        .DIV(\slv_reg_0x134_reg[3] [3:1]),
        .I(txoutclk_out),
        .O(txoutclk));
  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_CLOCK_MODULE_8series \tx_mmcm.txoutclk_mmcm0_i 
       (.CLK_IN(CLK_IN),
        .DADDR(\tx_mmcm.TX_DADDR ),
        .DEN(\tx_mmcm.TX_DEN ),
        .DI(\tx_mmcm.TX_DI ),
        .DO(\tx_mmcm.TX_DO ),
        .DRDY(\tx_mmcm.TX_DRDY ),
        .DWE(\tx_mmcm.TX_DWE ),
        .MMCM_LOCKED_OUT(MMCM_LOCKED_OUT),
        .O(O),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 ),
        .\slv_reg_0x120_reg[10] (\slv_reg_0x120_reg[10] ),
        .tx_tmds_clk(tx_tmds_clk),
        .tx_video_clk(tx_video_clk),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk));
endmodule

(* ORIG_REF_NAME = "exdes_vid_phy_controller_0_gthe4_common" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gthe4_common
   (drprdy_common_out,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    DRPDO,
    b0_QPLL_LOCK_DLY2_out,
    gtwiz_reset_qpll0lock_in,
    D,
    E,
    drpclk,
    drpen_common_in,
    drpwe_common_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    Q,
    gtwiz_reset_qpll0reset_out,
    \DRPADDR_reg[9] ,
    \DRPDI_reg[15] ,
    \slv_reg_0x10_reg[10] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[14] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[22] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[9] ,
    dest_out,
    O,
    \b0_QPLL_LOCK_DLY_CNT_reg[16] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[23] );
  output drprdy_common_out;
  output [0:0]qpll0clk_in;
  output [0:0]qpll0refclk_in;
  output [0:0]qpll1clk_in;
  output [0:0]qpll1refclk_in;
  output [15:0]DRPDO;
  output b0_QPLL_LOCK_DLY2_out;
  output [0:0]gtwiz_reset_qpll0lock_in;
  output [23:0]D;
  output [0:0]E;
  input drpclk;
  input drpen_common_in;
  input drpwe_common_in;
  input gtnorthrefclk00_in;
  input gtnorthrefclk01_in;
  input gtnorthrefclk10_in;
  input gtnorthrefclk11_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrefclk1_in;
  input gtsouthrefclk00_in;
  input gtsouthrefclk01_in;
  input gtsouthrefclk10_in;
  input gtsouthrefclk11_in;
  input [1:0]Q;
  input [0:0]gtwiz_reset_qpll0reset_out;
  input [9:0]\DRPADDR_reg[9] ;
  input [15:0]\DRPDI_reg[15] ;
  input [5:0]\slv_reg_0x10_reg[10] ;
  input [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[14] ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[22] ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[9] ;
  input dest_out;
  input [7:0]O;
  input [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[16] ;
  input [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;

  wire [23:0]D;
  wire [9:0]\DRPADDR_reg[9] ;
  wire [15:0]\DRPDI_reg[15] ;
  wire [15:0]DRPDO;
  wire [0:0]E;
  wire [7:0]O;
  wire [1:0]Q;
  wire b0_QPLL_LOCK_DLY2_out;
  wire [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[14] ;
  wire [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[16] ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[22] ;
  wire [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[9] ;
  wire dest_out;
  wire drpclk;
  wire drpen_common_in;
  wire drprdy_common_out;
  wire drpwe_common_in;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_1 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_10 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_100 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_101 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_102 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_103 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_104 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_105 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_106 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_107 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_108 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_109 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_11 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_110 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_111 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_112 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_113 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_12 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_121 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_122 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_13 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_14 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_148 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_149 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_15 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_150 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_151 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_152 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_16 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_17 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_18 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_185 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_186 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_187 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_188 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_189 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_19 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_190 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_191 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_192 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_193 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_194 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_195 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_196 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_197 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_198 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_199 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_20 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_200 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_201 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_202 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_203 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_204 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_205 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_206 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_207 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_208 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_209 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_21 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_210 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_211 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_212 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_213 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_214 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_215 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_216 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_217 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_218 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_219 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_22 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_220 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_221 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_222 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_223 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_224 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_225 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_226 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_227 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_228 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_229 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_23 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_230 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_231 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_232 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_233 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_234 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_235 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_236 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_237 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_238 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_239 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_24 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_240 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_241 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_242 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_243 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_244 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_245 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_246 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_247 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_248 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_25 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_26 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_27 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_28 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_286 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_287 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_288 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_289 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_29 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_290 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_291 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_292 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_293 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_294 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_295 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_296 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_297 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_298 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_299 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_30 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_300 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_301 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_31 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_318 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_319 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_32 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_320 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_321 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_322 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_323 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_324 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_325 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_326 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_327 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_33 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_34 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_35 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_36 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_37 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_38 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_39 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_40 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_41 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_42 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_43 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_5 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_6 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_60 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_61 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_62 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_63 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_64 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_65 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_66 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_67 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_68 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_69 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_70 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_71 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_72 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_73 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_74 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_75 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_76 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_77 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_78 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_79 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_80 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_81 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_82 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_83 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_84 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_85 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_86 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_87 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_88 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_89 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_90 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_91 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_92 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_93 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_94 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_95 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_96 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_97 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_98 ;
  wire \gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_99 ;
  wire gtnorthrefclk00_in;
  wire gtnorthrefclk01_in;
  wire gtnorthrefclk10_in;
  wire gtnorthrefclk11_in;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrefclk1_in;
  wire gtsouthrefclk00_in;
  wire gtsouthrefclk01_in;
  wire gtsouthrefclk10_in;
  wire gtsouthrefclk11_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]qpll0clk_in;
  wire qpll0lock_out;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire qpll1lock_out;
  wire [0:0]qpll1refclk_in;
  wire [5:0]\slv_reg_0x10_reg[10] ;

  LUT5 #(
    .INIT(32'h00004540)) 
    \b0_QPLL_LOCK_DLY_CNT[0]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[14] [0]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[10]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [1]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[10]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[11]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [2]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[11]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[12]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [3]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[12]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[13]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [4]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[13]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[14]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [5]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[15]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [6]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[15]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[16]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [7]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[16]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[17]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [0]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[17]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[18]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [1]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[18]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[19]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [2]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[19]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[1]_i_1 
       (.I0(O[0]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[20]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [3]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[20]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[21]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [4]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[22]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [5]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[22]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFDFFFF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_1 
       (.I0(gtwiz_reset_qpll0lock_in),
        .I1(\b0_QPLL_LOCK_DLY_CNT_reg[14] [1]),
        .I2(\b0_QPLL_LOCK_DLY_CNT_reg[14] [2]),
        .I3(\b0_QPLL_LOCK_DLY_CNT_reg[14] [3]),
        .I4(\b0_QPLL_LOCK_DLY_CNT_reg[22] ),
        .I5(\b0_QPLL_LOCK_DLY_CNT_reg[9] ),
        .O(E));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_2 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[23] [6]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[23]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[2]_i_1 
       (.I0(O[1]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[3]_i_1 
       (.I0(O[2]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[4]_i_1 
       (.I0(O[3]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[5]_i_1 
       (.I0(O[4]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[6]_i_1 
       (.I0(O[5]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[7]_i_1 
       (.I0(O[6]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[7]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[8]_i_1 
       (.I0(O[7]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[8]));
  LUT5 #(
    .INIT(32'h00008A80)) 
    \b0_QPLL_LOCK_DLY_CNT[9]_i_1 
       (.I0(\b0_QPLL_LOCK_DLY_CNT_reg[16] [0]),
        .I1(qpll0lock_out),
        .I2(dest_out),
        .I3(qpll1lock_out),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    b0_QPLL_LOCK_DLY_i_1
       (.I0(gtwiz_reset_qpll0lock_in),
        .I1(\b0_QPLL_LOCK_DLY_CNT_reg[14] [1]),
        .I2(\b0_QPLL_LOCK_DLY_CNT_reg[14] [2]),
        .I3(\b0_QPLL_LOCK_DLY_CNT_reg[14] [3]),
        .I4(\b0_QPLL_LOCK_DLY_CNT_reg[22] ),
        .I5(\b0_QPLL_LOCK_DLY_CNT_reg[9] ),
        .O(b0_QPLL_LOCK_DLY2_out));
  (* SOFT_HLUTNM = "soft_lutpair441" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    gt_wrapper_inst_i_1
       (.I0(qpll0lock_out),
        .I1(dest_out),
        .I2(qpll1lock_out),
        .O(gtwiz_reset_qpll0lock_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_COMMON #(
    .AEN_QPLL0_FBDIV(1'b1),
    .AEN_QPLL1_FBDIV(1'b1),
    .AEN_SDM0TOGGLE(1'b0),
    .AEN_SDM1TOGGLE(1'b0),
    .A_SDM0TOGGLE(1'b0),
    .A_SDM1DATA_HIGH(9'b000000000),
    .A_SDM1DATA_LOW(16'b0000000000000000),
    .A_SDM1TOGGLE(1'b0),
    .BIAS_CFG0(16'h0000),
    .BIAS_CFG1(16'h0000),
    .BIAS_CFG2(16'h0000),
    .BIAS_CFG3(16'h0040),
    .BIAS_CFG4(16'h0000),
    .BIAS_CFG_RSVD(16'h0000),
    .COMMON_CFG0(16'h0000),
    .COMMON_CFG1(16'h0000),
    .POR_CFG(16'h0000),
    .PPF0_CFG(16'h0900),
    .PPF1_CFG(16'h0900),
    .QPLL0CLKOUT_RATE("HALF"),
    .QPLL0_CFG0(16'h331C),
    .QPLL0_CFG1(16'h1028),
    .QPLL0_CFG1_G3(16'h1028),
    .QPLL0_CFG2(16'h0FC0),
    .QPLL0_CFG2_G3(16'h0FC0),
    .QPLL0_CFG3(16'h0120),
    .QPLL0_CFG4(16'h00A5),
    .QPLL0_CP(10'b0000011111),
    .QPLL0_CP_G3(10'b0000011111),
    .QPLL0_FBDIV(40),
    .QPLL0_FBDIV_G3(80),
    .QPLL0_INIT_CFG0(16'h02B2),
    .QPLL0_INIT_CFG1(8'h00),
    .QPLL0_LOCK_CFG(16'h25E8),
    .QPLL0_LOCK_CFG_G3(16'h25E8),
    .QPLL0_LPF(10'b0100110111),
    .QPLL0_LPF_G3(10'b1111111111),
    .QPLL0_PCI_EN(1'b0),
    .QPLL0_RATE_SW_USE_DRP(1'b0),
    .QPLL0_REFCLK_DIV(1),
    .QPLL0_SDM_CFG0(16'h0080),
    .QPLL0_SDM_CFG1(16'h0000),
    .QPLL0_SDM_CFG2(16'h0000),
    .QPLL1CLKOUT_RATE("HALF"),
    .QPLL1_CFG0(16'h331C),
    .QPLL1_CFG1(16'h1028),
    .QPLL1_CFG1_G3(16'h1028),
    .QPLL1_CFG2(16'h0FC0),
    .QPLL1_CFG2_G3(16'h0FC0),
    .QPLL1_CFG3(16'h0120),
    .QPLL1_CFG4(16'h00A5),
    .QPLL1_CP(10'b0000011111),
    .QPLL1_CP_G3(10'b0000011111),
    .QPLL1_FBDIV(40),
    .QPLL1_FBDIV_G3(80),
    .QPLL1_INIT_CFG0(16'h02B2),
    .QPLL1_INIT_CFG1(8'h00),
    .QPLL1_LOCK_CFG(16'h25E8),
    .QPLL1_LOCK_CFG_G3(16'h25E8),
    .QPLL1_LPF(10'b0100110111),
    .QPLL1_LPF_G3(10'b1111111111),
    .QPLL1_PCI_EN(1'b0),
    .QPLL1_RATE_SW_USE_DRP(1'b0),
    .QPLL1_REFCLK_DIV(1),
    .QPLL1_SDM_CFG0(16'h0080),
    .QPLL1_SDM_CFG1(16'h0000),
    .QPLL1_SDM_CFG2(16'h0000),
    .RSVD_ATTR0(16'h0000),
    .RSVD_ATTR1(16'h0000),
    .RSVD_ATTR2(16'h0000),
    .RSVD_ATTR3(16'h0000),
    .RXRECCLKOUT0_SEL(2'b00),
    .RXRECCLKOUT1_SEL(2'b00),
    .SARC_ENB(1'b0),
    .SARC_SEL(1'b0),
    .SDM0INITSEED0_0(16'b0000000100010001),
    .SDM0INITSEED0_1(9'b000010001),
    .SDM1INITSEED0_0(16'b0000000100010001),
    .SDM1INITSEED0_1(9'b000010001),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RESET_SPEEDUP("TRUE")) 
    \gthe4_common_gen.GTHE4_COMMON_PRIM_INST 
       (.BGBYPASSB(1'b1),
        .BGMONITORENB(1'b1),
        .BGPDB(1'b1),
        .BGRCALOVRD({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BGRCALOVRDENB(1'b1),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\DRPADDR_reg[9] }),
        .DRPCLK(drpclk),
        .DRPDI(\DRPDI_reg[15] ),
        .DRPDO(DRPDO),
        .DRPEN(drpen_common_in),
        .DRPRDY(drprdy_common_out),
        .DRPWE(drpwe_common_in),
        .GTGREFCLK0(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_121 ),
        .GTGREFCLK1(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_122 ),
        .GTNORTHREFCLK00(gtnorthrefclk00_in),
        .GTNORTHREFCLK01(gtnorthrefclk01_in),
        .GTNORTHREFCLK10(gtnorthrefclk10_in),
        .GTNORTHREFCLK11(gtnorthrefclk11_in),
        .GTREFCLK00(gtrefclk0_in),
        .GTREFCLK01(gtrefclk0_in),
        .GTREFCLK10(gtrefclk1_in),
        .GTREFCLK11(gtrefclk1_in),
        .GTSOUTHREFCLK00(gtsouthrefclk00_in),
        .GTSOUTHREFCLK01(gtsouthrefclk01_in),
        .GTSOUTHREFCLK10(gtsouthrefclk10_in),
        .GTSOUTHREFCLK11(gtsouthrefclk11_in),
        .PCIERATEQPLL0({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_243 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_244 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_245 }),
        .PCIERATEQPLL1({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_246 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_247 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_248 }),
        .PMARSVD0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PMARSVDOUT0({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_72 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_73 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_74 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_75 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_76 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_77 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_78 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_79 }),
        .PMARSVDOUT1({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_80 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_81 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_82 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_83 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_84 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_85 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_86 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_87 }),
        .QPLL0CLKRSVD0(1'b0),
        .QPLL0CLKRSVD1(1'b0),
        .QPLL0FBCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_1 ),
        .QPLL0FBDIV({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_286 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_287 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_288 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_289 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_290 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_291 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_292 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_293 }),
        .QPLL0LOCK(qpll0lock_out),
        .QPLL0LOCKDETCLK(1'b0),
        .QPLL0LOCKEN(1'b1),
        .QPLL0OUTCLK(qpll0clk_in),
        .QPLL0OUTREFCLK(qpll0refclk_in),
        .QPLL0PD(Q[0]),
        .QPLL0REFCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_5 ),
        .QPLL0REFCLKSEL(\slv_reg_0x10_reg[10] [2:0]),
        .QPLL0RESET(gtwiz_reset_qpll0reset_out),
        .QPLL1CLKRSVD0(1'b0),
        .QPLL1CLKRSVD1(1'b0),
        .QPLL1FBCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_6 ),
        .QPLL1FBDIV({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_294 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_295 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_296 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_297 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_298 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_299 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_300 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_301 }),
        .QPLL1LOCK(qpll1lock_out),
        .QPLL1LOCKDETCLK(1'b0),
        .QPLL1LOCKEN(1'b1),
        .QPLL1OUTCLK(qpll1clk_in),
        .QPLL1OUTREFCLK(qpll1refclk_in),
        .QPLL1PD(Q[1]),
        .QPLL1REFCLKLOST(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_10 ),
        .QPLL1REFCLKSEL(\slv_reg_0x10_reg[10] [5:3]),
        .QPLL1RESET(gtwiz_reset_qpll0reset_out),
        .QPLLDMONITOR0({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_88 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_89 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_90 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_91 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_92 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_93 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_94 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_95 }),
        .QPLLDMONITOR1({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_96 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_97 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_98 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_99 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_100 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_101 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_102 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_103 }),
        .QPLLRSVD1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD3({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLLRSVD4({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RCALENB(1'b1),
        .REFCLKOUTMONITOR0(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_11 ),
        .REFCLKOUTMONITOR1(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_12 ),
        .RXRECCLK0SEL({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_60 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_61 }),
        .RXRECCLK1SEL({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_62 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_63 }),
        .SDM0DATA({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_193 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_194 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_195 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_196 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_197 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_198 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_199 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_200 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_201 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_202 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_203 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_204 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_205 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_206 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_207 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_208 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_209 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_210 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_211 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_212 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_213 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_214 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_215 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_216 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_217 }),
        .SDM0FINALOUT({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_64 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_65 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_66 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_67 }),
        .SDM0RESET(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_148 ),
        .SDM0TESTDATA({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_14 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_15 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_16 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_17 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_18 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_19 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_20 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_21 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_22 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_23 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_24 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_25 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_26 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_27 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_28 }),
        .SDM0TOGGLE(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_149 ),
        .SDM0WIDTH({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_185 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_186 }),
        .SDM1DATA({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_218 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_219 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_220 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_221 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_222 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_223 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_224 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_225 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_226 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_227 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_228 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_229 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_230 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_231 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_232 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_233 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_234 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_235 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_236 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_237 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_238 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_239 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_240 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_241 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_242 }),
        .SDM1FINALOUT({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_68 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_69 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_70 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_71 }),
        .SDM1RESET(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_150 ),
        .SDM1TESTDATA({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_29 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_30 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_31 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_32 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_33 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_34 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_35 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_36 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_37 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_38 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_39 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_40 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_41 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_42 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_43 }),
        .SDM1TOGGLE(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_151 ),
        .SDM1WIDTH({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_187 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_188 }),
        .TCONGPI({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_318 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_319 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_320 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_321 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_322 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_323 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_324 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_325 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_326 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_327 }),
        .TCONGPO({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_104 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_105 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_106 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_107 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_108 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_109 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_110 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_111 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_112 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_113 }),
        .TCONPOWERUP(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_152 ),
        .TCONRESET({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_189 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_190 }),
        .TCONRSVDIN1({\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_191 ,\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_192 }),
        .TCONRSVDOUT0(\gthe4_common_gen.GTHE4_COMMON_PRIM_INST_n_13 ));
endmodule

(* CHECK_LICENSE_TYPE = "exdes_vid_phy_controller_0_gtwrapper,exdes_vid_phy_controller_0_gtwrapper_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ORIG_REF_NAME = "exdes_vid_phy_controller_0_gtwrapper" *) 
(* X_CORE_INFO = "exdes_vid_phy_controller_0_gtwrapper_gtwizard_top,Vivado 2018.2" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gtwrapper
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    cpllrefclksel_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    loopback_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    rxcdrhold_in,
    rxlpmen_in,
    rxlpmhfovrden_in,
    rxlpmlfklovrden_in,
    rxosovrden_in,
    rxpllclksel_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxsysclksel_in,
    rxusrclk_in,
    rxusrclk2_in,
    txdiffctrl_in,
    txelecidle_in,
    txinhibit_in,
    txpllclksel_in,
    txpolarity_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txsysclksel_in,
    txusrclk_in,
    txusrclk2_in,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    drpdo_out,
    drprdy_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    rxbufstatus_out,
    rxcdrlock_out,
    rxoutclk_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxresetdone_out,
    txbufstatus_out,
    txoutclk_out,
    txphaligndone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txresetdone_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [59:0]gtwiz_userdata_tx_in;
  output [59:0]gtwiz_userdata_rx_out;
  input [8:0]cpllrefclksel_in;
  input [29:0]drpaddr_in;
  input [2:0]drpclk_in;
  input [47:0]drpdi_in;
  input [2:0]drpen_in;
  input [2:0]drpwe_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [8:0]loopback_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1refclk_in;
  input [2:0]rxcdrhold_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxosovrden_in;
  input [5:0]rxpllclksel_in;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [11:0]rxprbssel_in;
  input [5:0]rxsysclksel_in;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [14:0]txdiffctrl_in;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [5:0]txpllclksel_in;
  input [2:0]txpolarity_in;
  input [14:0]txpostcursor_in;
  input [2:0]txprbsforceerr_in;
  input [11:0]txprbssel_in;
  input [14:0]txprecursor_in;
  input [5:0]txsysclksel_in;
  input [2:0]txusrclk_in;
  input [2:0]txusrclk2_in;
  output [2:0]cpllfbclklost_out;
  output [2:0]cplllock_out;
  output [2:0]cpllrefclklost_out;
  output [47:0]drpdo_out;
  output [2:0]drprdy_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtpowergood_out;
  output [2:0]gtrefclkmonitor_out;
  output [8:0]rxbufstatus_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxresetdone_out;
  output [5:0]txbufstatus_out;
  output [2:0]txoutclk_out;
  output [2:0]txphaligndone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]txprgdivresetdone_out;
  output [2:0]txresetdone_out;
  input lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;

  wire [2:0]cpllfbclklost_out;
  wire [2:0]cplllock_out;
  wire [2:0]cpllrefclklost_out;
  wire [8:0]cpllrefclksel_in;
  wire [29:0]drpaddr_in;
  wire [2:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drpwe_in;
  wire [2:0]gtgrefclk_in;
  wire [2:0]gthrxn_in;
  wire [2:0]gthrxp_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtnorthrefclk0_in;
  wire [2:0]gtnorthrefclk1_in;
  wire [2:0]gtpowergood_out;
  wire [2:0]gtrefclk0_in;
  wire [2:0]gtrefclk1_in;
  wire [2:0]gtrefclkmonitor_out;
  wire [2:0]gtsouthrefclk0_in;
  wire [2:0]gtsouthrefclk1_in;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [2:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [59:0]gtwiz_userdata_rx_out;
  wire [59:0]gtwiz_userdata_tx_in;
  wire [8:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1refclk_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxcdrlock_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxoutclk_out;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxpolarity_in;
  wire [2:0]rxprbscntreset_in;
  wire [2:0]rxprbserr_out;
  wire [2:0]rxprbslocked_out;
  wire [11:0]rxprbssel_in;
  wire [2:0]rxresetdone_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxusrclk2_in;
  wire [2:0]rxusrclk_in;
  wire [5:0]txbufstatus_out;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txelecidle_in;
  wire [2:0]txinhibit_in;
  wire [2:0]txoutclk_out;
  wire [2:0]txphaligndone_out;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [2:0]txprgdivresetdone_out;
  wire [2:0]txresetdone_out;
  wire [5:0]txsysclksel_in;
  wire [2:0]txusrclk2_in;
  wire [2:0]txusrclk_in;
  wire [2:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [8:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [26:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [2:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [8:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [47:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [2:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcierategen3_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [5:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [5:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [2:0]NLW_inst_pciesynctxsyncdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [2:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [47:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [2:0]NLW_inst_phystatus_out_UNCONNECTED;
  wire [47:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [2:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [2:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [14:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [47:0]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [47:0]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [383:0]NLW_inst_rxdata_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxelecidle_out_UNCONNECTED;
  wire [17:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [5:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [8:0]NLW_inst_rxstatus_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [2:0]NLW_inst_rxvalid_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [3:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [14:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [9:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [2:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [2:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [2:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [2:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [2:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [2:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [2:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2970.000000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "54" *) 
  (* C_GT_TYPE = "2" *) 
  (* C_INCLUDE_CPLL_CAL = "1" *) 
  (* C_LOCATE_COMMON = "1" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "0" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "1" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "0" *) 
  (* C_RX_CC_K = "8'b00000000" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "0" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_COMMA_M_ENABLE = "0" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "0" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "0" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "20" *) 
  (* C_RX_LINE_RATE = "5.940000" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "4" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "297.000000" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "2" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "297.000000" *) 
  (* C_RX_SLIDE_MODE = "0" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "20" *) 
  (* C_RX_USRCLK2_FREQUENCY = "297.000000" *) 
  (* C_RX_USRCLK_FREQUENCY = "297.000000" *) 
  (* C_SECONDARY_QPLL_ENABLE = "1" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "297.000000" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "3" *) 
  (* C_TOTAL_NUM_COMMONS = "0" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "0" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
  (* C_TXPROGDIV_FREQ_VAL = "297.000000" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "0" *) 
  (* C_TX_DATA_ENCODING = "0" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "20" *) 
  (* C_TX_LINE_RATE = "5.940000" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "4" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "297.000000" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "0" *) 
  (* C_TX_REFCLK_FREQUENCY = "297.000000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "20" *) 
  (* C_TX_USRCLK2_FREQUENCY = "297.000000" *) 
  (* C_TX_USRCLK_FREQUENCY = "297.000000" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) 
  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gtwrapper_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out(NLW_inst_bufgtce_out_UNCONNECTED[2:0]),
        .bufgtcemask_out(NLW_inst_bufgtcemask_out_UNCONNECTED[8:0]),
        .bufgtdiv_out(NLW_inst_bufgtdiv_out_UNCONNECTED[26:0]),
        .bufgtreset_out(NLW_inst_bufgtreset_out_UNCONNECTED[2:0]),
        .bufgtrstmask_out(NLW_inst_bufgtrstmask_out_UNCONNECTED[8:0]),
        .cdrstepdir_in({1'b0,1'b0,1'b0}),
        .cdrstepsq_in({1'b0,1'b0,1'b0}),
        .cdrstepsx_in({1'b0,1'b0,1'b0}),
        .cfgreset_in({1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in({1'b0,1'b0,1'b0}),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in({1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b1,1'b1,1'b1}),
        .cpllpd_in({1'b0,1'b0,1'b0}),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in({1'b0,1'b0,1'b0}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[47:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[2:0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in(drpaddr_in),
        .drpclk_common_in(1'b0),
        .drpclk_in(drpclk_in),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in(drpdi_in),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(drpdo_out),
        .drpen_common_in(1'b0),
        .drpen_in(drpen_in),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(drprdy_out),
        .drprst_in({1'b0,1'b0,1'b0}),
        .drpwe_common_in(1'b0),
        .drpwe_in(drpwe_in),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in(1'b0),
        .evoddphicalstart_in(1'b0),
        .evoddphidrden_in(1'b0),
        .evoddphidwren_in(1'b0),
        .evoddphixrden_in(1'b0),
        .evoddphixwren_in(1'b0),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[2:0]),
        .eyescanmode_in(1'b0),
        .eyescanreset_in({1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0}),
        .freqos_in({1'b0,1'b0,1'b0}),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtresetsel_in(1'b0),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0}),
        .gtrxresetsel_in({1'b0,1'b0,1'b0}),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxreset_in({1'b0,1'b0,1'b0}),
        .gttxresetsel_in({1'b0,1'b0,1'b0}),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(gtwiz_userdata_rx_out),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .gtyrxn_in(1'b0),
        .gtyrxp_in(1'b0),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[0]),
        .incpctrl_in({1'b0,1'b0,1'b0}),
        .loopback_in(loopback_in),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lpbkrxtxseren_in(1'b0),
        .lpbktxrxseren_in(1'b0),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0}),
        .pcierategen3_out(NLW_inst_pcierategen3_out_UNCONNECTED[2:0]),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[2:0]),
        .pcierateqpll0_in({1'b0,1'b0,1'b0}),
        .pcierateqpll1_in({1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[5:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[5:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0}),
        .pciesynctxsyncdone_out(NLW_inst_pciesynctxsyncdone_out_UNCONNECTED[2:0]),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[2:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[2:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[2:0]),
        .pcsrsvdin2_in(1'b0),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[47:0]),
        .phystatus_out(NLW_inst_phystatus_out_UNCONNECTED[2:0]),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[47:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in(1'b0),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[2:0]),
        .qpll0clk_in(qpll0clk_in),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0freqlock_in({1'b0,1'b0,1'b0}),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b1),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b0),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b0),
        .qpll1clk_in(qpll1clk_in),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1freqlock_in({1'b0,1'b0,1'b0}),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b1),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b0),
        .qpll1refclk_in(qpll1refclk_in),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b0),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[2:0]),
        .resetovrd_in({1'b0,1'b0,1'b0}),
        .rstclkentx_in(1'b0),
        .rx8b10ben_in({1'b0,1'b0,1'b0}),
        .rxafecfoken_in({1'b1,1'b1,1'b1}),
        .rxbufreset_in({1'b0,1'b0,1'b0}),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[2:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[2:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0}),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in({1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[2:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in(1'b0),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[2:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[2:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[2:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[14:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[2:0]),
        .rxckcalreset_in({1'b0,1'b0,1'b0}),
        .rxckcalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[5:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[2:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[2:0]),
        .rxcommadeten_in({1'b0,1'b0,1'b0}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[2:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[2:0]),
        .rxctrl0_out(NLW_inst_rxctrl0_out_UNCONNECTED[47:0]),
        .rxctrl1_out(NLW_inst_rxctrl1_out_UNCONNECTED[47:0]),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[23:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[23:0]),
        .rxdata_out(NLW_inst_rxdata_out_UNCONNECTED[383:0]),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[23:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[5:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in({1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .rxdfeagchold_in({1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxdfecfokfen_in({1'b0,1'b0,1'b0}),
        .rxdfecfokfpulse_in({1'b0,1'b0,1'b0}),
        .rxdfecfokhold_in({1'b0,1'b0,1'b0}),
        .rxdfecfokovren_in({1'b0,1'b0,1'b0}),
        .rxdfekhhold_in({1'b0,1'b0,1'b0}),
        .rxdfekhovrden_in({1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0}),
        .rxdfevsen_in(1'b0),
        .rxdfexyden_in({1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[2:0]),
        .rxelecidle_out(NLW_inst_rxelecidle_out_UNCONNECTED[2:0]),
        .rxelecidlemode_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxeqtraining_in({1'b0,1'b0,1'b0}),
        .rxgearboxslip_in({1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[17:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[5:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[2:0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[2:0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[2:0]),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in({1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in({1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[23:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0}),
        .rxosintcfg_in(1'b0),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[2:0]),
        .rxosinten_in(1'b0),
        .rxosinthold_in(1'b0),
        .rxosintovrden_in(1'b0),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[2:0]),
        .rxosintstrobe_in(1'b0),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[2:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[2:0]),
        .rxosinttestovrden_in(1'b0),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[2:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[2:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalign_in({1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[2:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[2:0]),
        .rxphdlypd_in({1'b1,1'b1,1'b1}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0}),
        .rxphovrden_in({1'b0,1'b0,1'b0}),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in({1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[2:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0}),
        .rxqpien_in({1'b0,1'b0,1'b0}),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[2:0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[2:0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[2:0]),
        .rxratemode_in({1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[1:0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[1:0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[2:0]),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in({1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[2:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[2:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[2:0]),
        .rxslippma_in({1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[2:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[5:0]),
        .rxstatus_out(NLW_inst_rxstatus_out_UNCONNECTED[8:0]),
        .rxsyncallin_in({1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[2:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[2:0]),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in({1'b0,1'b0,1'b0}),
        .rxuserrdy_in({1'b1,1'b1,1'b1}),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(NLW_inst_rxvalid_out_UNCONNECTED[2:0]),
        .sdm0data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[3:0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[14:0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in({1'b0,1'b0}),
        .sdm1data_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[3:0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[14:0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in({1'b0,1'b0}),
        .sigvalidclk_in({1'b0,1'b0,1'b0}),
        .tcongpi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[9:0]),
        .tconpowerup_in(1'b0),
        .tconreset_in({1'b0,1'b0}),
        .tconrsvdin1_in({1'b0,1'b0}),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in(1'b0),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[2:0]),
        .txcominit_in({1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[2:0]),
        .txdccforcestart_in({1'b0,1'b0,1'b0}),
        .txdccreset_in({1'b0,1'b0,1'b0}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdetectrx_in({1'b0,1'b0,1'b0}),
        .txdiffctrl_in(txdiffctrl_in),
        .txdiffpd_in(1'b0),
        .txdlybypass_in({1'b0,1'b0,1'b0}),
        .txdlyen_in({1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[2:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0}),
        .txelecidle_in(txelecidle_in),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in({1'b0,1'b0,1'b0}),
        .txlfpstreset_in({1'b0,1'b0,1'b0}),
        .txlfpsu2lpexit_in({1'b0,1'b0,1'b0}),
        .txlfpsu3wake_in({1'b0,1'b0,1'b0}),
        .txmaincursor_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmuxdcdexhold_in({1'b0,1'b0,1'b0}),
        .txmuxdcdorwren_in({1'b0,1'b0,1'b0}),
        .txoneszeros_in({1'b0,1'b0,1'b0}),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[2:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[2:0]),
        .txoutclksel_in({1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1}),
        .txpcsreset_in({1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0}),
        .txphaligndone_out(txphaligndone_out),
        .txphalignen_in({1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b0,1'b0,1'b0}),
        .txphdlyreset_in({1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[2:0]),
        .txphovrden_in({1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b1,1'b1,1'b1}),
        .txpippmsel_in({1'b0,1'b0,1'b0}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0}),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in({1'b0,1'b0,1'b0}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txpostcursorinv_in(1'b0),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprecursorinv_in(1'b0),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0}),
        .txqpibiasen_in({1'b0,1'b0,1'b0}),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[2:0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[2:0]),
        .txqpistrongpdown_in(1'b0),
        .txqpiweakpup_in({1'b0,1'b0,1'b0}),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[2:0]),
        .txratemode_in({1'b0,1'b0,1'b0}),
        .txresetdone_out(txresetdone_out),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0}),
        .txsyncallin_in({1'b0,1'b0,1'b0}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[2:0]),
        .txsyncin_in({1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[2:0]),
        .txsysclksel_in(txsysclksel_in),
        .txuserrdy_in({1'b1,1'b1,1'b1}),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[0]),
        .ubdo_in(1'b0),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in(1'b0),
        .ubintr_in(1'b0),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in(1'b0),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

(* ORIG_REF_NAME = "exdes_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper
   (rxprgdivresetdone_out,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    rxpmaresetdone_out,
    GTHE4_CHANNEL_RXPMARESETDONE,
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] ,
    GTHE4_CHANNEL_GTPOWERGOOD,
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ,
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_1 ,
    bufgtce_out,
    bufgtreset_out,
    cpllfbclklost_out,
    GTHE4_CHANNEL_CPLLLOCK,
    cpllrefclklost_out,
    dmonitoroutclk_out,
    GTHE4_CHANNEL_DRPRDY,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    powerpresent_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxckcaldone_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    rxphaligndone_out,
    rxphalignerr_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    GTHE4_CHANNEL_TXSYNCOUT,
    rxdata_out,
    dmonitorout_out,
    GTHE4_CHANNEL_DRPDO,
    pcsrsvdout_out,
    pinrsrvdas_out,
    rxctrl0_out,
    rxctrl1_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtcemask_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    rxmonitorout_out,
    bufgtdiv_out,
    cal_on_rx_debug_out,
    cal_on_rx_debug_out_0,
    cal_on_rx_debug_out_1,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    GTHE4_CHANNEL_CPLLPD,
    GTHE4_CHANNEL_CPLLRESET,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    GTHE4_CHANNEL_DRPEN,
    drprst_in,
    GTHE4_CHANNEL_DRPWE,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    GTHE4_CHANNEL_GTRXRESET,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    GTHE4_CHANNEL_GTTXRESET,
    gttxresetsel_in,
    incpctrl_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    GTHE4_CHANNEL_RXCDRHOLD,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    GTHE4_CHANNEL_RXPMARESET,
    rxpolarity_in,
    rxprbscntreset_in,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    rxqpien_in,
    GTHE4_CHANNEL_RXRATEMODE,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxtermination_in,
    GTHE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdccforcestart_in,
    txdccreset_in,
    txdetectrx_in,
    GTHE4_CHANNEL_TXDLYSRESET,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txprbsforceerr_in,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    txqpibiasen_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    GTHE4_CHANNEL_TXSYNCALLIN,
    GTHE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txusrclk2_in,
    gtwiz_userdata_tx_in,
    GTHE4_CHANNEL_DRPDI,
    gtrsvd_in,
    pcsrsvdin_in,
    tstin_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    GTHE4_CHANNEL_RXPD,
    rxpllclksel_in,
    rxsysclksel_in,
    txdeemph_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    GTHE4_CHANNEL_RXRATE,
    txmargin_in,
    GTHE4_CHANNEL_TXOUTCLKSEL,
    txrate_in,
    rxdfecfokfcnum_in,
    rxprbssel_in,
    txprbssel_in,
    rxchbondi_in,
    txdiffctrl_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    rxckcalstart_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    GTHE4_CHANNEL_DRPADDR,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13,
    lopt_14,
    lopt_15);
  output [2:0]rxprgdivresetdone_out;
  output [2:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  output [2:0]rxpmaresetdone_out;
  output [2:0]GTHE4_CHANNEL_RXPMARESETDONE;
  output \gen_powergood_delay.intclk_rrst_n_r_reg[0] ;
  output [2:0]GTHE4_CHANNEL_GTPOWERGOOD;
  output \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  output \gen_powergood_delay.intclk_rrst_n_r_reg[0]_1 ;
  output [2:0]bufgtce_out;
  output [2:0]bufgtreset_out;
  output [2:0]cpllfbclklost_out;
  output [2:0]GTHE4_CHANNEL_CPLLLOCK;
  output [2:0]cpllrefclklost_out;
  output [2:0]dmonitoroutclk_out;
  output [2:0]GTHE4_CHANNEL_DRPRDY;
  output [2:0]eyescandataerror_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtrefclkmonitor_out;
  output [2:0]pcierategen3_out;
  output [2:0]pcierateidle_out;
  output [2:0]pciesynctxsyncdone_out;
  output [2:0]pcieusergen3rdy_out;
  output [2:0]pcieuserphystatusrst_out;
  output [2:0]pcieuserratestart_out;
  output [2:0]phystatus_out;
  output [2:0]powerpresent_out;
  output [2:0]resetexception_out;
  output [2:0]rxbyteisaligned_out;
  output [2:0]rxbyterealign_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxcdrphdone_out;
  output [2:0]rxchanbondseq_out;
  output [2:0]rxchanisaligned_out;
  output [2:0]rxchanrealign_out;
  output [2:0]rxckcaldone_out;
  output [2:0]rxcominitdet_out;
  output [2:0]rxcommadet_out;
  output [2:0]rxcomsasdet_out;
  output [2:0]rxcomwakedet_out;
  output [2:0]rxdlysresetdone_out;
  output [2:0]rxelecidle_out;
  output [2:0]rxlfpstresetdet_out;
  output [2:0]rxlfpsu2lpexitdet_out;
  output [2:0]rxlfpsu3wakedet_out;
  output [2:0]rxosintdone_out;
  output [2:0]rxosintstarted_out;
  output [2:0]rxosintstrobedone_out;
  output [2:0]rxosintstrobestarted_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxoutclkfabric_out;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  output [2:0]rxphaligndone_out;
  output [2:0]rxphalignerr_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxqpisenn_out;
  output [2:0]rxqpisenp_out;
  output [2:0]rxratedone_out;
  output [2:0]rxrecclkout_out;
  output [2:0]rxresetdone_out;
  output [2:0]rxsliderdy_out;
  output [2:0]rxslipdone_out;
  output [2:0]rxslipoutclkrdy_out;
  output [2:0]rxslippmardy_out;
  output [2:0]rxsyncdone_out;
  output [2:0]rxsyncout_out;
  output [2:0]rxvalid_out;
  output [2:0]txcomfinish_out;
  output [2:0]txdccdone_out;
  output [2:0]txdlysresetdone_out;
  output [2:0]txoutclk_out;
  output [2:0]txoutclkfabric_out;
  output [2:0]txoutclkpcs_out;
  output [2:0]txphaligndone_out;
  output [2:0]txphinitdone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  output [2:0]txqpisenn_out;
  output [2:0]txqpisenp_out;
  output [2:0]txratedone_out;
  output [2:0]txresetdone_out;
  output [2:0]txsyncdone_out;
  output [2:0]GTHE4_CHANNEL_TXSYNCOUT;
  output [383:0]rxdata_out;
  output [47:0]dmonitorout_out;
  output [47:0]GTHE4_CHANNEL_DRPDO;
  output [47:0]pcsrsvdout_out;
  output [47:0]pinrsrvdas_out;
  output [47:0]rxctrl0_out;
  output [47:0]rxctrl1_out;
  output [5:0]pcierateqpllpd_out;
  output [5:0]pcierateqpllreset_out;
  output [5:0]rxclkcorcnt_out;
  output [5:0]rxdatavalid_out;
  output [5:0]rxheadervalid_out;
  output [5:0]rxstartofseq_out;
  output [5:0]txbufstatus_out;
  output [8:0]bufgtcemask_out;
  output [8:0]bufgtrstmask_out;
  output [8:0]rxbufstatus_out;
  output [8:0]rxstatus_out;
  output [14:0]rxchbondo_out;
  output [17:0]rxheader_out;
  output [23:0]rxctrl2_out;
  output [23:0]rxctrl3_out;
  output [23:0]rxdataextendrsvd_out;
  output [23:0]rxmonitorout_out;
  output [26:0]bufgtdiv_out;
  input [0:0]cal_on_rx_debug_out;
  input [0:0]cal_on_rx_debug_out_0;
  input [0:0]cal_on_rx_debug_out_1;
  input [2:0]cdrstepdir_in;
  input [2:0]cdrstepsq_in;
  input [2:0]cdrstepsx_in;
  input [2:0]cfgreset_in;
  input [2:0]clkrsvd0_in;
  input [2:0]clkrsvd1_in;
  input [2:0]cpllfreqlock_in;
  input [2:0]cplllockdetclk_in;
  input [2:0]cplllocken_in;
  input [2:0]GTHE4_CHANNEL_CPLLPD;
  input [2:0]GTHE4_CHANNEL_CPLLRESET;
  input [2:0]dmonfiforeset_in;
  input [2:0]dmonitorclk_in;
  input [2:0]drpclk_in;
  input [2:0]GTHE4_CHANNEL_DRPEN;
  input [2:0]drprst_in;
  input [2:0]GTHE4_CHANNEL_DRPWE;
  input [2:0]eyescanreset_in;
  input [2:0]eyescantrigger_in;
  input [2:0]freqos_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [2:0]GTHE4_CHANNEL_GTRXRESET;
  input [2:0]gtrxresetsel_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input [2:0]gttxresetsel_in;
  input [2:0]incpctrl_in;
  input [2:0]pcieeqrxeqadaptdone_in;
  input [2:0]pcierstidle_in;
  input [2:0]pciersttxsyncstart_in;
  input [2:0]pcieuserratedone_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0freqlock_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1freqlock_in;
  input [2:0]qpll1refclk_in;
  input [2:0]resetovrd_in;
  input [2:0]rx8b10ben_in;
  input [2:0]rxafecfoken_in;
  input [2:0]rxbufreset_in;
  input [2:0]rxcdrfreqreset_in;
  input [2:0]GTHE4_CHANNEL_RXCDRHOLD;
  input [2:0]rxcdrovrden_in;
  input [2:0]rxcdrreset_in;
  input [2:0]rxchbonden_in;
  input [2:0]rxchbondmaster_in;
  input [2:0]rxchbondslave_in;
  input [2:0]rxckcalreset_in;
  input [2:0]rxcommadeten_in;
  input [2:0]rxdfeagchold_in;
  input [2:0]rxdfeagcovrden_in;
  input [2:0]rxdfecfokfen_in;
  input [2:0]rxdfecfokfpulse_in;
  input [2:0]rxdfecfokhold_in;
  input [2:0]rxdfecfokovren_in;
  input [2:0]rxdfekhhold_in;
  input [2:0]rxdfekhovrden_in;
  input [2:0]rxdfelfhold_in;
  input [2:0]rxdfelfovrden_in;
  input [2:0]rxdfelpmreset_in;
  input [2:0]rxdfetap10hold_in;
  input [2:0]rxdfetap10ovrden_in;
  input [2:0]rxdfetap11hold_in;
  input [2:0]rxdfetap11ovrden_in;
  input [2:0]rxdfetap12hold_in;
  input [2:0]rxdfetap12ovrden_in;
  input [2:0]rxdfetap13hold_in;
  input [2:0]rxdfetap13ovrden_in;
  input [2:0]rxdfetap14hold_in;
  input [2:0]rxdfetap14ovrden_in;
  input [2:0]rxdfetap15hold_in;
  input [2:0]rxdfetap15ovrden_in;
  input [2:0]rxdfetap2hold_in;
  input [2:0]rxdfetap2ovrden_in;
  input [2:0]rxdfetap3hold_in;
  input [2:0]rxdfetap3ovrden_in;
  input [2:0]rxdfetap4hold_in;
  input [2:0]rxdfetap4ovrden_in;
  input [2:0]rxdfetap5hold_in;
  input [2:0]rxdfetap5ovrden_in;
  input [2:0]rxdfetap6hold_in;
  input [2:0]rxdfetap6ovrden_in;
  input [2:0]rxdfetap7hold_in;
  input [2:0]rxdfetap7ovrden_in;
  input [2:0]rxdfetap8hold_in;
  input [2:0]rxdfetap8ovrden_in;
  input [2:0]rxdfetap9hold_in;
  input [2:0]rxdfetap9ovrden_in;
  input [2:0]rxdfeuthold_in;
  input [2:0]rxdfeutovrden_in;
  input [2:0]rxdfevphold_in;
  input [2:0]rxdfevpovrden_in;
  input [2:0]rxdfexyden_in;
  input [2:0]rxdlybypass_in;
  input [2:0]rxdlyen_in;
  input [2:0]rxdlyovrden_in;
  input [2:0]rxdlysreset_in;
  input [2:0]rxeqtraining_in;
  input [2:0]rxgearboxslip_in;
  input [2:0]rxlatclk_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmgchold_in;
  input [2:0]rxlpmgcovrden_in;
  input [2:0]rxlpmhfhold_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfhold_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxlpmoshold_in;
  input [2:0]rxlpmosovrden_in;
  input [2:0]rxmcommaalignen_in;
  input [2:0]rxoobreset_in;
  input [2:0]rxoscalreset_in;
  input [2:0]rxoshold_in;
  input [2:0]rxosovrden_in;
  input [2:0]rxpcommaalignen_in;
  input [2:0]rxpcsreset_in;
  input [2:0]rxphalign_in;
  input [2:0]rxphalignen_in;
  input [2:0]rxphdlypd_in;
  input [2:0]rxphdlyreset_in;
  input [2:0]rxphovrden_in;
  input [2:0]GTHE4_CHANNEL_RXPMARESET;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [2:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  input [2:0]rxqpien_in;
  input [2:0]GTHE4_CHANNEL_RXRATEMODE;
  input [2:0]rxslide_in;
  input [2:0]rxslipoutclk_in;
  input [2:0]rxslippma_in;
  input [2:0]rxsyncallin_in;
  input [2:0]rxsyncin_in;
  input [2:0]rxsyncmode_in;
  input [2:0]rxtermination_in;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [2:0]sigvalidclk_in;
  input [2:0]tx8b10ben_in;
  input [2:0]txcominit_in;
  input [2:0]txcomsas_in;
  input [2:0]txcomwake_in;
  input [2:0]txdccforcestart_in;
  input [2:0]txdccreset_in;
  input [2:0]txdetectrx_in;
  input [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [2:0]txlatclk_in;
  input [2:0]txlfpstreset_in;
  input [2:0]txlfpsu2lpexit_in;
  input [2:0]txlfpsu3wake_in;
  input [2:0]txmuxdcdexhold_in;
  input [2:0]txmuxdcdorwren_in;
  input [2:0]txoneszeros_in;
  input [2:0]txpcsreset_in;
  input [2:0]txpdelecidlemode_in;
  input [2:0]txpippmen_in;
  input [2:0]txpippmovrden_in;
  input [2:0]txpippmpd_in;
  input [2:0]txpippmsel_in;
  input [2:0]txpisopd_in;
  input [2:0]txpmareset_in;
  input [2:0]txpolarity_in;
  input [2:0]txprbsforceerr_in;
  input [2:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  input [2:0]txqpibiasen_in;
  input [2:0]txqpiweakpup_in;
  input [2:0]txratemode_in;
  input [2:0]txswing_in;
  input [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input [2:0]txusrclk_in;
  input [2:0]txusrclk2_in;
  input [59:0]gtwiz_userdata_tx_in;
  input [47:0]GTHE4_CHANNEL_DRPDI;
  input [47:0]gtrsvd_in;
  input [47:0]pcsrsvdin_in;
  input [59:0]tstin_in;
  input [5:0]rxdfeagcctrl_in;
  input [5:0]rxelecidlemode_in;
  input [5:0]rxmonitorsel_in;
  input [5:0]GTHE4_CHANNEL_RXPD;
  input [5:0]rxpllclksel_in;
  input [5:0]rxsysclksel_in;
  input [5:0]txdeemph_in;
  input [5:0]txpd_in;
  input [5:0]txpllclksel_in;
  input [5:0]txsysclksel_in;
  input [8:0]cpllrefclksel_in;
  input [8:0]loopback_in;
  input [8:0]rxchbondlevel_in;
  input [8:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  input [8:0]GTHE4_CHANNEL_RXRATE;
  input [8:0]txmargin_in;
  input [8:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  input [8:0]txrate_in;
  input [11:0]rxdfecfokfcnum_in;
  input [11:0]rxprbssel_in;
  input [11:0]txprbssel_in;
  input [14:0]rxchbondi_in;
  input [14:0]txdiffctrl_in;
  input [14:0]txpippmstepsize_in;
  input [14:0]txpostcursor_in;
  input [14:0]txprecursor_in;
  input [17:0]txheader_in;
  input [20:0]rxckcalstart_in;
  input [20:0]txmaincursor_in;
  input [20:0]txsequence_in;
  input [23:0]tx8b10bbypass_in;
  input [23:0]txctrl2_in;
  input [23:0]txdataextendrsvd_in;
  input [29:0]GTHE4_CHANNEL_DRPADDR;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  output lopt_5;
  output lopt_6;
  input lopt_7;
  output lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;
  output lopt_12;
  output lopt_13;
  output lopt_14;
  output lopt_15;

  wire [2:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [2:0]GTHE4_CHANNEL_CPLLPD;
  wire [2:0]GTHE4_CHANNEL_CPLLRESET;
  wire [29:0]GTHE4_CHANNEL_DRPADDR;
  wire [47:0]GTHE4_CHANNEL_DRPDI;
  wire [47:0]GTHE4_CHANNEL_DRPDO;
  wire [2:0]GTHE4_CHANNEL_DRPEN;
  wire [2:0]GTHE4_CHANNEL_DRPRDY;
  wire [2:0]GTHE4_CHANNEL_DRPWE;
  wire [2:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [2:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [2:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [8:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [5:0]GTHE4_CHANNEL_RXPD;
  wire [2:0]GTHE4_CHANNEL_RXPMARESET;
  wire [2:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [2:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [2:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [8:0]GTHE4_CHANNEL_RXRATE;
  wire [2:0]GTHE4_CHANNEL_RXRATEMODE;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire [8:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  wire [2:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [2:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  wire [2:0]GTHE4_CHANNEL_TXSYNCOUT;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [2:0]bufgtce_out;
  wire [8:0]bufgtcemask_out;
  wire [26:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [8:0]bufgtrstmask_out;
  wire [0:0]cal_on_rx_debug_out;
  wire [0:0]cal_on_rx_debug_out_0;
  wire [0:0]cal_on_rx_debug_out_1;
  wire [2:0]cdrstepdir_in;
  wire [2:0]cdrstepsq_in;
  wire [2:0]cdrstepsx_in;
  wire [2:0]cfgreset_in;
  wire [2:0]clkrsvd0_in;
  wire [2:0]clkrsvd1_in;
  wire [2:0]cpllfbclklost_out;
  wire [2:0]cpllfreqlock_in;
  wire [2:0]cplllockdetclk_in;
  wire [2:0]cplllocken_in;
  wire [2:0]cpllrefclklost_out;
  wire [8:0]cpllrefclksel_in;
  wire [2:0]dmonfiforeset_in;
  wire [2:0]dmonitorclk_in;
  wire [47:0]dmonitorout_out;
  wire [2:0]dmonitoroutclk_out;
  wire [2:0]drpclk_in;
  wire [2:0]drprst_in;
  wire [2:0]eyescandataerror_out;
  wire [2:0]eyescanreset_in;
  wire [2:0]eyescantrigger_in;
  wire [2:0]freqos_in;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[0] ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[0]_1 ;
  wire [2:0]gtgrefclk_in;
  wire [2:0]gthrxn_in;
  wire [2:0]gthrxp_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtnorthrefclk0_in;
  wire [2:0]gtnorthrefclk1_in;
  wire [2:0]gtrefclk0_in;
  wire [2:0]gtrefclk1_in;
  wire [2:0]gtrefclkmonitor_out;
  wire [47:0]gtrsvd_in;
  wire [2:0]gtrxresetsel_in;
  wire [2:0]gtsouthrefclk0_in;
  wire [2:0]gtsouthrefclk1_in;
  wire [2:0]gttxresetsel_in;
  wire [59:0]gtwiz_userdata_tx_in;
  wire [2:0]incpctrl_in;
  wire [8:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_13;
  wire lopt_14;
  wire lopt_15;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire [2:0]pcieeqrxeqadaptdone_in;
  wire [2:0]pcierategen3_out;
  wire [2:0]pcierateidle_out;
  wire [5:0]pcierateqpllpd_out;
  wire [5:0]pcierateqpllreset_out;
  wire [2:0]pcierstidle_in;
  wire [2:0]pciersttxsyncstart_in;
  wire [2:0]pciesynctxsyncdone_out;
  wire [2:0]pcieusergen3rdy_out;
  wire [2:0]pcieuserphystatusrst_out;
  wire [2:0]pcieuserratedone_in;
  wire [2:0]pcieuserratestart_out;
  wire [47:0]pcsrsvdin_in;
  wire [47:0]pcsrsvdout_out;
  wire [2:0]phystatus_out;
  wire [47:0]pinrsrvdas_out;
  wire [2:0]powerpresent_out;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0freqlock_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1freqlock_in;
  wire [2:0]qpll1refclk_in;
  wire [2:0]resetexception_out;
  wire [2:0]resetovrd_in;
  wire [2:0]rx8b10ben_in;
  wire [2:0]rxafecfoken_in;
  wire [2:0]rxbufreset_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxbyteisaligned_out;
  wire [2:0]rxbyterealign_out;
  wire [2:0]rxcdrfreqreset_in;
  wire [2:0]rxcdrlock_out;
  wire [2:0]rxcdrovrden_in;
  wire [2:0]rxcdrphdone_out;
  wire [2:0]rxcdrreset_in;
  wire [2:0]rxchanbondseq_out;
  wire [2:0]rxchanisaligned_out;
  wire [2:0]rxchanrealign_out;
  wire [2:0]rxchbonden_in;
  wire [14:0]rxchbondi_in;
  wire [8:0]rxchbondlevel_in;
  wire [2:0]rxchbondmaster_in;
  wire [14:0]rxchbondo_out;
  wire [2:0]rxchbondslave_in;
  wire [2:0]rxckcaldone_out;
  wire [2:0]rxckcalreset_in;
  wire [20:0]rxckcalstart_in;
  wire [5:0]rxclkcorcnt_out;
  wire [2:0]rxcominitdet_out;
  wire [2:0]rxcommadet_out;
  wire [2:0]rxcommadeten_in;
  wire [2:0]rxcomsasdet_out;
  wire [2:0]rxcomwakedet_out;
  wire [47:0]rxctrl0_out;
  wire [47:0]rxctrl1_out;
  wire [23:0]rxctrl2_out;
  wire [23:0]rxctrl3_out;
  wire [383:0]rxdata_out;
  wire [23:0]rxdataextendrsvd_out;
  wire [5:0]rxdatavalid_out;
  wire [5:0]rxdfeagcctrl_in;
  wire [2:0]rxdfeagchold_in;
  wire [2:0]rxdfeagcovrden_in;
  wire [11:0]rxdfecfokfcnum_in;
  wire [2:0]rxdfecfokfen_in;
  wire [2:0]rxdfecfokfpulse_in;
  wire [2:0]rxdfecfokhold_in;
  wire [2:0]rxdfecfokovren_in;
  wire [2:0]rxdfekhhold_in;
  wire [2:0]rxdfekhovrden_in;
  wire [2:0]rxdfelfhold_in;
  wire [2:0]rxdfelfovrden_in;
  wire [2:0]rxdfelpmreset_in;
  wire [2:0]rxdfetap10hold_in;
  wire [2:0]rxdfetap10ovrden_in;
  wire [2:0]rxdfetap11hold_in;
  wire [2:0]rxdfetap11ovrden_in;
  wire [2:0]rxdfetap12hold_in;
  wire [2:0]rxdfetap12ovrden_in;
  wire [2:0]rxdfetap13hold_in;
  wire [2:0]rxdfetap13ovrden_in;
  wire [2:0]rxdfetap14hold_in;
  wire [2:0]rxdfetap14ovrden_in;
  wire [2:0]rxdfetap15hold_in;
  wire [2:0]rxdfetap15ovrden_in;
  wire [2:0]rxdfetap2hold_in;
  wire [2:0]rxdfetap2ovrden_in;
  wire [2:0]rxdfetap3hold_in;
  wire [2:0]rxdfetap3ovrden_in;
  wire [2:0]rxdfetap4hold_in;
  wire [2:0]rxdfetap4ovrden_in;
  wire [2:0]rxdfetap5hold_in;
  wire [2:0]rxdfetap5ovrden_in;
  wire [2:0]rxdfetap6hold_in;
  wire [2:0]rxdfetap6ovrden_in;
  wire [2:0]rxdfetap7hold_in;
  wire [2:0]rxdfetap7ovrden_in;
  wire [2:0]rxdfetap8hold_in;
  wire [2:0]rxdfetap8ovrden_in;
  wire [2:0]rxdfetap9hold_in;
  wire [2:0]rxdfetap9ovrden_in;
  wire [2:0]rxdfeuthold_in;
  wire [2:0]rxdfeutovrden_in;
  wire [2:0]rxdfevphold_in;
  wire [2:0]rxdfevpovrden_in;
  wire [2:0]rxdfexyden_in;
  wire [2:0]rxdlybypass_in;
  wire [2:0]rxdlyen_in;
  wire [2:0]rxdlyovrden_in;
  wire [2:0]rxdlysreset_in;
  wire [2:0]rxdlysresetdone_out;
  wire [2:0]rxelecidle_out;
  wire [5:0]rxelecidlemode_in;
  wire [2:0]rxeqtraining_in;
  wire [2:0]rxgearboxslip_in;
  wire [17:0]rxheader_out;
  wire [5:0]rxheadervalid_out;
  wire [2:0]rxlatclk_in;
  wire [2:0]rxlfpstresetdet_out;
  wire [2:0]rxlfpsu2lpexitdet_out;
  wire [2:0]rxlfpsu3wakedet_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmgchold_in;
  wire [2:0]rxlpmgcovrden_in;
  wire [2:0]rxlpmhfhold_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfhold_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxlpmoshold_in;
  wire [2:0]rxlpmosovrden_in;
  wire [2:0]rxmcommaalignen_in;
  wire [23:0]rxmonitorout_out;
  wire [5:0]rxmonitorsel_in;
  wire [2:0]rxoobreset_in;
  wire [2:0]rxoscalreset_in;
  wire [2:0]rxoshold_in;
  wire [2:0]rxosintdone_out;
  wire [2:0]rxosintstarted_out;
  wire [2:0]rxosintstrobedone_out;
  wire [2:0]rxosintstrobestarted_out;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxoutclk_out;
  wire [2:0]rxoutclkfabric_out;
  wire [2:0]rxpcommaalignen_in;
  wire [2:0]rxpcsreset_in;
  wire [2:0]rxphalign_in;
  wire [2:0]rxphaligndone_out;
  wire [2:0]rxphalignen_in;
  wire [2:0]rxphalignerr_out;
  wire [2:0]rxphdlypd_in;
  wire [2:0]rxphdlyreset_in;
  wire [2:0]rxphovrden_in;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxpolarity_in;
  wire [2:0]rxprbscntreset_in;
  wire [2:0]rxprbserr_out;
  wire [2:0]rxprbslocked_out;
  wire [11:0]rxprbssel_in;
  wire [2:0]rxprgdivresetdone_out;
  wire [2:0]rxqpien_in;
  wire [2:0]rxqpisenn_out;
  wire [2:0]rxqpisenp_out;
  wire [2:0]rxratedone_out;
  wire [2:0]rxrecclkout_out;
  wire [2:0]rxresetdone_out;
  wire [2:0]rxslide_in;
  wire [2:0]rxsliderdy_out;
  wire [2:0]rxslipdone_out;
  wire [2:0]rxslipoutclk_in;
  wire [2:0]rxslipoutclkrdy_out;
  wire [2:0]rxslippma_in;
  wire [2:0]rxslippmardy_out;
  wire [5:0]rxstartofseq_out;
  wire [8:0]rxstatus_out;
  wire [2:0]rxsyncallin_in;
  wire [2:0]rxsyncdone_out;
  wire [2:0]rxsyncin_in;
  wire [2:0]rxsyncmode_in;
  wire [2:0]rxsyncout_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxtermination_in;
  wire [2:0]rxusrclk2_in;
  wire [2:0]rxusrclk_in;
  wire [2:0]rxvalid_out;
  wire [2:0]sigvalidclk_in;
  wire [59:0]tstin_in;
  wire [23:0]tx8b10bbypass_in;
  wire [2:0]tx8b10ben_in;
  wire [5:0]txbufstatus_out;
  wire [2:0]txcomfinish_out;
  wire [2:0]txcominit_in;
  wire [2:0]txcomsas_in;
  wire [2:0]txcomwake_in;
  wire [23:0]txctrl2_in;
  wire [23:0]txdataextendrsvd_in;
  wire [2:0]txdccdone_out;
  wire [2:0]txdccforcestart_in;
  wire [2:0]txdccreset_in;
  wire [5:0]txdeemph_in;
  wire [2:0]txdetectrx_in;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txdlysresetdone_out;
  wire [2:0]txelecidle_in;
  wire [17:0]txheader_in;
  wire [2:0]txinhibit_in;
  wire [2:0]txlatclk_in;
  wire [2:0]txlfpstreset_in;
  wire [2:0]txlfpsu2lpexit_in;
  wire [2:0]txlfpsu3wake_in;
  wire [20:0]txmaincursor_in;
  wire [8:0]txmargin_in;
  wire [2:0]txmuxdcdexhold_in;
  wire [2:0]txmuxdcdorwren_in;
  wire [2:0]txoneszeros_in;
  wire [2:0]txoutclk_out;
  wire [2:0]txoutclkfabric_out;
  wire [2:0]txoutclkpcs_out;
  wire [2:0]txpcsreset_in;
  wire [5:0]txpd_in;
  wire [2:0]txpdelecidlemode_in;
  wire [2:0]txphaligndone_out;
  wire [2:0]txphinitdone_out;
  wire [2:0]txpippmen_in;
  wire [2:0]txpippmovrden_in;
  wire [2:0]txpippmpd_in;
  wire [2:0]txpippmsel_in;
  wire [14:0]txpippmstepsize_in;
  wire [2:0]txpisopd_in;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmareset_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [2:0]txqpibiasen_in;
  wire [2:0]txqpisenn_out;
  wire [2:0]txqpisenp_out;
  wire [2:0]txqpiweakpup_in;
  wire [8:0]txrate_in;
  wire [2:0]txratedone_out;
  wire [2:0]txratemode_in;
  wire [2:0]txresetdone_out;
  wire [20:0]txsequence_in;
  wire [2:0]txswing_in;
  wire [2:0]txsyncdone_out;
  wire [5:0]txsysclksel_in;
  wire [2:0]txusrclk2_in;
  wire [2:0]txusrclk_in;

  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_channel channel_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_CPLLPD(GTHE4_CHANNEL_CPLLPD),
        .GTHE4_CHANNEL_CPLLRESET(GTHE4_CHANNEL_CPLLRESET),
        .GTHE4_CHANNEL_DRPADDR(GTHE4_CHANNEL_DRPADDR),
        .GTHE4_CHANNEL_DRPDI(GTHE4_CHANNEL_DRPDI),
        .GTHE4_CHANNEL_DRPDO(GTHE4_CHANNEL_DRPDO),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPD(GTHE4_CHANNEL_RXPD),
        .GTHE4_CHANNEL_RXPMARESET(GTHE4_CHANNEL_RXPMARESET),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .GTHE4_CHANNEL_RXRATE(GTHE4_CHANNEL_RXRATE),
        .GTHE4_CHANNEL_RXRATEMODE(GTHE4_CHANNEL_RXRATEMODE),
        .GTHE4_CHANNEL_RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .GTHE4_CHANNEL_TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .GTHE4_CHANNEL_TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .GTHE4_CHANNEL_TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .GTHE4_CHANNEL_TXSYNCOUT(GTHE4_CHANNEL_TXSYNCOUT),
        .GTHE4_CHANNEL_TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cal_on_rx_debug_out(cal_on_rx_debug_out),
        .cal_on_rx_debug_out_0(cal_on_rx_debug_out_0),
        .cal_on_rx_debug_out_1(cal_on_rx_debug_out_1),
        .cdrstepdir_in(cdrstepdir_in),
        .cdrstepsq_in(cdrstepsq_in),
        .cdrstepsx_in(cdrstepsx_in),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in(cpllfreqlock_in),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .dmonitoroutclk_out(dmonitoroutclk_out),
        .drpclk_in(drpclk_in),
        .drprst_in(drprst_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .freqos_in(freqos_in),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[0] (\gen_powergood_delay.intclk_rrst_n_r_reg[0] ),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 (\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[0]_1 (\gen_powergood_delay.intclk_rrst_n_r_reg[0]_1 ),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtrsvd_in(gtrsvd_in),
        .gtrxresetsel_in(gtrxresetsel_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxresetsel_in(gttxresetsel_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .incpctrl_in(incpctrl_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_10(lopt_10),
        .lopt_11(lopt_11),
        .lopt_12(lopt_12),
        .lopt_13(lopt_13),
        .lopt_14(lopt_14),
        .lopt_15(lopt_15),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .lopt_5(lopt_5),
        .lopt_6(lopt_6),
        .lopt_7(lopt_7),
        .lopt_8(lopt_8),
        .lopt_9(lopt_9),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .powerpresent_out(powerpresent_out),
        .qpll0clk_in(qpll0clk_in),
        .qpll0freqlock_in(qpll0freqlock_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1freqlock_in(qpll1freqlock_in),
        .qpll1refclk_in(qpll1refclk_in),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in(rxafecfoken_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxckcaldone_out(rxckcaldone_out),
        .rxckcalreset_in(rxckcalreset_in),
        .rxckcalstart_in(rxckcalstart_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfecfokfcnum_in(rxdfecfokfcnum_in),
        .rxdfecfokfen_in(rxdfecfokfen_in),
        .rxdfecfokfpulse_in(rxdfecfokfpulse_in),
        .rxdfecfokhold_in(rxdfecfokhold_in),
        .rxdfecfokovren_in(rxdfecfokovren_in),
        .rxdfekhhold_in(rxdfekhhold_in),
        .rxdfekhovrden_in(rxdfekhovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxeqtraining_in(rxeqtraining_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlfpstresetdet_out(rxlfpstresetdet_out),
        .rxlfpsu2lpexitdet_out(rxlfpsu2lpexitdet_out),
        .rxlfpsu3wakedet_out(rxlfpsu3wakedet_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxratedone_out(rxratedone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in(rxtermination_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tstin_in(tstin_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl2_in(txctrl2_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdccdone_out(txdccdone_out),
        .txdccforcestart_in(txdccforcestart_in),
        .txdccreset_in(txdccreset_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txlfpstreset_in(txlfpstreset_in),
        .txlfpsu2lpexit_in(txlfpsu2lpexit_in),
        .txlfpsu3wake_in(txlfpsu3wake_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txmuxdcdexhold_in(txmuxdcdexhold_in),
        .txmuxdcdorwren_in(txmuxdcdorwren_in),
        .txoneszeros_in(txoneszeros_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphaligndone_out(txphaligndone_out),
        .txphinitdone_out(txphinitdone_out),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncdone_out(txsyncdone_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
endmodule

(* ORIG_REF_NAME = "exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper
   (drprdy_common_out,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    DRPDO,
    b0_QPLL_LOCK_DLY2_out,
    gtwiz_reset_qpll0lock_in,
    D,
    E,
    drpclk,
    drpen_common_in,
    drpwe_common_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    Q,
    gtwiz_reset_qpll0reset_out,
    \DRPADDR_reg[9] ,
    \DRPDI_reg[15] ,
    \slv_reg_0x10_reg[10] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[14] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[22] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[9] ,
    dest_out,
    O,
    \b0_QPLL_LOCK_DLY_CNT_reg[16] ,
    \b0_QPLL_LOCK_DLY_CNT_reg[23] );
  output drprdy_common_out;
  output [0:0]qpll0clk_in;
  output [0:0]qpll0refclk_in;
  output [0:0]qpll1clk_in;
  output [0:0]qpll1refclk_in;
  output [15:0]DRPDO;
  output b0_QPLL_LOCK_DLY2_out;
  output [0:0]gtwiz_reset_qpll0lock_in;
  output [23:0]D;
  output [0:0]E;
  input drpclk;
  input drpen_common_in;
  input drpwe_common_in;
  input gtnorthrefclk00_in;
  input gtnorthrefclk01_in;
  input gtnorthrefclk10_in;
  input gtnorthrefclk11_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrefclk1_in;
  input gtsouthrefclk00_in;
  input gtsouthrefclk01_in;
  input gtsouthrefclk10_in;
  input gtsouthrefclk11_in;
  input [1:0]Q;
  input [0:0]gtwiz_reset_qpll0reset_out;
  input [9:0]\DRPADDR_reg[9] ;
  input [15:0]\DRPDI_reg[15] ;
  input [5:0]\slv_reg_0x10_reg[10] ;
  input [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[14] ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[22] ;
  input \b0_QPLL_LOCK_DLY_CNT_reg[9] ;
  input dest_out;
  input [7:0]O;
  input [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[16] ;
  input [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;

  wire [23:0]D;
  wire [9:0]\DRPADDR_reg[9] ;
  wire [15:0]\DRPDI_reg[15] ;
  wire [15:0]DRPDO;
  wire [0:0]E;
  wire [7:0]O;
  wire [1:0]Q;
  wire b0_QPLL_LOCK_DLY2_out;
  wire [3:0]\b0_QPLL_LOCK_DLY_CNT_reg[14] ;
  wire [7:0]\b0_QPLL_LOCK_DLY_CNT_reg[16] ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[22] ;
  wire [6:0]\b0_QPLL_LOCK_DLY_CNT_reg[23] ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[9] ;
  wire dest_out;
  wire drpclk;
  wire drpen_common_in;
  wire drprdy_common_out;
  wire drpwe_common_in;
  wire gtnorthrefclk00_in;
  wire gtnorthrefclk01_in;
  wire gtnorthrefclk10_in;
  wire gtnorthrefclk11_in;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrefclk1_in;
  wire gtsouthrefclk00_in;
  wire gtsouthrefclk01_in;
  wire gtsouthrefclk10_in;
  wire gtsouthrefclk11_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]qpll0clk_in;
  wire [0:0]qpll0refclk_in;
  wire [0:0]qpll1clk_in;
  wire [0:0]qpll1refclk_in;
  wire [5:0]\slv_reg_0x10_reg[10] ;

  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gthe4_common common_inst
       (.D(D),
        .\DRPADDR_reg[9] (\DRPADDR_reg[9] ),
        .\DRPDI_reg[15] (\DRPDI_reg[15] ),
        .DRPDO(DRPDO),
        .E(E),
        .O(O),
        .Q(Q),
        .b0_QPLL_LOCK_DLY2_out(b0_QPLL_LOCK_DLY2_out),
        .\b0_QPLL_LOCK_DLY_CNT_reg[14] (\b0_QPLL_LOCK_DLY_CNT_reg[14] ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[16] (\b0_QPLL_LOCK_DLY_CNT_reg[16] ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[22] (\b0_QPLL_LOCK_DLY_CNT_reg[22] ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[23] (\b0_QPLL_LOCK_DLY_CNT_reg[23] ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[9] (\b0_QPLL_LOCK_DLY_CNT_reg[9] ),
        .dest_out(dest_out),
        .drpclk(drpclk),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .gtnorthrefclk00_in(gtnorthrefclk00_in),
        .gtnorthrefclk01_in(gtnorthrefclk01_in),
        .gtnorthrefclk10_in(gtnorthrefclk10_in),
        .gtnorthrefclk11_in(gtnorthrefclk11_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtsouthrefclk00_in(gtsouthrefclk00_in),
        .gtsouthrefclk01_in(gtsouthrefclk01_in),
        .gtsouthrefclk10_in(gtsouthrefclk10_in),
        .gtsouthrefclk11_in(gtsouthrefclk11_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .qpll0clk_in(qpll0clk_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1refclk_in(qpll1refclk_in),
        .\slv_reg_0x10_reg[10] (\slv_reg_0x10_reg[10] ));
endmodule

(* ORIG_REF_NAME = "exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4
   (gtpowergood_out,
    txsyncdone_out,
    txphaligndone_out,
    bufgtce_out,
    bufgtreset_out,
    cpllfbclklost_out,
    cpllrefclklost_out,
    dmonitoroutclk_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    powerpresent_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxckcaldone_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncout_out,
    rxdata_out,
    dmonitorout_out,
    pcsrsvdout_out,
    pinrsrvdas_out,
    rxctrl0_out,
    rxctrl1_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtcemask_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    rxmonitorout_out,
    bufgtdiv_out,
    drpdo_out,
    drprdy_out,
    rxprgdivresetdone_out,
    rxpmaresetdone_out,
    cplllock_out,
    txprgdivresetdone_out,
    gtwiz_reset_tx_done_out,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    drpaddr_in,
    drpdi_in,
    drpwe_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    rxratemode_in,
    rxrate_in,
    rxpd_in,
    gtwiz_buffbypass_tx_reset_in,
    txusrclk2_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    drprst_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxresetsel_in,
    incpctrl_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxqpien_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxtermination_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdccforcestart_in,
    txdccreset_in,
    txdetectrx_in,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txprbsforceerr_in,
    txqpibiasen_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    txusrclk_in,
    gtwiz_userdata_tx_in,
    gtrsvd_in,
    pcsrsvdin_in,
    tstin_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    rxpllclksel_in,
    rxsysclksel_in,
    txdeemph_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    txmargin_in,
    txrate_in,
    rxdfecfokfcnum_in,
    rxprbssel_in,
    txprbssel_in,
    rxchbondi_in,
    txdiffctrl_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    rxckcalstart_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_rx_reset_in,
    drpen_in,
    rxpmareset_in,
    rxcdrhold_in,
    rxoutclksel_in,
    cpllreset_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4);
  output [2:0]gtpowergood_out;
  output [2:0]txsyncdone_out;
  output [2:0]txphaligndone_out;
  output [2:0]bufgtce_out;
  output [2:0]bufgtreset_out;
  output [2:0]cpllfbclklost_out;
  output [2:0]cpllrefclklost_out;
  output [2:0]dmonitoroutclk_out;
  output [2:0]eyescandataerror_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtrefclkmonitor_out;
  output [2:0]pcierategen3_out;
  output [2:0]pcierateidle_out;
  output [2:0]pciesynctxsyncdone_out;
  output [2:0]pcieusergen3rdy_out;
  output [2:0]pcieuserphystatusrst_out;
  output [2:0]pcieuserratestart_out;
  output [2:0]phystatus_out;
  output [2:0]powerpresent_out;
  output [2:0]resetexception_out;
  output [2:0]rxbyteisaligned_out;
  output [2:0]rxbyterealign_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxcdrphdone_out;
  output [2:0]rxchanbondseq_out;
  output [2:0]rxchanisaligned_out;
  output [2:0]rxchanrealign_out;
  output [2:0]rxckcaldone_out;
  output [2:0]rxcominitdet_out;
  output [2:0]rxcommadet_out;
  output [2:0]rxcomsasdet_out;
  output [2:0]rxcomwakedet_out;
  output [2:0]rxdlysresetdone_out;
  output [2:0]rxelecidle_out;
  output [2:0]rxlfpstresetdet_out;
  output [2:0]rxlfpsu2lpexitdet_out;
  output [2:0]rxlfpsu3wakedet_out;
  output [2:0]rxosintdone_out;
  output [2:0]rxosintstarted_out;
  output [2:0]rxosintstrobedone_out;
  output [2:0]rxosintstrobestarted_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxoutclkfabric_out;
  output [2:0]rxoutclkpcs_out;
  output [2:0]rxphaligndone_out;
  output [2:0]rxphalignerr_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxqpisenn_out;
  output [2:0]rxqpisenp_out;
  output [2:0]rxratedone_out;
  output [2:0]rxrecclkout_out;
  output [2:0]rxresetdone_out;
  output [2:0]rxsliderdy_out;
  output [2:0]rxslipdone_out;
  output [2:0]rxslipoutclkrdy_out;
  output [2:0]rxslippmardy_out;
  output [2:0]rxsyncdone_out;
  output [2:0]rxsyncout_out;
  output [2:0]rxvalid_out;
  output [2:0]txcomfinish_out;
  output [2:0]txdccdone_out;
  output [2:0]txdlysresetdone_out;
  output [2:0]txoutclk_out;
  output [2:0]txoutclkfabric_out;
  output [2:0]txoutclkpcs_out;
  output [2:0]txphinitdone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]txqpisenn_out;
  output [2:0]txqpisenp_out;
  output [2:0]txratedone_out;
  output [2:0]txresetdone_out;
  output [2:0]txsyncout_out;
  output [383:0]rxdata_out;
  output [47:0]dmonitorout_out;
  output [47:0]pcsrsvdout_out;
  output [47:0]pinrsrvdas_out;
  output [47:0]rxctrl0_out;
  output [47:0]rxctrl1_out;
  output [5:0]pcierateqpllpd_out;
  output [5:0]pcierateqpllreset_out;
  output [5:0]rxclkcorcnt_out;
  output [5:0]rxdatavalid_out;
  output [5:0]rxheadervalid_out;
  output [5:0]rxstartofseq_out;
  output [5:0]txbufstatus_out;
  output [8:0]bufgtcemask_out;
  output [8:0]bufgtrstmask_out;
  output [8:0]rxbufstatus_out;
  output [8:0]rxstatus_out;
  output [14:0]rxchbondo_out;
  output [17:0]rxheader_out;
  output [23:0]rxctrl2_out;
  output [23:0]rxctrl3_out;
  output [23:0]rxdataextendrsvd_out;
  output [23:0]rxmonitorout_out;
  output [26:0]bufgtdiv_out;
  output [47:0]drpdo_out;
  output [2:0]drprdy_out;
  output [2:0]rxprgdivresetdone_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]cplllock_out;
  output [2:0]txprgdivresetdone_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  input [29:0]drpaddr_in;
  input [47:0]drpdi_in;
  input [2:0]drpwe_in;
  input [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [2:0]rxratemode_in;
  input [8:0]rxrate_in;
  input [5:0]rxpd_in;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [2:0]txusrclk2_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]cdrstepdir_in;
  input [2:0]cdrstepsq_in;
  input [2:0]cdrstepsx_in;
  input [2:0]cfgreset_in;
  input [2:0]clkrsvd0_in;
  input [2:0]clkrsvd1_in;
  input [2:0]cpllfreqlock_in;
  input [2:0]cplllockdetclk_in;
  input [2:0]cplllocken_in;
  input [2:0]dmonfiforeset_in;
  input [2:0]dmonitorclk_in;
  input [2:0]drpclk_in;
  input [2:0]drprst_in;
  input [2:0]eyescanreset_in;
  input [2:0]eyescantrigger_in;
  input [2:0]freqos_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [2:0]gtrxresetsel_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [2:0]gttxresetsel_in;
  input [2:0]incpctrl_in;
  input [2:0]pcieeqrxeqadaptdone_in;
  input [2:0]pcierstidle_in;
  input [2:0]pciersttxsyncstart_in;
  input [2:0]pcieuserratedone_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0freqlock_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1freqlock_in;
  input [2:0]qpll1refclk_in;
  input [2:0]resetovrd_in;
  input [2:0]rx8b10ben_in;
  input [2:0]rxafecfoken_in;
  input [2:0]rxbufreset_in;
  input [2:0]rxcdrfreqreset_in;
  input [2:0]rxcdrovrden_in;
  input [2:0]rxcdrreset_in;
  input [2:0]rxchbonden_in;
  input [2:0]rxchbondmaster_in;
  input [2:0]rxchbondslave_in;
  input [2:0]rxckcalreset_in;
  input [2:0]rxcommadeten_in;
  input [2:0]rxdfeagchold_in;
  input [2:0]rxdfeagcovrden_in;
  input [2:0]rxdfecfokfen_in;
  input [2:0]rxdfecfokfpulse_in;
  input [2:0]rxdfecfokhold_in;
  input [2:0]rxdfecfokovren_in;
  input [2:0]rxdfekhhold_in;
  input [2:0]rxdfekhovrden_in;
  input [2:0]rxdfelfhold_in;
  input [2:0]rxdfelfovrden_in;
  input [2:0]rxdfelpmreset_in;
  input [2:0]rxdfetap10hold_in;
  input [2:0]rxdfetap10ovrden_in;
  input [2:0]rxdfetap11hold_in;
  input [2:0]rxdfetap11ovrden_in;
  input [2:0]rxdfetap12hold_in;
  input [2:0]rxdfetap12ovrden_in;
  input [2:0]rxdfetap13hold_in;
  input [2:0]rxdfetap13ovrden_in;
  input [2:0]rxdfetap14hold_in;
  input [2:0]rxdfetap14ovrden_in;
  input [2:0]rxdfetap15hold_in;
  input [2:0]rxdfetap15ovrden_in;
  input [2:0]rxdfetap2hold_in;
  input [2:0]rxdfetap2ovrden_in;
  input [2:0]rxdfetap3hold_in;
  input [2:0]rxdfetap3ovrden_in;
  input [2:0]rxdfetap4hold_in;
  input [2:0]rxdfetap4ovrden_in;
  input [2:0]rxdfetap5hold_in;
  input [2:0]rxdfetap5ovrden_in;
  input [2:0]rxdfetap6hold_in;
  input [2:0]rxdfetap6ovrden_in;
  input [2:0]rxdfetap7hold_in;
  input [2:0]rxdfetap7ovrden_in;
  input [2:0]rxdfetap8hold_in;
  input [2:0]rxdfetap8ovrden_in;
  input [2:0]rxdfetap9hold_in;
  input [2:0]rxdfetap9ovrden_in;
  input [2:0]rxdfeuthold_in;
  input [2:0]rxdfeutovrden_in;
  input [2:0]rxdfevphold_in;
  input [2:0]rxdfevpovrden_in;
  input [2:0]rxdfexyden_in;
  input [2:0]rxdlybypass_in;
  input [2:0]rxdlyen_in;
  input [2:0]rxdlyovrden_in;
  input [2:0]rxdlysreset_in;
  input [2:0]rxeqtraining_in;
  input [2:0]rxgearboxslip_in;
  input [2:0]rxlatclk_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmgchold_in;
  input [2:0]rxlpmgcovrden_in;
  input [2:0]rxlpmhfhold_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfhold_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxlpmoshold_in;
  input [2:0]rxlpmosovrden_in;
  input [2:0]rxmcommaalignen_in;
  input [2:0]rxoobreset_in;
  input [2:0]rxoscalreset_in;
  input [2:0]rxoshold_in;
  input [2:0]rxosovrden_in;
  input [2:0]rxpcommaalignen_in;
  input [2:0]rxpcsreset_in;
  input [2:0]rxphalign_in;
  input [2:0]rxphalignen_in;
  input [2:0]rxphdlypd_in;
  input [2:0]rxphdlyreset_in;
  input [2:0]rxphovrden_in;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [2:0]rxqpien_in;
  input [2:0]rxslide_in;
  input [2:0]rxslipoutclk_in;
  input [2:0]rxslippma_in;
  input [2:0]rxsyncallin_in;
  input [2:0]rxsyncin_in;
  input [2:0]rxsyncmode_in;
  input [2:0]rxtermination_in;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [2:0]sigvalidclk_in;
  input [2:0]tx8b10ben_in;
  input [2:0]txcominit_in;
  input [2:0]txcomsas_in;
  input [2:0]txcomwake_in;
  input [2:0]txdccforcestart_in;
  input [2:0]txdccreset_in;
  input [2:0]txdetectrx_in;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [2:0]txlatclk_in;
  input [2:0]txlfpstreset_in;
  input [2:0]txlfpsu2lpexit_in;
  input [2:0]txlfpsu3wake_in;
  input [2:0]txmuxdcdexhold_in;
  input [2:0]txmuxdcdorwren_in;
  input [2:0]txoneszeros_in;
  input [2:0]txpcsreset_in;
  input [2:0]txpdelecidlemode_in;
  input [2:0]txpippmen_in;
  input [2:0]txpippmovrden_in;
  input [2:0]txpippmpd_in;
  input [2:0]txpippmsel_in;
  input [2:0]txpisopd_in;
  input [2:0]txpmareset_in;
  input [2:0]txpolarity_in;
  input [2:0]txprbsforceerr_in;
  input [2:0]txqpibiasen_in;
  input [2:0]txqpiweakpup_in;
  input [2:0]txratemode_in;
  input [2:0]txswing_in;
  input [2:0]txusrclk_in;
  input [59:0]gtwiz_userdata_tx_in;
  input [47:0]gtrsvd_in;
  input [47:0]pcsrsvdin_in;
  input [59:0]tstin_in;
  input [5:0]rxdfeagcctrl_in;
  input [5:0]rxelecidlemode_in;
  input [5:0]rxmonitorsel_in;
  input [5:0]rxpllclksel_in;
  input [5:0]rxsysclksel_in;
  input [5:0]txdeemph_in;
  input [5:0]txpd_in;
  input [5:0]txpllclksel_in;
  input [5:0]txsysclksel_in;
  input [8:0]cpllrefclksel_in;
  input [8:0]loopback_in;
  input [8:0]rxchbondlevel_in;
  input [8:0]txmargin_in;
  input [8:0]txrate_in;
  input [11:0]rxdfecfokfcnum_in;
  input [11:0]rxprbssel_in;
  input [11:0]txprbssel_in;
  input [14:0]rxchbondi_in;
  input [14:0]txdiffctrl_in;
  input [14:0]txpippmstepsize_in;
  input [14:0]txpostcursor_in;
  input [14:0]txprecursor_in;
  input [17:0]txheader_in;
  input [20:0]rxckcalstart_in;
  input [20:0]txmaincursor_in;
  input [20:0]txsequence_in;
  input [23:0]tx8b10bbypass_in;
  input [23:0]txctrl2_in;
  input [23:0]txdataextendrsvd_in;
  input [8:0]txoutclksel_in;
  input [2:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [2:0]drpen_in;
  input [2:0]rxpmareset_in;
  input [2:0]rxcdrhold_in;
  input [8:0]rxoutclksel_in;
  input [2:0]cpllreset_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;

  wire USER_TXPRGDIVRESETDONE_OUT_i_1__0_n_0;
  wire USER_TXPRGDIVRESETDONE_OUT_i_1__1_n_0;
  wire USER_TXPRGDIVRESETDONE_OUT_i_1_n_0;
  wire [2:0]bufgtce_out;
  wire [8:0]bufgtcemask_out;
  wire [26:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [8:0]bufgtrstmask_out;
  wire cal_fail_store_i_1__0_n_0;
  wire cal_fail_store_i_1__1_n_0;
  wire cal_fail_store_i_1_n_0;
  wire cal_on_rx_cal_done;
  wire cal_on_rx_cal_done_15;
  wire cal_on_rx_cal_done_65;
  wire cal_on_rx_cal_fail;
  wire cal_on_rx_cal_fail_14;
  wire cal_on_rx_cal_fail_64;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cplllock_out_34;
  wire cal_on_rx_cplllock_out_84;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllpd_out_36;
  wire cal_on_rx_cpllpd_out_86;
  wire cal_on_rx_cpllreset_out;
  wire cal_on_rx_cpllreset_out_35;
  wire cal_on_rx_cpllreset_out_85;
  wire [10:9]cal_on_rx_debug_out;
  wire [10:9]cal_on_rx_debug_out_48;
  wire [10:9]cal_on_rx_debug_out_98;
  wire [15:15]cal_on_rx_dout;
  wire [15:15]cal_on_rx_dout_0;
  wire [15:15]cal_on_rx_dout_50;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpen_out_30;
  wire cal_on_rx_drpen_out_80;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_drpwe_out_29;
  wire cal_on_rx_drpwe_out_79;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_101;
  wire cal_on_rx_reset_in_103;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_rx_reset_in_sync_37;
  wire cal_on_rx_reset_in_sync_87;
  wire cal_on_tx_cal_done;
  wire cal_on_tx_cal_done_27;
  wire cal_on_tx_cal_done_77;
  wire cal_on_tx_cal_fail;
  wire cal_on_tx_cal_fail_26;
  wire cal_on_tx_cal_fail_76;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cplllock_out_44;
  wire cal_on_tx_cplllock_out_94;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllpd_out_46;
  wire cal_on_tx_cpllpd_out_96;
  wire cal_on_tx_cpllreset_out;
  wire cal_on_tx_cpllreset_out_45;
  wire cal_on_tx_cpllreset_out_95;
  wire [10:9]cal_on_tx_debug_out;
  wire [10:9]cal_on_tx_debug_out_49;
  wire [10:9]cal_on_tx_debug_out_99;
  wire [15:15]cal_on_tx_dout;
  wire [15:15]cal_on_tx_dout_1;
  wire [15:15]cal_on_tx_dout_51;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpen_out_39;
  wire cal_on_tx_drpen_out_89;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_drpwe_out_38;
  wire cal_on_tx_drpwe_out_88;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_100;
  wire cal_on_tx_reset_in_102;
  wire cal_on_tx_reset_in_sync;
  wire cal_on_tx_reset_in_sync_47;
  wire cal_on_tx_reset_in_sync_97;
  wire [2:0]cdrstepdir_in;
  wire [2:0]cdrstepsq_in;
  wire [2:0]cdrstepsx_in;
  wire [2:0]cfgreset_in;
  wire [2:0]clkrsvd0_in;
  wire [2:0]clkrsvd1_in;
  wire [2:0]cpllfbclklost_out;
  wire [2:0]cpllfreqlock_in;
  wire [2:0]cplllock_out;
  wire [2:0]cplllockdetclk_in;
  wire [2:0]cplllocken_in;
  wire cpllpd_int_i_1__0_n_0;
  wire cpllpd_int_i_1__1_n_0;
  wire cpllpd_int_i_1_n_0;
  wire [2:0]cpllrefclklost_out;
  wire [8:0]cpllrefclksel_in;
  wire [2:0]cpllreset_in;
  wire den_i_1__0_n_0;
  wire den_i_1__1_n_0;
  wire den_i_1_n_0;
  wire [2:0]dmonfiforeset_in;
  wire [2:0]dmonitorclk_in;
  wire [47:0]dmonitorout_out;
  wire [2:0]dmonitoroutclk_out;
  wire done_i_1__0_n_0;
  wire done_i_1__1_n_0;
  wire done_i_1_n_0;
  wire [29:0]drpaddr_in;
  wire [2:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drprst_in;
  wire [2:0]drpwe_in;
  wire dwe_i_1__0_n_0;
  wire dwe_i_1__1_n_0;
  wire dwe_i_1_n_0;
  wire [2:0]eyescandataerror_out;
  wire [2:0]eyescanreset_in;
  wire [2:0]eyescantrigger_in;
  wire freq_counter_rst_i_1__0_n_0;
  wire freq_counter_rst_i_1__1_n_0;
  wire freq_counter_rst_i_1_n_0;
  wire [2:0]freqos_in;
  wire \gen_cal_rx_en.cal_fail_store_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cal_fail_store_i_1_n_0 ;
  wire \gen_cal_rx_en.cpllpd_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpllpd_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpllpd_int_i_1_n_0 ;
  wire \gen_cal_rx_en.cpllreset_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpllreset_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpllreset_int_i_1_n_0 ;
  wire \gen_cal_rx_en.den_i_1__0_n_0 ;
  wire \gen_cal_rx_en.den_i_1__1_n_0 ;
  wire \gen_cal_rx_en.den_i_1_n_0 ;
  wire \gen_cal_rx_en.dwe_i_1__0_n_0 ;
  wire \gen_cal_rx_en.dwe_i_1__1_n_0 ;
  wire \gen_cal_rx_en.dwe_i_1_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_1__0_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_1__1_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_i_1_n_0 ;
  wire \gen_cal_rx_en.mask_user_in_i_1__0_n_0 ;
  wire \gen_cal_rx_en.mask_user_in_i_1__1_n_0 ;
  wire \gen_cal_rx_en.mask_user_in_i_1_n_0 ;
  wire \gen_cal_rx_en.rd_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rd_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rd_i_1_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int_i_1_n_0 ;
  wire \gen_cal_rx_en.rxoutclksel_int[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rxoutclksel_int[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rxoutclksel_int[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.status_store_i_1__0_n_0 ;
  wire \gen_cal_rx_en.status_store_i_1__1_n_0 ;
  wire \gen_cal_rx_en.status_store_i_1_n_0 ;
  wire \gen_cal_rx_en.wr_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wr_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wr_i_1_n_0 ;
  wire [2:0]\gen_gtwizard_gthe4.cplllock_ch_int ;
  wire [47:0]\gen_gtwizard_gthe4.drpdo_int ;
  wire [2:0]\gen_gtwizard_gthe4.drprdy_int ;
  wire \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_16 ;
  wire \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_17 ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int ;
  wire [29:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ;
  wire [47:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_105 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_106 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_107 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_108 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_109 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_111 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_112 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_113 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_115 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_120 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_121 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_122 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_123 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_124 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_125 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_126 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_130 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_19 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_2 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_20 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_31 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_32 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_33 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_34 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_37 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_44 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_50 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_52 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_62 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_71 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_72 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_76 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_77 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_78 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_79 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_80 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_81 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_82 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_83 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_84 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_85 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_86 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_105 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_106 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_107 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_108 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_109 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_111 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_112 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_113 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_115 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_120 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_121 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_122 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_123 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_124 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_125 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_126 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_130 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_19 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_2 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_20 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_31 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_32 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_33 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_34 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_37 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_44 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_50 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_52 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_62 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_71 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_72 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_76 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_77 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_78 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_79 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_80 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_81 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_82 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_83 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_84 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_85 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_86 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_105 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_106 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_107 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_108 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_109 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_111 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_112 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_113 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_115 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_120 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_121 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_122 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_123 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_124 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_125 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_126 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_130 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_19 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_2 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_20 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_31 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_32 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_33 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_34 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_37 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_44 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_50 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_52 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_53 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_62 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_71 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_72 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_76 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_77 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_78 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_79 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_80 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_81 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_82 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_83 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_84 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_85 ;
  wire \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_86 ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int ;
  wire [8:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int ;
  wire [8:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_4 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_1 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_4 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_5 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_6 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_1 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_4 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_5 ;
  wire \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_6 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_10 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int__0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [2:0]\gen_gtwizard_gthe4.gtpowergood_int ;
  wire [2:0]\gen_gtwizard_gthe4.rxpmaresetdone_int ;
  wire [2:0]\gen_gtwizard_gthe4.rxprgdivresetdone_int ;
  wire [8:1]\gen_gtwizard_gthe4.rxrate_ch_int ;
  wire [2:2]\gen_gtwizard_gthe4.txdlysreset_int ;
  wire [2:0]\gen_gtwizard_gthe4.txprgdivresetdone_int ;
  wire [0:0]\gen_gtwizard_gthe4.txsyncallin_int ;
  wire [2:0]gtgrefclk_in;
  wire [2:0]gthrxn_in;
  wire [2:0]gthrxp_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtnorthrefclk0_in;
  wire [2:0]gtnorthrefclk1_in;
  wire [2:0]gtpowergood_out;
  wire [2:0]gtrefclk0_in;
  wire [2:0]gtrefclk1_in;
  wire [2:0]gtrefclkmonitor_out;
  wire [47:0]gtrsvd_in;
  wire [2:0]gtrxresetsel_in;
  wire [2:0]gtsouthrefclk0_in;
  wire [2:0]gtsouthrefclk1_in;
  wire [2:0]gttxresetsel_in;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [2:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [59:0]gtwiz_userdata_tx_in;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_3 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_53 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_32 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_82 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_28 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_78 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int ;
  wire [2:2]\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_31 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_81 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_33 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_83 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in0_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in0_in_56 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in0_in_6 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in_57 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in_7 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_17_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_17_in_10 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_17_in_60 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_19_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_19_in_59 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_19_in_9 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in_4 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in_54 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in_5 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in_55 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_20_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_20_in_58 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_20_in_8 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in1_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in1_in_11 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in1_in_61 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in_12 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in_62 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_3_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_3_in_13 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_3_in_63 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done_2 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done_52 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_13_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_13_in_23 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_13_in_73 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_16_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_16_in_22 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_16_in_72 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in_21 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in_71 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_18_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_18_in_20 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_18_in_70 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in10_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in10_in_16 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in10_in_66 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in2_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in2_in_17 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in2_in_67 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in_18 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in_68 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in9_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in9_in_24 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in9_in_74 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in_25 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in_75 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_4_in ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_4_in_19 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_4_in_69 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rd ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rd_42 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rd_92 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclksel_int ;
  wire [2:2]\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclksel_int_40 ;
  wire [2:2]\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclksel_int_90 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txprogdivreset_int ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txprogdivreset_int_41 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txprogdivreset_int_91 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wr ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wr_43 ;
  wire \gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wr_93 ;
  wire [2:0]incpctrl_in;
  wire [8:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_10;
  wire lopt_11;
  wire lopt_12;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire lopt_5;
  wire lopt_6;
  wire lopt_7;
  wire lopt_8;
  wire lopt_9;
  wire mask_user_in_i_1__0_n_0;
  wire mask_user_in_i_1__1_n_0;
  wire mask_user_in_i_1_n_0;
  wire [2:0]pcieeqrxeqadaptdone_in;
  wire [2:0]pcierategen3_out;
  wire [2:0]pcierateidle_out;
  wire [5:0]pcierateqpllpd_out;
  wire [5:0]pcierateqpllreset_out;
  wire [2:0]pcierstidle_in;
  wire [2:0]pciersttxsyncstart_in;
  wire [2:0]pciesynctxsyncdone_out;
  wire [2:0]pcieusergen3rdy_out;
  wire [2:0]pcieuserphystatusrst_out;
  wire [2:0]pcieuserratedone_in;
  wire [2:0]pcieuserratestart_out;
  wire [47:0]pcsrsvdin_in;
  wire [47:0]pcsrsvdout_out;
  wire [2:0]phystatus_out;
  wire [47:0]pinrsrvdas_out;
  wire [2:0]powerpresent_out;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0freqlock_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1freqlock_in;
  wire [2:0]qpll1refclk_in;
  wire rd_i_1__0__1_n_0;
  wire rd_i_1__0_n_0;
  wire rd_i_1__1__0_n_0;
  wire [2:0]resetexception_out;
  wire [2:0]resetovrd_in;
  wire [2:0]rx8b10ben_in;
  wire [2:0]rxafecfoken_in;
  wire [2:0]rxbufreset_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxbyteisaligned_out;
  wire [2:0]rxbyterealign_out;
  wire [2:0]rxcdrfreqreset_in;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxcdrlock_out;
  wire [2:0]rxcdrovrden_in;
  wire [2:0]rxcdrphdone_out;
  wire [2:0]rxcdrreset_in;
  wire [2:0]rxchanbondseq_out;
  wire [2:0]rxchanisaligned_out;
  wire [2:0]rxchanrealign_out;
  wire [2:0]rxchbonden_in;
  wire [14:0]rxchbondi_in;
  wire [8:0]rxchbondlevel_in;
  wire [2:0]rxchbondmaster_in;
  wire [14:0]rxchbondo_out;
  wire [2:0]rxchbondslave_in;
  wire [2:0]rxckcaldone_out;
  wire [2:0]rxckcalreset_in;
  wire [20:0]rxckcalstart_in;
  wire [5:0]rxclkcorcnt_out;
  wire [2:0]rxcominitdet_out;
  wire [2:0]rxcommadet_out;
  wire [2:0]rxcommadeten_in;
  wire [2:0]rxcomsasdet_out;
  wire [2:0]rxcomwakedet_out;
  wire [47:0]rxctrl0_out;
  wire [47:0]rxctrl1_out;
  wire [23:0]rxctrl2_out;
  wire [23:0]rxctrl3_out;
  wire [383:0]rxdata_out;
  wire [23:0]rxdataextendrsvd_out;
  wire [5:0]rxdatavalid_out;
  wire [5:0]rxdfeagcctrl_in;
  wire [2:0]rxdfeagchold_in;
  wire [2:0]rxdfeagcovrden_in;
  wire [11:0]rxdfecfokfcnum_in;
  wire [2:0]rxdfecfokfen_in;
  wire [2:0]rxdfecfokfpulse_in;
  wire [2:0]rxdfecfokhold_in;
  wire [2:0]rxdfecfokovren_in;
  wire [2:0]rxdfekhhold_in;
  wire [2:0]rxdfekhovrden_in;
  wire [2:0]rxdfelfhold_in;
  wire [2:0]rxdfelfovrden_in;
  wire [2:0]rxdfelpmreset_in;
  wire [2:0]rxdfetap10hold_in;
  wire [2:0]rxdfetap10ovrden_in;
  wire [2:0]rxdfetap11hold_in;
  wire [2:0]rxdfetap11ovrden_in;
  wire [2:0]rxdfetap12hold_in;
  wire [2:0]rxdfetap12ovrden_in;
  wire [2:0]rxdfetap13hold_in;
  wire [2:0]rxdfetap13ovrden_in;
  wire [2:0]rxdfetap14hold_in;
  wire [2:0]rxdfetap14ovrden_in;
  wire [2:0]rxdfetap15hold_in;
  wire [2:0]rxdfetap15ovrden_in;
  wire [2:0]rxdfetap2hold_in;
  wire [2:0]rxdfetap2ovrden_in;
  wire [2:0]rxdfetap3hold_in;
  wire [2:0]rxdfetap3ovrden_in;
  wire [2:0]rxdfetap4hold_in;
  wire [2:0]rxdfetap4ovrden_in;
  wire [2:0]rxdfetap5hold_in;
  wire [2:0]rxdfetap5ovrden_in;
  wire [2:0]rxdfetap6hold_in;
  wire [2:0]rxdfetap6ovrden_in;
  wire [2:0]rxdfetap7hold_in;
  wire [2:0]rxdfetap7ovrden_in;
  wire [2:0]rxdfetap8hold_in;
  wire [2:0]rxdfetap8ovrden_in;
  wire [2:0]rxdfetap9hold_in;
  wire [2:0]rxdfetap9ovrden_in;
  wire [2:0]rxdfeuthold_in;
  wire [2:0]rxdfeutovrden_in;
  wire [2:0]rxdfevphold_in;
  wire [2:0]rxdfevpovrden_in;
  wire [2:0]rxdfexyden_in;
  wire [2:0]rxdlybypass_in;
  wire [2:0]rxdlyen_in;
  wire [2:0]rxdlyovrden_in;
  wire [2:0]rxdlysreset_in;
  wire [2:0]rxdlysresetdone_out;
  wire [2:0]rxelecidle_out;
  wire [5:0]rxelecidlemode_in;
  wire [2:0]rxeqtraining_in;
  wire [2:0]rxgearboxslip_in;
  wire [17:0]rxheader_out;
  wire [5:0]rxheadervalid_out;
  wire [2:0]rxlatclk_in;
  wire [2:0]rxlfpstresetdet_out;
  wire [2:0]rxlfpsu2lpexitdet_out;
  wire [2:0]rxlfpsu3wakedet_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmgchold_in;
  wire [2:0]rxlpmgcovrden_in;
  wire [2:0]rxlpmhfhold_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfhold_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxlpmoshold_in;
  wire [2:0]rxlpmosovrden_in;
  wire [2:0]rxmcommaalignen_in;
  wire [23:0]rxmonitorout_out;
  wire [5:0]rxmonitorsel_in;
  wire [2:0]rxoobreset_in;
  wire [2:0]rxoscalreset_in;
  wire [2:0]rxoshold_in;
  wire [2:0]rxosintdone_out;
  wire [2:0]rxosintstarted_out;
  wire [2:0]rxosintstrobedone_out;
  wire [2:0]rxosintstrobestarted_out;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxoutclk_out;
  wire [2:0]rxoutclkfabric_out;
  wire [2:0]rxoutclkpcs_out;
  wire [8:0]rxoutclksel_in;
  wire [2:0]rxpcommaalignen_in;
  wire [2:0]rxpcsreset_in;
  wire [5:0]rxpd_in;
  wire [2:0]rxphalign_in;
  wire [2:0]rxphaligndone_out;
  wire [2:0]rxphalignen_in;
  wire [2:0]rxphalignerr_out;
  wire [2:0]rxphdlypd_in;
  wire [2:0]rxphdlyreset_in;
  wire [2:0]rxphovrden_in;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmareset_in;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxpolarity_in;
  wire [2:0]rxprbscntreset_in;
  wire [2:0]rxprbserr_out;
  wire [2:0]rxprbslocked_out;
  wire [11:0]rxprbssel_in;
  wire [2:0]rxprgdivresetdone_out;
  wire [2:0]rxqpien_in;
  wire [2:0]rxqpisenn_out;
  wire [2:0]rxqpisenp_out;
  wire [8:0]rxrate_in;
  wire [2:0]rxratedone_out;
  wire [2:0]rxratemode_in;
  wire [2:0]rxrecclkout_out;
  wire [2:0]rxresetdone_out;
  wire [2:0]rxslide_in;
  wire [2:0]rxsliderdy_out;
  wire [2:0]rxslipdone_out;
  wire [2:0]rxslipoutclk_in;
  wire [2:0]rxslipoutclkrdy_out;
  wire [2:0]rxslippma_in;
  wire [2:0]rxslippmardy_out;
  wire [5:0]rxstartofseq_out;
  wire [8:0]rxstatus_out;
  wire [2:0]rxsyncallin_in;
  wire [2:0]rxsyncdone_out;
  wire [2:0]rxsyncin_in;
  wire [2:0]rxsyncmode_in;
  wire [2:0]rxsyncout_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxtermination_in;
  wire [2:0]rxusrclk2_in;
  wire [2:0]rxusrclk_in;
  wire [2:0]rxvalid_out;
  wire [2:0]sigvalidclk_in;
  wire status_store_i_1__0_n_0;
  wire status_store_i_1__1_n_0;
  wire status_store_i_1_n_0;
  wire [59:0]tstin_in;
  wire [23:0]tx8b10bbypass_in;
  wire [2:0]tx8b10ben_in;
  wire [5:0]txbufstatus_out;
  wire [2:0]txcomfinish_out;
  wire [2:0]txcominit_in;
  wire [2:0]txcomsas_in;
  wire [2:0]txcomwake_in;
  wire [23:0]txctrl2_in;
  wire [23:0]txdataextendrsvd_in;
  wire [2:0]txdccdone_out;
  wire [2:0]txdccforcestart_in;
  wire [2:0]txdccreset_in;
  wire [5:0]txdeemph_in;
  wire [2:0]txdetectrx_in;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txdlysresetdone_out;
  wire [2:0]txelecidle_in;
  wire [17:0]txheader_in;
  wire [2:0]txinhibit_in;
  wire [2:0]txlatclk_in;
  wire [2:0]txlfpstreset_in;
  wire [2:0]txlfpsu2lpexit_in;
  wire [2:0]txlfpsu3wake_in;
  wire [20:0]txmaincursor_in;
  wire [8:0]txmargin_in;
  wire [2:0]txmuxdcdexhold_in;
  wire [2:0]txmuxdcdorwren_in;
  wire [2:0]txoneszeros_in;
  wire [2:0]txoutclk_out;
  wire [2:0]txoutclkfabric_out;
  wire [2:0]txoutclkpcs_out;
  wire [8:0]txoutclksel_in;
  wire \txoutclksel_int[2]_i_1__0_n_0 ;
  wire \txoutclksel_int[2]_i_1__1_n_0 ;
  wire \txoutclksel_int[2]_i_1_n_0 ;
  wire [2:0]txpcsreset_in;
  wire [5:0]txpd_in;
  wire [2:0]txpdelecidlemode_in;
  wire [2:0]txphaligndone_out;
  wire [2:0]txphinitdone_out;
  wire [2:0]txpippmen_in;
  wire [2:0]txpippmovrden_in;
  wire [2:0]txpippmpd_in;
  wire [2:0]txpippmsel_in;
  wire [14:0]txpippmstepsize_in;
  wire [2:0]txpisopd_in;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmareset_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [2:0]txprgdivresetdone_out;
  wire txprogdivreset_int_i_1__0_n_0;
  wire txprogdivreset_int_i_1__1_n_0;
  wire txprogdivreset_int_i_1_n_0;
  wire [2:0]txqpibiasen_in;
  wire [2:0]txqpisenn_out;
  wire [2:0]txqpisenp_out;
  wire [2:0]txqpiweakpup_in;
  wire [8:0]txrate_in;
  wire [2:0]txratedone_out;
  wire [2:0]txratemode_in;
  wire [2:0]txresetdone_out;
  wire [20:0]txsequence_in;
  wire [2:0]txswing_in;
  wire [2:0]txsyncdone_out;
  wire [2:0]txsyncout_out;
  wire [5:0]txsysclksel_in;
  wire [2:0]txusrclk2_in;
  wire [2:0]txusrclk_in;
  wire wr_i_1__0__1_n_0;
  wire wr_i_1__0_n_0;
  wire wr_i_1__1__0_n_0;

  LUT2 #(
    .INIT(4'h2)) 
    USER_TXPRGDIVRESETDONE_OUT_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_2 ),
        .I1(cal_on_tx_debug_out[9]),
        .O(USER_TXPRGDIVRESETDONE_OUT_i_1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    USER_TXPRGDIVRESETDONE_OUT_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_2 ),
        .I1(cal_on_tx_debug_out_49[9]),
        .O(USER_TXPRGDIVRESETDONE_OUT_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    USER_TXPRGDIVRESETDONE_OUT_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_2 ),
        .I1(cal_on_tx_debug_out_99[9]),
        .O(USER_TXPRGDIVRESETDONE_OUT_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFAEFF0000A200)) 
    cal_fail_store_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_84 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_83 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_106 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_50 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_34 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_20 ),
        .O(cal_fail_store_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFAEFF0000A200)) 
    cal_fail_store_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_84 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_83 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_106 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_50 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_34 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_20 ),
        .O(cal_fail_store_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFAEFF0000A200)) 
    cal_fail_store_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_84 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_83 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_106 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_50 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_34 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_20 ),
        .O(cal_fail_store_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    \cplllock_out[0]_INST_0 
       (.I0(cal_on_rx_cplllock_out),
        .I1(cal_on_tx_cplllock_out),
        .O(cplllock_out[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \cplllock_out[1]_INST_0 
       (.I0(cal_on_rx_cplllock_out_34),
        .I1(cal_on_tx_cplllock_out_44),
        .O(cplllock_out[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \cplllock_out[2]_INST_0 
       (.I0(cal_on_rx_cplllock_out_84),
        .I1(cal_on_tx_cplllock_out_94),
        .O(cplllock_out[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFD000000F0)) 
    cpllpd_int_i_1
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_18_in ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_81 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_80 ),
        .I5(cal_on_tx_cpllpd_out),
        .O(cpllpd_int_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFD000000F0)) 
    cpllpd_int_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in_21 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_18_in_20 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_81 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_80 ),
        .I5(cal_on_tx_cpllpd_out_46),
        .O(cpllpd_int_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFD000000F0)) 
    cpllpd_int_i_1__1
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in_71 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_18_in_70 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_81 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_80 ),
        .I5(cal_on_tx_cpllpd_out_96),
        .O(cpllpd_int_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_76 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_77 ),
        .I4(cal_on_tx_drpen_out),
        .O(den_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_76 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_77 ),
        .I4(cal_on_tx_drpen_out_39),
        .O(den_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    den_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_76 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_77 ),
        .I4(cal_on_tx_drpen_out_89),
        .O(den_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h010101FF01010100)) 
    done_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_122 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_121 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_130 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_124 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_123 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_33 ),
        .O(done_i_1_n_0));
  LUT6 #(
    .INIT(64'h010101FF01010100)) 
    done_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_122 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_121 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_130 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_124 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_123 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_33 ),
        .O(done_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h010101FF01010100)) 
    done_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_122 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_121 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_130 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_124 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_123 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_33 ),
        .O(done_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ),
        .I2(cal_on_tx_drpwe_out),
        .O(dwe_i_1_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ),
        .I2(cal_on_tx_drpwe_out_38),
        .O(dwe_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    dwe_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ),
        .I2(cal_on_tx_drpwe_out_88),
        .O(dwe_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFBF0080C080)) 
    freq_counter_rst_i_1
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_16_in ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_85 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_82 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ),
        .I5(cal_on_tx_debug_out[10]),
        .O(freq_counter_rst_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFBF0080C080)) 
    freq_counter_rst_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_16_in_22 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_85 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_82 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in_21 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ),
        .I5(cal_on_tx_debug_out_49[10]),
        .O(freq_counter_rst_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFBFFFBF0080C080)) 
    freq_counter_rst_i_1__1
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_16_in_72 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_85 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_82 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in_71 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ),
        .I5(cal_on_tx_debug_out_99[10]),
        .O(freq_counter_rst_i_1__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \gen_cal_rx_en.cal_fail_store_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_108 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_120 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_107 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_111 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_32 ),
        .O(\gen_cal_rx_en.cal_fail_store_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \gen_cal_rx_en.cal_fail_store_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_108 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_120 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_107 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_111 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_32 ),
        .O(\gen_cal_rx_en.cal_fail_store_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \gen_cal_rx_en.cal_fail_store_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_108 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_120 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_107 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_111 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_32 ),
        .O(\gen_cal_rx_en.cal_fail_store_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFDFD3000)) 
    \gen_cal_rx_en.cpllpd_int_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_109 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_19_in ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_78 ),
        .I4(cal_on_rx_cpllpd_out),
        .O(\gen_cal_rx_en.cpllpd_int_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFDFD3000)) 
    \gen_cal_rx_en.cpllpd_int_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_109 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_19_in_9 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_78 ),
        .I4(cal_on_rx_cpllpd_out_36),
        .O(\gen_cal_rx_en.cpllpd_int_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFDFD3000)) 
    \gen_cal_rx_en.cpllpd_int_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_109 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_19_in_59 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_78 ),
        .I4(cal_on_rx_cpllpd_out_86),
        .O(\gen_cal_rx_en.cpllpd_int_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \gen_cal_rx_en.cpllreset_int_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_17_in ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_79 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_115 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ),
        .I5(cal_on_rx_cpllreset_out),
        .O(\gen_cal_rx_en.cpllreset_int_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \gen_cal_rx_en.cpllreset_int_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_17_in_10 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_79 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_115 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ),
        .I5(cal_on_rx_cpllreset_out_35),
        .O(\gen_cal_rx_en.cpllreset_int_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFABFF0000A800)) 
    \gen_cal_rx_en.cpllreset_int_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_17_in_60 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_79 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_115 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ),
        .I5(cal_on_rx_cpllreset_out_85),
        .O(\gen_cal_rx_en.cpllreset_int_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    \gen_cal_rx_en.den_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_71 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_72 ),
        .I4(cal_on_rx_drpen_out),
        .O(\gen_cal_rx_en.den_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    \gen_cal_rx_en.den_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_71 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_72 ),
        .I4(cal_on_rx_drpen_out_30),
        .O(\gen_cal_rx_en.den_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFCDFFCC)) 
    \gen_cal_rx_en.den_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_71 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_72 ),
        .I4(cal_on_rx_drpen_out_80),
        .O(\gen_cal_rx_en.den_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.dwe_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ),
        .I2(cal_on_rx_drpwe_out),
        .O(\gen_cal_rx_en.dwe_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.dwe_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ),
        .I2(cal_on_rx_drpwe_out_29),
        .O(\gen_cal_rx_en.dwe_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.dwe_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ),
        .I2(cal_on_rx_drpwe_out_79),
        .O(\gen_cal_rx_en.dwe_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \gen_cal_rx_en.freq_counter_rst_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_125 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_112 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_113 ),
        .I5(cal_on_rx_debug_out[10]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \gen_cal_rx_en.freq_counter_rst_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_125 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_112 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_113 ),
        .I5(cal_on_rx_debug_out_48[10]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFAB000000A8)) 
    \gen_cal_rx_en.freq_counter_rst_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_125 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_112 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_113 ),
        .I5(cal_on_rx_debug_out_98[10]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \gen_cal_rx_en.mask_user_in_i_1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in ),
        .I2(cal_on_rx_cal_fail),
        .I3(cal_on_rx_cal_done),
        .I4(cal_on_rx_debug_out[9]),
        .O(\gen_cal_rx_en.mask_user_in_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \gen_cal_rx_en.mask_user_in_i_1__0 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in_4 ),
        .I2(cal_on_rx_cal_fail_14),
        .I3(cal_on_rx_cal_done_15),
        .I4(cal_on_rx_debug_out_48[9]),
        .O(\gen_cal_rx_en.mask_user_in_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hEEEFEEEE)) 
    \gen_cal_rx_en.mask_user_in_i_1__1 
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in_54 ),
        .I2(cal_on_rx_cal_fail_64),
        .I3(cal_on_rx_cal_done_65),
        .I4(cal_on_rx_debug_out_98[9]),
        .O(\gen_cal_rx_en.mask_user_in_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h55575554)) 
    \gen_cal_rx_en.rd_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in1_in ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in ),
        .I4(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd ),
        .O(\gen_cal_rx_en.rd_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55575554)) 
    \gen_cal_rx_en.rd_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_3 ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in_5 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in1_in_11 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in_4 ),
        .I4(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_32 ),
        .O(\gen_cal_rx_en.rd_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h55575554)) 
    \gen_cal_rx_en.rd_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_53 ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in_55 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in1_in_61 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in_54 ),
        .I4(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_82 ),
        .O(\gen_cal_rx_en.rd_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gen_cal_rx_en.rxcdrhold_int_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_20_in ),
        .I1(cal_on_rx_cal_fail),
        .I2(cal_on_rx_cal_done),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int ),
        .O(\gen_cal_rx_en.rxcdrhold_int_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gen_cal_rx_en.rxcdrhold_int_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_20_in_8 ),
        .I1(cal_on_rx_cal_fail_14),
        .I2(cal_on_rx_cal_done_15),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_28 ),
        .O(\gen_cal_rx_en.rxcdrhold_int_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hABAA)) 
    \gen_cal_rx_en.rxcdrhold_int_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_20_in_58 ),
        .I1(cal_on_rx_cal_fail_64),
        .I2(cal_on_rx_cal_done_65),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_78 ),
        .O(\gen_cal_rx_en.rxcdrhold_int_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.rxoutclksel_int[2]_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_62 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 ),
        .O(\gen_cal_rx_en.rxoutclksel_int[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.rxoutclksel_int[2]_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_31 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_62 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 ),
        .O(\gen_cal_rx_en.rxoutclksel_int[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \gen_cal_rx_en.rxoutclksel_int[2]_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_81 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_62 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 ),
        .O(\gen_cal_rx_en.rxoutclksel_int[2]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_cal_rx_en.status_store_i_1 
       (.I0(cal_on_rx_dout),
        .I1(cal_on_rx_reset_in_sync),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_31 ),
        .O(\gen_cal_rx_en.status_store_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_cal_rx_en.status_store_i_1__0 
       (.I0(cal_on_rx_dout_0),
        .I1(cal_on_rx_reset_in_sync_37),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_3 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in_4 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_31 ),
        .O(\gen_cal_rx_en.status_store_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hEFFF2000)) 
    \gen_cal_rx_en.status_store_i_1__1 
       (.I0(cal_on_rx_dout_50),
        .I1(cal_on_rx_reset_in_sync_87),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_53 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in_54 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_31 ),
        .O(\gen_cal_rx_en.status_store_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    \gen_cal_rx_en.wr_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_3_in ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in0_in ),
        .I4(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in ),
        .I5(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr ),
        .O(\gen_cal_rx_en.wr_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    \gen_cal_rx_en.wr_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_3 ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_3_in_13 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in_7 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in0_in_6 ),
        .I4(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in_12 ),
        .I5(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_33 ),
        .O(\gen_cal_rx_en.wr_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    \gen_cal_rx_en.wr_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_53 ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_3_in_63 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in_57 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in0_in_56 ),
        .I4(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in_62 ),
        .I5(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_83 ),
        .O(\gen_cal_rx_en.wr_i_1__1_n_0 ));
  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper \gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int ),
        .GTHE4_CHANNEL_CPLLPD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int ),
        .GTHE4_CHANNEL_CPLLRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPADDR(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPDI(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPDO(\gen_gtwizard_gthe4.drpdo_int ),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int ),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int ),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int ),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int ),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int ),
        .GTHE4_CHANNEL_GTTXRESET(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int ),
        .GTHE4_CHANNEL_RXOUTCLKPCS(rxoutclkpcs_out),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int ),
        .GTHE4_CHANNEL_RXPD({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_5 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_6 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_5 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_6 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6 }),
        .GTHE4_CHANNEL_RXPMARESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int ),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int ),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int ),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int ),
        .GTHE4_CHANNEL_RXRATE({\gen_gtwizard_gthe4.rxrate_ch_int [8:7],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_4 ,\gen_gtwizard_gthe4.rxrate_ch_int [5:4],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_4 ,\gen_gtwizard_gthe4.rxrate_ch_int [2:1],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_4 }),
        .GTHE4_CHANNEL_RXRATEMODE({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_1 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_1 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1 }),
        .GTHE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTHE4_CHANNEL_TXDLYSRESET(\gen_gtwizard_gthe4.txdlysreset_int ),
        .GTHE4_CHANNEL_TXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int ),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int ),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int ),
        .GTHE4_CHANNEL_TXSYNCALLIN(\gen_gtwizard_gthe4.txsyncallin_int ),
        .GTHE4_CHANNEL_TXSYNCOUT(txsyncout_out),
        .GTHE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cal_on_rx_debug_out(cal_on_rx_debug_out[9]),
        .cal_on_rx_debug_out_0(cal_on_rx_debug_out_48[9]),
        .cal_on_rx_debug_out_1(cal_on_rx_debug_out_98[9]),
        .cdrstepdir_in(cdrstepdir_in),
        .cdrstepsq_in(cdrstepsq_in),
        .cdrstepsx_in(cdrstepsx_in),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in(cpllfreqlock_in),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .dmonitoroutclk_out(dmonitoroutclk_out),
        .drpclk_in(drpclk_in),
        .drprst_in(drprst_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .freqos_in(freqos_in),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[0] (\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12 ),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 (\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_16 ),
        .\gen_powergood_delay.intclk_rrst_n_r_reg[0]_1 (\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_17 ),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtrsvd_in(gtrsvd_in),
        .gtrxresetsel_in(gtrxresetsel_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxresetsel_in(gttxresetsel_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .incpctrl_in(incpctrl_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(gtwiz_userclk_rx_reset_in),
        .lopt_10(lopt_7),
        .lopt_11(lopt_8),
        .lopt_12(lopt_9),
        .lopt_13(lopt_10),
        .lopt_14(lopt_11),
        .lopt_15(lopt_12),
        .lopt_2(lopt_1),
        .lopt_3(lopt_2),
        .lopt_4(gtwiz_userclk_tx_reset_in),
        .lopt_5(lopt_3),
        .lopt_6(lopt_4),
        .lopt_7(gtwiz_gthe4_cpll_cal_bufg_ce_in[1]),
        .lopt_8(lopt_5),
        .lopt_9(lopt_6),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .powerpresent_out(powerpresent_out),
        .qpll0clk_in(qpll0clk_in),
        .qpll0freqlock_in(qpll0freqlock_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1freqlock_in(qpll1freqlock_in),
        .qpll1refclk_in(qpll1refclk_in),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in(rxafecfoken_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxckcaldone_out(rxckcaldone_out),
        .rxckcalreset_in(rxckcalreset_in),
        .rxckcalstart_in(rxckcalstart_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfecfokfcnum_in(rxdfecfokfcnum_in),
        .rxdfecfokfen_in(rxdfecfokfen_in),
        .rxdfecfokfpulse_in(rxdfecfokfpulse_in),
        .rxdfecfokhold_in(rxdfecfokhold_in),
        .rxdfecfokovren_in(rxdfecfokovren_in),
        .rxdfekhhold_in(rxdfekhhold_in),
        .rxdfekhovrden_in(rxdfekhovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxeqtraining_in(rxeqtraining_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlfpstresetdet_out(rxlfpstresetdet_out),
        .rxlfpsu2lpexitdet_out(rxlfpsu2lpexitdet_out),
        .rxlfpsu3wakedet_out(rxlfpsu3wakedet_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxratedone_out(rxratedone_out),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in(rxtermination_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tstin_in(tstin_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl2_in(txctrl2_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdccdone_out(txdccdone_out),
        .txdccforcestart_in(txdccforcestart_in),
        .txdccreset_in(txdccreset_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txlfpstreset_in(txlfpstreset_in),
        .txlfpsu2lpexit_in(txlfpsu2lpexit_in),
        .txlfpsu3wake_in(txlfpsu3wake_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txmuxdcdexhold_in(txmuxdcdexhold_in),
        .txmuxdcdorwren_in(txmuxdcdorwren_in),
        .txoneszeros_in(txoneszeros_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphaligndone_out(txphaligndone_out),
        .txphinitdone_out(txphinitdone_out),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncdone_out(txsyncdone_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int [15:0]),
        .\DO_USR_O_reg[31] (\gen_cal_rx_en.status_store_i_1_n_0 ),
        .\DO_USR_O_reg[47] (status_store_i_1_n_0),
        .GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int [0]),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int [0]),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int [0]),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int [0]),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int [0]),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int [0]),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int [0]),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [2:0]),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int [0]),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int [0]),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int [0]),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int [0]),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int [0]),
        .Q({cal_on_tx_cal_done,cal_on_tx_cal_fail,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_37 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in9_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_13_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_16_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_18_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_44 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_4_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in2_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in10_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 }),
        .\arb_state_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_33 ),
        .cal_fail_store_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_20 ),
        .cal_fail_store_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_34 ),
        .cal_fail_store_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_83 ),
        .cal_fail_store_reg_2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_84 ),
        .cal_fail_store_reg_3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_106 ),
        .cal_fail_store_reg_4(cal_fail_store_i_1_n_0),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_rx_reset_in(cal_on_rx_reset_in_103),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .cal_on_tx_reset_in(cal_on_tx_reset_in_102),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\cpll_cal_state_reg[13] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_80 ),
        .\cpll_cal_state_reg[14] (cpllpd_int_i_1_n_0),
        .\cpll_cal_state_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ),
        .\cpll_cal_state_reg[15]_0 (freq_counter_rst_i_1_n_0),
        .\cpll_cal_state_reg[19] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_2 ),
        .\cpll_cal_state_reg[21] ({\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_76 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_77 }),
        .\cpll_cal_state_reg[28] (txprogdivreset_int_i_1_n_0),
        .\cpll_cal_state_reg[29] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_52 ),
        .\cpll_cal_state_reg[30] (mask_user_in_i_1_n_0),
        .\cpll_cal_state_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_19 ),
        .cpllpd_int_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_81 ),
        .done_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_123 ),
        .done_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_124 ),
        .done_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_130 ),
        .\drp_state_reg[1] ({\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_121 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_122 }),
        .\drp_state_reg[1]_0 (done_i_1_n_0),
        .\drp_state_reg[4] (dwe_i_1_n_0),
        .\drp_state_reg[5] (den_i_1_n_0),
        .\drp_state_reg[6] (wr_i_1__0_n_0),
        .\drp_state_reg[6]_0 (rd_i_1__0_n_0),
        .drpaddr_in(drpaddr_in[9:0]),
        .drpclk_in(drpclk_in[0]),
        .drpdi_in(drpdi_in[15:0]),
        .drpen_in(drpen_in[0]),
        .drprdy_out(drprdy_out[0]),
        .drprst_in(drprst_in[0]),
        .drpwe_in(drpwe_in[0]),
        .freq_counter_rst_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_82 ),
        .freq_counter_rst_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_85 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_32 ),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_108 ),
        .\gen_cal_rx_en.cal_fail_store_reg_1 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_111 ),
        .\gen_cal_rx_en.cal_fail_store_reg_2 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ),
        .\gen_cal_rx_en.cal_fail_store_reg_3 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_120 ),
        .\gen_cal_rx_en.cal_fail_store_reg_4 (\gen_cal_rx_en.cal_fail_store_i_1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.mask_user_in_i_1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_109 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_cal_rx_en.cpllreset_int_i_1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[11] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_79 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_78 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] ({\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_71 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_72 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_107 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_31 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[7] (\gen_cal_rx_en.rxcdrhold_int_i_1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.cpllpd_int_i_1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_113 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ),
        .\gen_cal_rx_en.cpllreset_int_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_115 ),
        .\gen_cal_rx_en.drp_state_reg[4] (\gen_cal_rx_en.dwe_i_1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[5] (\gen_cal_rx_en.den_i_1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] (\gen_cal_rx_en.wr_i_1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.rd_i_1_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_112 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_125 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_1 (\gen_cal_rx_en.freq_counter_rst_i_1_n_0 ),
        .\gen_cal_rx_en.rd (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.rxcdrhold_int (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxcdrhold_int_reg ({cal_on_rx_cal_done,cal_on_rx_cal_fail,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_3_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in1_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_17_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_19_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_20_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_62 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in0_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 }),
        .\gen_cal_rx_en.rxoutclksel_int (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2] (\gen_cal_rx_en.rxoutclksel_int[2]_i_1_n_0 ),
        .\gen_cal_rx_en.wr (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in[0]),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[17:0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17:0]),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_meta_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int [2:0]),
        .i_in_meta_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int [9:0]),
        .i_in_meta_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int [15:0]),
        .i_in_out_reg(USER_TXPRGDIVRESETDONE_OUT_i_1_n_0),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .lopt(lopt_1),
        .lopt_1(lopt_2),
        .lopt_2(lopt_3),
        .lopt_3(lopt_4),
        .out(gtpowergood_out[0]),
        .\progdiv_cfg_store_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_50 ),
        .rd(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rd ),
        .rd_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_126 ),
        .rxcdrhold_in(rxcdrhold_in[0]),
        .rxoutclk_out(rxoutclk_out[0]),
        .rxoutclksel_in(rxoutclksel_in[2:0]),
        .\state_reg[0] (cal_on_tx_debug_out),
        .\state_reg[0]_0 (cal_on_rx_debug_out),
        .status_store_reg({cal_on_tx_dout,cal_on_rx_dout,drpdo_out[15:0]}),
        .status_store_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_105 ),
        .txoutclk_out(txoutclk_out[0]),
        .txoutclksel_in(txoutclksel_in[2:0]),
        .txoutclksel_int(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclksel_int ),
        .\txoutclksel_int_reg[2] (\txoutclksel_int[2]_i_1_n_0 ),
        .txprgdivresetdone_out(txprgdivresetdone_out[0]),
        .txprogdivreset_int(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txprogdivreset_int ),
        .txprogdivreset_int_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_53 ),
        .wr(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wr ),
        .wr_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_86 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_3 \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int [31:16]),
        .\DO_USR_O_reg[31] (\gen_cal_rx_en.status_store_i_1__0_n_0 ),
        .\DO_USR_O_reg[47] (status_store_i_1__0_n_0),
        .GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int [1]),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int [1]),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int [1]),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int [1]),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int [1]),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int [1]),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int [1]),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [5:3]),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int [1]),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int [1]),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int [1]),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int [1]),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int [1]),
        .Q({cal_on_tx_cal_done_27,cal_on_tx_cal_fail_26,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_37 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in_25 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in9_in_24 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_13_in_23 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_16_in_22 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in_21 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_18_in_20 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_44 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_4_in_19 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in_18 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in2_in_17 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in10_in_16 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 }),
        .\arb_state_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_33 ),
        .cal_fail_store_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_20 ),
        .cal_fail_store_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_34 ),
        .cal_fail_store_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_83 ),
        .cal_fail_store_reg_2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_84 ),
        .cal_fail_store_reg_3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_106 ),
        .cal_fail_store_reg_4(cal_fail_store_i_1__0_n_0),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out_34),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out_36),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out_35),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out_30),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out_29),
        .cal_on_rx_reset_in(cal_on_rx_reset_in_101),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync_37),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out_44),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out_46),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out_45),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out_39),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out_38),
        .cal_on_tx_reset_in(cal_on_tx_reset_in_100),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync_47),
        .\cpll_cal_state_reg[13] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_80 ),
        .\cpll_cal_state_reg[14] (cpllpd_int_i_1__0_n_0),
        .\cpll_cal_state_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ),
        .\cpll_cal_state_reg[15]_0 (freq_counter_rst_i_1__0_n_0),
        .\cpll_cal_state_reg[19] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_2 ),
        .\cpll_cal_state_reg[21] ({\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done_2 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_76 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_77 }),
        .\cpll_cal_state_reg[28] (txprogdivreset_int_i_1__0_n_0),
        .\cpll_cal_state_reg[29] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_52 ),
        .\cpll_cal_state_reg[30] (mask_user_in_i_1__0_n_0),
        .\cpll_cal_state_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_19 ),
        .cpllpd_int_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_81 ),
        .done_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_123 ),
        .done_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_124 ),
        .done_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_130 ),
        .\drp_state_reg[1] ({\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_121 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_122 }),
        .\drp_state_reg[1]_0 (done_i_1__0_n_0),
        .\drp_state_reg[4] (dwe_i_1__0_n_0),
        .\drp_state_reg[5] (den_i_1__0_n_0),
        .\drp_state_reg[6] (wr_i_1__0__1_n_0),
        .\drp_state_reg[6]_0 (rd_i_1__0__1_n_0),
        .drpaddr_in(drpaddr_in[19:10]),
        .drpclk_in(drpclk_in[1]),
        .drpdi_in(drpdi_in[31:16]),
        .drpen_in(drpen_in[1]),
        .drprdy_out(drprdy_out[1]),
        .drprst_in(drprst_in[1]),
        .drpwe_in(drpwe_in[1]),
        .freq_counter_rst_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_82 ),
        .freq_counter_rst_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_85 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_32 ),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_108 ),
        .\gen_cal_rx_en.cal_fail_store_reg_1 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_111 ),
        .\gen_cal_rx_en.cal_fail_store_reg_2 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ),
        .\gen_cal_rx_en.cal_fail_store_reg_3 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_120 ),
        .\gen_cal_rx_en.cal_fail_store_reg_4 (\gen_cal_rx_en.cal_fail_store_i_1__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.mask_user_in_i_1__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_109 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_cal_rx_en.cpllreset_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[11] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_79 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_78 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] ({\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_3 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_71 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_72 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_107 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_31 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[7] (\gen_cal_rx_en.rxcdrhold_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.cpllpd_int_i_1__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_113 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ),
        .\gen_cal_rx_en.cpllreset_int_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_115 ),
        .\gen_cal_rx_en.drp_state_reg[4] (\gen_cal_rx_en.dwe_i_1__0_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[5] (\gen_cal_rx_en.den_i_1__0_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] (\gen_cal_rx_en.wr_i_1__0_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.rd_i_1__0_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_112 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_125 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_1 (\gen_cal_rx_en.freq_counter_rst_i_1__0_n_0 ),
        .\gen_cal_rx_en.rd (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_32 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_28 ),
        .\gen_cal_rx_en.rxcdrhold_int_reg ({cal_on_rx_cal_done_15,cal_on_rx_cal_fail_14,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_3_in_13 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in_12 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in1_in_11 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_17_in_10 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_19_in_9 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_20_in_8 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_62 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in_7 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in0_in_6 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in_5 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in_4 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 }),
        .\gen_cal_rx_en.rxoutclksel_int (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_31 ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2] (\gen_cal_rx_en.rxoutclksel_int[2]_i_1__0_n_0 ),
        .\gen_cal_rx_en.wr (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_33 ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in[1]),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[35:18]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[35:18]),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_meta_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int [5:3]),
        .i_in_meta_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int [19:10]),
        .i_in_meta_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int [31:16]),
        .i_in_out_reg(USER_TXPRGDIVRESETDONE_OUT_i_1__0_n_0),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .lopt(lopt_5),
        .lopt_1(lopt_6),
        .lopt_2(lopt_7),
        .lopt_3(lopt_8),
        .out(gtpowergood_out[1]),
        .\progdiv_cfg_store_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_50 ),
        .rd(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rd_42 ),
        .rd_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_126 ),
        .rxcdrhold_in(rxcdrhold_in[1]),
        .rxoutclk_out(rxoutclk_out[1]),
        .rxoutclksel_in(rxoutclksel_in[5:3]),
        .\state_reg[0] (cal_on_tx_debug_out_49),
        .\state_reg[0]_0 (cal_on_rx_debug_out_48),
        .status_store_reg({cal_on_tx_dout_1,cal_on_rx_dout_0,drpdo_out[31:16]}),
        .status_store_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_105 ),
        .txoutclk_out(txoutclk_out[1]),
        .txoutclksel_in(txoutclksel_in[5:3]),
        .txoutclksel_int(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclksel_int_40 ),
        .\txoutclksel_int_reg[2] (\txoutclksel_int[2]_i_1__0_n_0 ),
        .txprgdivresetdone_out(txprgdivresetdone_out[1]),
        .txprogdivreset_int(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txprogdivreset_int_41 ),
        .txprogdivreset_int_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_53 ),
        .wr(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wr_43 ),
        .wr_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_86 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_4 \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst 
       (.D(\gen_gtwizard_gthe4.drpdo_int [47:32]),
        .\DO_USR_O_reg[31] (\gen_cal_rx_en.status_store_i_1__1_n_0 ),
        .\DO_USR_O_reg[47] (status_store_i_1__1_n_0),
        .GTHE4_CHANNEL_CPLLLOCK(\gen_gtwizard_gthe4.cplllock_ch_int [2]),
        .GTHE4_CHANNEL_DRPEN(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpen_cpll_cal_int [2]),
        .GTHE4_CHANNEL_DRPRDY(\gen_gtwizard_gthe4.drprdy_int [2]),
        .GTHE4_CHANNEL_DRPWE(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpwe_cpll_cal_int [2]),
        .GTHE4_CHANNEL_GTPOWERGOOD(\gen_gtwizard_gthe4.gtpowergood_int [2]),
        .GTHE4_CHANNEL_GTRXRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gtrxreset_cpll_cal_int [2]),
        .GTHE4_CHANNEL_RXCDRHOLD(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxcdrhold_cpll_cal_int [2]),
        .GTHE4_CHANNEL_RXOUTCLKSEL(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxoutclksel_cpll_cal_int [8:6]),
        .GTHE4_CHANNEL_RXPMARESETDONE(\gen_gtwizard_gthe4.rxpmaresetdone_int [2]),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(\gen_gtwizard_gthe4.rxprgdivresetdone_int [2]),
        .GTHE4_CHANNEL_RXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxprogdivreset_cpll_cal_int [2]),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(\gen_gtwizard_gthe4.txprgdivresetdone_int [2]),
        .GTHE4_CHANNEL_TXPROGDIVRESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txprogdivreset_cpll_cal_int [2]),
        .Q({cal_on_tx_cal_done_77,cal_on_tx_cal_fail_76,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_37 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in_75 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in9_in_74 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_13_in_73 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_16_in_72 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_17_in_71 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_18_in_70 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_44 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_4_in_69 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in_68 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in2_in_67 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in10_in_66 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 }),
        .\arb_state_reg[2] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_33 ),
        .cal_fail_store_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_20 ),
        .cal_fail_store_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_34 ),
        .cal_fail_store_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_83 ),
        .cal_fail_store_reg_2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_84 ),
        .cal_fail_store_reg_3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_106 ),
        .cal_fail_store_reg_4(cal_fail_store_i_1__1_n_0),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out_84),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out_86),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out_85),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out_80),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out_79),
        .cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync_87),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out_94),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out_96),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out_95),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out_89),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out_88),
        .cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync_97),
        .\cpll_cal_state_reg[13] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_80 ),
        .\cpll_cal_state_reg[14] (cpllpd_int_i_1__1_n_0),
        .\cpll_cal_state_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_51 ),
        .\cpll_cal_state_reg[15]_0 (freq_counter_rst_i_1__1_n_0),
        .\cpll_cal_state_reg[19] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_2 ),
        .\cpll_cal_state_reg[21] ({\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done_52 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_74 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_75 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_76 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_77 }),
        .\cpll_cal_state_reg[28] (txprogdivreset_int_i_1__1_n_0),
        .\cpll_cal_state_reg[29] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_52 ),
        .\cpll_cal_state_reg[30] (mask_user_in_i_1__1_n_0),
        .\cpll_cal_state_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_19 ),
        .cpllpd_int_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_81 ),
        .done_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_123 ),
        .done_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_124 ),
        .done_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_130 ),
        .\drp_state_reg[1] ({\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_121 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_122 }),
        .\drp_state_reg[1]_0 (done_i_1__1_n_0),
        .\drp_state_reg[4] (dwe_i_1__1_n_0),
        .\drp_state_reg[5] (den_i_1__1_n_0),
        .\drp_state_reg[6] (wr_i_1__1__0_n_0),
        .\drp_state_reg[6]_0 (rd_i_1__1__0_n_0),
        .drpaddr_in(drpaddr_in[29:20]),
        .drpclk_in(drpclk_in[2]),
        .drpdi_in(drpdi_in[47:32]),
        .drpen_in(drpen_in[2]),
        .drprdy_out(drprdy_out[2]),
        .drprst_in(drprst_in[2]),
        .drpwe_in(drpwe_in[2]),
        .freq_counter_rst_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_82 ),
        .freq_counter_rst_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_85 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_32 ),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_108 ),
        .\gen_cal_rx_en.cal_fail_store_reg_1 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_111 ),
        .\gen_cal_rx_en.cal_fail_store_reg_2 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_116 ),
        .\gen_cal_rx_en.cal_fail_store_reg_3 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_120 ),
        .\gen_cal_rx_en.cal_fail_store_reg_4 (\gen_cal_rx_en.cal_fail_store_i_1__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.mask_user_in_i_1__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_109 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_cal_rx_en.cpllreset_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[11] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_110 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_79 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_78 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] ({\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.drp_done_53 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_69 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_70 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_71 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_72 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_107 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[3] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_31 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[7] (\gen_cal_rx_en.rxcdrhold_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.cpllpd_int_i_1__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_113 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_114 ),
        .\gen_cal_rx_en.cpllreset_int_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_115 ),
        .\gen_cal_rx_en.drp_state_reg[4] (\gen_cal_rx_en.dwe_i_1__1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[5] (\gen_cal_rx_en.den_i_1__1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] (\gen_cal_rx_en.wr_i_1__1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.rd_i_1__1_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_112 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_125 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_1 (\gen_cal_rx_en.freq_counter_rst_i_1__1_n_0 ),
        .\gen_cal_rx_en.rd (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rd_82 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxcdrhold_int_78 ),
        .\gen_cal_rx_en.rxcdrhold_int_reg ({cal_on_rx_cal_done_65,cal_on_rx_cal_fail_64,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_3_in_63 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in_62 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_2_in1_in_61 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_17_in_60 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_19_in_59 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_20_in_58 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_62 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in_57 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_0_in0_in_56 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in_55 ,\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/p_1_in2_in_54 ,\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_67 }),
        .\gen_cal_rx_en.rxoutclksel_int (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_81 ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2] (\gen_cal_rx_en.rxoutclksel_int[2]_i_1__1_n_0 ),
        .\gen_cal_rx_en.wr (\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i/gen_cal_rx_en.wr_83 ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in[2]),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[53:36]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[53:36]),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_meta_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int [8:6]),
        .i_in_meta_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int [29:20]),
        .i_in_meta_reg_1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int [47:32]),
        .i_in_out_reg(USER_TXPRGDIVRESETDONE_OUT_i_1__1_n_0),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .lopt(lopt_9),
        .lopt_1(lopt_10),
        .lopt_2(lopt_11),
        .lopt_3(lopt_12),
        .out(gtpowergood_out[2]),
        .\progdiv_cfg_store_reg[15] (\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_50 ),
        .rd(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rd_92 ),
        .rd_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_126 ),
        .rxcdrhold_in(rxcdrhold_in[2]),
        .rxoutclk_out(rxoutclk_out[2]),
        .rxoutclksel_in(rxoutclksel_in[8:6]),
        .\state_reg[0] (cal_on_tx_debug_out_99),
        .\state_reg[0]_0 (cal_on_rx_debug_out_98),
        .status_store_reg({cal_on_tx_dout_51,cal_on_rx_dout_50,drpdo_out[47:32]}),
        .status_store_reg_0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_105 ),
        .txoutclk_out(txoutclk_out[2]),
        .txoutclksel_in(txoutclksel_in[8:6]),
        .txoutclksel_int(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclksel_int_90 ),
        .\txoutclksel_int_reg[2] (\txoutclksel_int[2]_i_1__1_n_0 ),
        .txprgdivresetdone_out(txprgdivresetdone_out[2]),
        .txprogdivreset_int(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txprogdivreset_int_91 ),
        .txprogdivreset_int_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_53 ),
        .wr(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wr_93 ),
        .wr_reg(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_86 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst 
       (.CLK(rxoutclkpcs_out[0]),
        .DEN_O_reg(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12 ),
        .GTHE4_CHANNEL_RXPD({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_5 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_6 }),
        .GTHE4_CHANNEL_RXPMARESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int [0]),
        .GTHE4_CHANNEL_RXRATE({\gen_gtwizard_gthe4.rxrate_ch_int [2:1],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_4 }),
        .GTHE4_CHANNEL_RXRATEMODE(\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1 ),
        .\gen_cal_rx_en.mask_user_in_reg (cal_on_rx_debug_out[9]),
        .out(gtpowergood_out[0]),
        .rxpd_in(rxpd_in[1:0]),
        .rxpmareset_in(rxpmareset_in[0]),
        .rxrate_in(rxrate_in[2:0]),
        .rxratemode_in(rxratemode_in[0]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood_5 \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst 
       (.CLK(rxoutclkpcs_out[1]),
        .DEN_O_reg(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_16 ),
        .GTHE4_CHANNEL_RXPD({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_5 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_6 }),
        .GTHE4_CHANNEL_RXPMARESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int [1]),
        .GTHE4_CHANNEL_RXRATE({\gen_gtwizard_gthe4.rxrate_ch_int [5:4],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_4 }),
        .GTHE4_CHANNEL_RXRATEMODE(\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[1].delay_powergood_inst_n_1 ),
        .\gen_cal_rx_en.mask_user_in_reg (cal_on_rx_debug_out_48[9]),
        .out(gtpowergood_out[1]),
        .rxpd_in(rxpd_in[3:2]),
        .rxpmareset_in(rxpmareset_in[1]),
        .rxrate_in(rxrate_in[5:3]),
        .rxratemode_in(rxratemode_in[1]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood_6 \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst 
       (.CLK(rxoutclkpcs_out[2]),
        .DEN_O_reg(\gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst_n_17 ),
        .GTHE4_CHANNEL_RXPD({\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_5 ,\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_6 }),
        .GTHE4_CHANNEL_RXPMARESET(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.rxpmareset_cpll_cal_int [2]),
        .GTHE4_CHANNEL_RXRATE({\gen_gtwizard_gthe4.rxrate_ch_int [8:7],\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_4 }),
        .GTHE4_CHANNEL_RXRATEMODE(\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[2].delay_powergood_inst_n_1 ),
        .\gen_cal_rx_en.mask_user_in_reg (cal_on_rx_debug_out_98[9]),
        .out(gtpowergood_out[2]),
        .rxpd_in(rxpd_in[5:4]),
        .rxpmareset_in(rxpmareset_in[2]),
        .rxrate_in(rxrate_in[8:6]),
        .rxratemode_in(rxratemode_in[2]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out[0]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_7 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out[0]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_8 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_rxresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out[1]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_9 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[1].bit_synchronizer_txresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out[1]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_10 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_rxresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .rxresetdone_out(rxresetdone_out[2]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_11 \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[2].bit_synchronizer_txresetdone_inst 
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .txresetdone_out(txresetdone_out[2]));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int 
       (.I0(gtpowergood_out[0]),
        .I1(gtpowergood_out[2]),
        .I2(gtpowergood_out[1]),
        .O(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gtwiz_reset \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst 
       (.DEN_O_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ),
        .GTHE4_CHANNEL_GTTXRESET(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gttxreset_int ),
        .GTHE4_CHANNEL_RXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxuserrdy_int ),
        .GTHE4_CHANNEL_TXUSERRDY(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txuserrdy_int ),
        .USER_CPLLLOCK_OUT_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int__0 ),
        .cal_on_rx_reset_in(cal_on_rx_reset_in_103),
        .cal_on_tx_reset_in(cal_on_tx_reset_in_102),
        .cpllreset_in(cpllreset_in),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_meta_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_txprogdivreset_int ),
        .in0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtpowergood_int__0 ),
        .rst_in_out_reg(cal_on_rx_reset_in_101),
        .rst_in_out_reg_0(cal_on_tx_reset_in_100),
        .rst_in_out_reg_1(cal_on_rx_reset_in),
        .rst_in_out_reg_2(cal_on_tx_reset_in),
        .rst_in_sync2_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_10 ),
        .rxpllclksel_in(rxpllclksel_in),
        .rxusrclk2_in(rxusrclk2_in[0]),
        .txpllclksel_in(txpllclksel_in),
        .txusrclk2_in(txusrclk2_in[0]));
  LUT6 #(
    .INIT(64'hEEE0EEE0EEE00000)) 
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int 
       (.I0(cal_on_tx_cplllock_out),
        .I1(cal_on_rx_cplllock_out),
        .I2(cal_on_rx_cplllock_out_84),
        .I3(cal_on_tx_cplllock_out_94),
        .I4(cal_on_rx_cplllock_out_34),
        .I5(cal_on_tx_cplllock_out_44),
        .O(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_plllock_rx_int__0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int 
       (.I0(rxcdrlock_out[0]),
        .I1(rxcdrlock_out[2]),
        .I2(rxcdrlock_out[1]),
        .O(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxcdrlock_int__0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gtwiz_buffbypass_tx \gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst 
       (.GTHE4_CHANNEL_TXDLYSRESET(\gen_gtwizard_gthe4.txdlysreset_int ),
        .GTHE4_CHANNEL_TXSYNCALLIN(\gen_gtwizard_gthe4.txsyncallin_int ),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .rst_in_out_reg(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_10 ),
        .txphaligndone_out(txphaligndone_out),
        .txsyncdone_out(txsyncdone_out[0]),
        .txusrclk2_in(txusrclk2_in[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(cal_on_rx_cpllpd_out),
        .I1(cal_on_tx_cpllpd_out),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(cal_on_rx_cpllreset_out),
        .I1(cal_on_tx_cpllreset_out),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(cal_on_rx_cpllpd_out_36),
        .I1(cal_on_tx_cpllpd_out_46),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(cal_on_rx_cpllreset_out_35),
        .I1(cal_on_tx_cpllreset_out_45),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int [1]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_1 
       (.I0(cal_on_rx_cpllpd_out_86),
        .I1(cal_on_tx_cpllpd_out_96),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllpd_cpll_cal_int [2]));
  LUT2 #(
    .INIT(4'hE)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_2 
       (.I0(cal_on_rx_cpllreset_out_85),
        .I1(cal_on_tx_cpllreset_out_95),
        .O(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpllreset_cpll_cal_int [2]));
  LUT5 #(
    .INIT(32'hFFF1FFF0)) 
    mask_user_in_i_1
       (.I0(cal_on_tx_cal_fail),
        .I1(cal_on_tx_cal_done),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in10_in ),
        .I4(cal_on_tx_debug_out[9]),
        .O(mask_user_in_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFF1FFF0)) 
    mask_user_in_i_1__0
       (.I0(cal_on_tx_cal_fail_26),
        .I1(cal_on_tx_cal_done_27),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in10_in_16 ),
        .I4(cal_on_tx_debug_out_49[9]),
        .O(mask_user_in_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFF1FFF0)) 
    mask_user_in_i_1__1
       (.I0(cal_on_tx_cal_fail_76),
        .I1(cal_on_tx_cal_done_77),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in10_in_66 ),
        .I4(cal_on_tx_debug_out_99[9]),
        .O(mask_user_in_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_4_in ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in2_in ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_126 ),
        .I5(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rd ),
        .O(rd_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__0__1
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done_2 ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_4_in_19 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in_18 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in2_in_17 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_126 ),
        .I5(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rd_42 ),
        .O(rd_i_1__0__1_n_0));
  LUT6 #(
    .INIT(64'h5555555755555554)) 
    rd_i_1__1__0
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done_52 ),
        .I1(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_4_in_69 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in_68 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_1_in2_in_67 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_126 ),
        .I5(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/rd_92 ),
        .O(rd_i_1__1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    status_store_i_1
       (.I0(cal_on_tx_dout),
        .I1(cal_on_tx_reset_in_sync),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_105 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_19 ),
        .O(status_store_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    status_store_i_1__0
       (.I0(cal_on_tx_dout_1),
        .I1(cal_on_tx_reset_in_sync_47),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done_2 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_105 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_19 ),
        .O(status_store_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFEF00000020)) 
    status_store_i_1__1
       (.I0(cal_on_tx_dout_51),
        .I1(cal_on_tx_reset_in_sync_97),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done_52 ),
        .I3(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_105 ),
        .I5(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_19 ),
        .O(status_store_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclksel_int ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_44 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ),
        .O(\txoutclksel_int[2]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1__0 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclksel_int_40 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_44 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ),
        .O(\txoutclksel_int[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h0E)) 
    \txoutclksel_int[2]_i_1__1 
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txoutclksel_int_90 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_44 ),
        .I2(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_49 ),
        .O(\txoutclksel_int[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_53 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_37 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_13_in ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txprogdivreset_int ),
        .O(txprogdivreset_int_i_1_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_53 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_37 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_13_in_23 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txprogdivreset_int_41 ),
        .O(txprogdivreset_int_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hABA8)) 
    txprogdivreset_int_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_53 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_37 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_13_in_73 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/txprogdivreset_int_91 ),
        .O(txprogdivreset_int_i_1__1_n_0));
  LUT6 #(
    .INIT(64'h5557555555545555)) 
    wr_i_1__0
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_52 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in9_in ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_86 ),
        .I5(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wr ),
        .O(wr_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h5557555555545555)) 
    wr_i_1__0__1
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done_2 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_52 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in_25 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in9_in_24 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_86 ),
        .I5(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wr_43 ),
        .O(wr_i_1__0__1_n_0));
  LUT6 #(
    .INIT(64'h5557555555545555)) 
    wr_i_1__1__0
       (.I0(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/drp_done_52 ),
        .I1(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_52 ),
        .I2(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in_75 ),
        .I3(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/p_3_in9_in_74 ),
        .I4(\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_inst_n_86 ),
        .I5(\gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i/wr_93 ),
        .O(wr_i_1__1__0_n_0));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001110000" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2970.000000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) 
(* C_GT_REV = "54" *) (* C_GT_TYPE = "2" *) (* C_INCLUDE_CPLL_CAL = "1" *) 
(* C_LOCATE_COMMON = "1" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "0" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "0" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "0" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "0" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "1" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "0" *) (* C_RX_CC_K = "8'b00000000" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "0" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) (* C_RX_COMMA_M_ENABLE = "0" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "0" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "0" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "20" *) (* C_RX_LINE_RATE = "5.940000" *) 
(* C_RX_MASTER_CHANNEL_IDX = "4" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "297.000000" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "2" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "297.000000" *) (* C_RX_SLIDE_MODE = "0" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "20" *) (* C_RX_USRCLK2_FREQUENCY = "297.000000" *) 
(* C_RX_USRCLK_FREQUENCY = "297.000000" *) (* C_SECONDARY_QPLL_ENABLE = "1" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "297.000000" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "3" *) (* C_TOTAL_NUM_COMMONS = "0" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "1" *) (* C_TXPROGDIV_FREQ_ENABLE = "0" *) (* C_TXPROGDIV_FREQ_SOURCE = "0" *) 
(* C_TXPROGDIV_FREQ_VAL = "297.000000" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "0" *) (* C_TX_DATA_ENCODING = "0" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "20" *) (* C_TX_LINE_RATE = "5.940000" *) (* C_TX_MASTER_CHANNEL_IDX = "4" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "297.000000" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "0" *) (* C_TX_REFCLK_FREQUENCY = "297.000000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "20" *) (* C_TX_USRCLK2_FREQUENCY = "297.000000" *) 
(* C_TX_USRCLK_FREQUENCY = "297.000000" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "1" *) (* ORIG_REF_NAME = "exdes_vid_phy_controller_0_gtwrapper_gtwizard_top" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gtwrapper_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [53:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [53:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [53:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [2:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [59:0]gtwiz_userdata_tx_in;
  output [59:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [15:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [2:0]pcierateqpll0_in;
  input [2:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [7:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [7:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [24:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [1:0]sdm0width_in;
  input [24:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [1:0]sdm1width_in;
  input [9:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [1:0]tconreset_in;
  input [1:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [0:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [0:0]ubgpi_in;
  input [0:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [0:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [0:0]rxrecclk0_sel_out;
  output [0:0]rxrecclk1_sel_out;
  output [1:0]rxrecclk0sel_out;
  output [1:0]rxrecclk1sel_out;
  output [3:0]sdm0finalout_out;
  output [14:0]sdm0testdata_out;
  output [3:0]sdm1finalout_out;
  output [14:0]sdm1testdata_out;
  output [9:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [0:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [0:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [2:0]cdrstepdir_in;
  input [2:0]cdrstepsq_in;
  input [2:0]cdrstepsx_in;
  input [2:0]cfgreset_in;
  input [2:0]clkrsvd0_in;
  input [2:0]clkrsvd1_in;
  input [2:0]cpllfreqlock_in;
  input [2:0]cplllockdetclk_in;
  input [2:0]cplllocken_in;
  input [2:0]cpllpd_in;
  input [8:0]cpllrefclksel_in;
  input [2:0]cpllreset_in;
  input [2:0]dmonfiforeset_in;
  input [2:0]dmonitorclk_in;
  input [29:0]drpaddr_in;
  input [2:0]drpclk_in;
  input [47:0]drpdi_in;
  input [2:0]drpen_in;
  input [2:0]drprst_in;
  input [2:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [0:0]evoddphicaldone_in;
  input [0:0]evoddphicalstart_in;
  input [0:0]evoddphidrden_in;
  input [0:0]evoddphidwren_in;
  input [0:0]evoddphixrden_in;
  input [0:0]evoddphixwren_in;
  input [0:0]eyescanmode_in;
  input [2:0]eyescanreset_in;
  input [2:0]eyescantrigger_in;
  input [2:0]freqos_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [0:0]gtresetsel_in;
  input [47:0]gtrsvd_in;
  input [2:0]gtrxreset_in;
  input [2:0]gtrxresetsel_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [2:0]gttxreset_in;
  input [2:0]gttxresetsel_in;
  input [2:0]incpctrl_in;
  input [0:0]gtyrxn_in;
  input [0:0]gtyrxp_in;
  input [8:0]loopback_in;
  input [0:0]looprsvd_in;
  input [0:0]lpbkrxtxseren_in;
  input [0:0]lpbktxrxseren_in;
  input [2:0]pcieeqrxeqadaptdone_in;
  input [2:0]pcierstidle_in;
  input [2:0]pciersttxsyncstart_in;
  input [2:0]pcieuserratedone_in;
  input [47:0]pcsrsvdin_in;
  input [0:0]pcsrsvdin2_in;
  input [0:0]pmarsvdin_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0freqlock_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1freqlock_in;
  input [2:0]qpll1refclk_in;
  input [2:0]resetovrd_in;
  input [0:0]rstclkentx_in;
  input [2:0]rx8b10ben_in;
  input [2:0]rxafecfoken_in;
  input [2:0]rxbufreset_in;
  input [2:0]rxcdrfreqreset_in;
  input [2:0]rxcdrhold_in;
  input [2:0]rxcdrovrden_in;
  input [2:0]rxcdrreset_in;
  input [0:0]rxcdrresetrsv_in;
  input [2:0]rxchbonden_in;
  input [14:0]rxchbondi_in;
  input [8:0]rxchbondlevel_in;
  input [2:0]rxchbondmaster_in;
  input [2:0]rxchbondslave_in;
  input [2:0]rxckcalreset_in;
  input [20:0]rxckcalstart_in;
  input [2:0]rxcommadeten_in;
  input [5:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [2:0]rxdfeagchold_in;
  input [2:0]rxdfeagcovrden_in;
  input [11:0]rxdfecfokfcnum_in;
  input [2:0]rxdfecfokfen_in;
  input [2:0]rxdfecfokfpulse_in;
  input [2:0]rxdfecfokhold_in;
  input [2:0]rxdfecfokovren_in;
  input [2:0]rxdfekhhold_in;
  input [2:0]rxdfekhovrden_in;
  input [2:0]rxdfelfhold_in;
  input [2:0]rxdfelfovrden_in;
  input [2:0]rxdfelpmreset_in;
  input [2:0]rxdfetap10hold_in;
  input [2:0]rxdfetap10ovrden_in;
  input [2:0]rxdfetap11hold_in;
  input [2:0]rxdfetap11ovrden_in;
  input [2:0]rxdfetap12hold_in;
  input [2:0]rxdfetap12ovrden_in;
  input [2:0]rxdfetap13hold_in;
  input [2:0]rxdfetap13ovrden_in;
  input [2:0]rxdfetap14hold_in;
  input [2:0]rxdfetap14ovrden_in;
  input [2:0]rxdfetap15hold_in;
  input [2:0]rxdfetap15ovrden_in;
  input [2:0]rxdfetap2hold_in;
  input [2:0]rxdfetap2ovrden_in;
  input [2:0]rxdfetap3hold_in;
  input [2:0]rxdfetap3ovrden_in;
  input [2:0]rxdfetap4hold_in;
  input [2:0]rxdfetap4ovrden_in;
  input [2:0]rxdfetap5hold_in;
  input [2:0]rxdfetap5ovrden_in;
  input [2:0]rxdfetap6hold_in;
  input [2:0]rxdfetap6ovrden_in;
  input [2:0]rxdfetap7hold_in;
  input [2:0]rxdfetap7ovrden_in;
  input [2:0]rxdfetap8hold_in;
  input [2:0]rxdfetap8ovrden_in;
  input [2:0]rxdfetap9hold_in;
  input [2:0]rxdfetap9ovrden_in;
  input [2:0]rxdfeuthold_in;
  input [2:0]rxdfeutovrden_in;
  input [2:0]rxdfevphold_in;
  input [2:0]rxdfevpovrden_in;
  input [0:0]rxdfevsen_in;
  input [2:0]rxdfexyden_in;
  input [2:0]rxdlybypass_in;
  input [2:0]rxdlyen_in;
  input [2:0]rxdlyovrden_in;
  input [2:0]rxdlysreset_in;
  input [5:0]rxelecidlemode_in;
  input [2:0]rxeqtraining_in;
  input [2:0]rxgearboxslip_in;
  input [2:0]rxlatclk_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmgchold_in;
  input [2:0]rxlpmgcovrden_in;
  input [2:0]rxlpmhfhold_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfhold_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxlpmoshold_in;
  input [2:0]rxlpmosovrden_in;
  input [2:0]rxmcommaalignen_in;
  input [5:0]rxmonitorsel_in;
  input [2:0]rxoobreset_in;
  input [2:0]rxoscalreset_in;
  input [2:0]rxoshold_in;
  input [0:0]rxosintcfg_in;
  input [0:0]rxosinten_in;
  input [0:0]rxosinthold_in;
  input [0:0]rxosintovrden_in;
  input [0:0]rxosintstrobe_in;
  input [0:0]rxosinttestovrden_in;
  input [2:0]rxosovrden_in;
  input [8:0]rxoutclksel_in;
  input [2:0]rxpcommaalignen_in;
  input [2:0]rxpcsreset_in;
  input [5:0]rxpd_in;
  input [2:0]rxphalign_in;
  input [2:0]rxphalignen_in;
  input [2:0]rxphdlypd_in;
  input [2:0]rxphdlyreset_in;
  input [2:0]rxphovrden_in;
  input [5:0]rxpllclksel_in;
  input [2:0]rxpmareset_in;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [11:0]rxprbssel_in;
  input [2:0]rxprogdivreset_in;
  input [2:0]rxqpien_in;
  input [8:0]rxrate_in;
  input [2:0]rxratemode_in;
  input [2:0]rxslide_in;
  input [2:0]rxslipoutclk_in;
  input [2:0]rxslippma_in;
  input [2:0]rxsyncallin_in;
  input [2:0]rxsyncin_in;
  input [2:0]rxsyncmode_in;
  input [5:0]rxsysclksel_in;
  input [2:0]rxtermination_in;
  input [2:0]rxuserrdy_in;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [2:0]sigvalidclk_in;
  input [59:0]tstin_in;
  input [23:0]tx8b10bbypass_in;
  input [2:0]tx8b10ben_in;
  input [0:0]txbufdiffctrl_in;
  input [2:0]txcominit_in;
  input [2:0]txcomsas_in;
  input [2:0]txcomwake_in;
  input [47:0]txctrl0_in;
  input [47:0]txctrl1_in;
  input [23:0]txctrl2_in;
  input [383:0]txdata_in;
  input [23:0]txdataextendrsvd_in;
  input [2:0]txdccforcestart_in;
  input [2:0]txdccreset_in;
  input [5:0]txdeemph_in;
  input [2:0]txdetectrx_in;
  input [14:0]txdiffctrl_in;
  input [0:0]txdiffpd_in;
  input [2:0]txdlybypass_in;
  input [2:0]txdlyen_in;
  input [2:0]txdlyhold_in;
  input [2:0]txdlyovrden_in;
  input [2:0]txdlysreset_in;
  input [2:0]txdlyupdown_in;
  input [2:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [17:0]txheader_in;
  input [2:0]txinhibit_in;
  input [2:0]txlatclk_in;
  input [2:0]txlfpstreset_in;
  input [2:0]txlfpsu2lpexit_in;
  input [2:0]txlfpsu3wake_in;
  input [20:0]txmaincursor_in;
  input [8:0]txmargin_in;
  input [2:0]txmuxdcdexhold_in;
  input [2:0]txmuxdcdorwren_in;
  input [2:0]txoneszeros_in;
  input [8:0]txoutclksel_in;
  input [2:0]txpcsreset_in;
  input [5:0]txpd_in;
  input [2:0]txpdelecidlemode_in;
  input [2:0]txphalign_in;
  input [2:0]txphalignen_in;
  input [2:0]txphdlypd_in;
  input [2:0]txphdlyreset_in;
  input [2:0]txphdlytstclk_in;
  input [2:0]txphinit_in;
  input [2:0]txphovrden_in;
  input [2:0]txpippmen_in;
  input [2:0]txpippmovrden_in;
  input [2:0]txpippmpd_in;
  input [2:0]txpippmsel_in;
  input [14:0]txpippmstepsize_in;
  input [2:0]txpisopd_in;
  input [5:0]txpllclksel_in;
  input [2:0]txpmareset_in;
  input [2:0]txpolarity_in;
  input [14:0]txpostcursor_in;
  input [0:0]txpostcursorinv_in;
  input [2:0]txprbsforceerr_in;
  input [11:0]txprbssel_in;
  input [14:0]txprecursor_in;
  input [0:0]txprecursorinv_in;
  input [2:0]txprogdivreset_in;
  input [2:0]txqpibiasen_in;
  input [0:0]txqpistrongpdown_in;
  input [2:0]txqpiweakpup_in;
  input [8:0]txrate_in;
  input [2:0]txratemode_in;
  input [20:0]txsequence_in;
  input [2:0]txswing_in;
  input [2:0]txsyncallin_in;
  input [2:0]txsyncin_in;
  input [2:0]txsyncmode_in;
  input [5:0]txsysclksel_in;
  input [2:0]txuserrdy_in;
  input [2:0]txusrclk_in;
  input [2:0]txusrclk2_in;
  output [2:0]bufgtce_out;
  output [8:0]bufgtcemask_out;
  output [26:0]bufgtdiv_out;
  output [2:0]bufgtreset_out;
  output [8:0]bufgtrstmask_out;
  output [2:0]cpllfbclklost_out;
  output [2:0]cplllock_out;
  output [2:0]cpllrefclklost_out;
  output [47:0]dmonitorout_out;
  output [2:0]dmonitoroutclk_out;
  output [47:0]drpdo_out;
  output [2:0]drprdy_out;
  output [2:0]eyescandataerror_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtpowergood_out;
  output [2:0]gtrefclkmonitor_out;
  output [0:0]gtytxn_out;
  output [0:0]gtytxp_out;
  output [2:0]pcierategen3_out;
  output [2:0]pcierateidle_out;
  output [5:0]pcierateqpllpd_out;
  output [5:0]pcierateqpllreset_out;
  output [2:0]pciesynctxsyncdone_out;
  output [2:0]pcieusergen3rdy_out;
  output [2:0]pcieuserphystatusrst_out;
  output [2:0]pcieuserratestart_out;
  output [47:0]pcsrsvdout_out;
  output [2:0]phystatus_out;
  output [47:0]pinrsrvdas_out;
  output [2:0]powerpresent_out;
  output [2:0]resetexception_out;
  output [8:0]rxbufstatus_out;
  output [2:0]rxbyteisaligned_out;
  output [2:0]rxbyterealign_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxcdrphdone_out;
  output [2:0]rxchanbondseq_out;
  output [2:0]rxchanisaligned_out;
  output [2:0]rxchanrealign_out;
  output [14:0]rxchbondo_out;
  output [2:0]rxckcaldone_out;
  output [5:0]rxclkcorcnt_out;
  output [2:0]rxcominitdet_out;
  output [2:0]rxcommadet_out;
  output [2:0]rxcomsasdet_out;
  output [2:0]rxcomwakedet_out;
  output [47:0]rxctrl0_out;
  output [47:0]rxctrl1_out;
  output [23:0]rxctrl2_out;
  output [23:0]rxctrl3_out;
  output [383:0]rxdata_out;
  output [23:0]rxdataextendrsvd_out;
  output [5:0]rxdatavalid_out;
  output [2:0]rxdlysresetdone_out;
  output [2:0]rxelecidle_out;
  output [17:0]rxheader_out;
  output [5:0]rxheadervalid_out;
  output [2:0]rxlfpstresetdet_out;
  output [2:0]rxlfpsu2lpexitdet_out;
  output [2:0]rxlfpsu3wakedet_out;
  output [23:0]rxmonitorout_out;
  output [2:0]rxosintdone_out;
  output [2:0]rxosintstarted_out;
  output [2:0]rxosintstrobedone_out;
  output [2:0]rxosintstrobestarted_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxoutclkfabric_out;
  output [2:0]rxoutclkpcs_out;
  output [2:0]rxphaligndone_out;
  output [2:0]rxphalignerr_out;
  output [2:0]rxpmaresetdone_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxprgdivresetdone_out;
  output [2:0]rxqpisenn_out;
  output [2:0]rxqpisenp_out;
  output [2:0]rxratedone_out;
  output [2:0]rxrecclkout_out;
  output [2:0]rxresetdone_out;
  output [2:0]rxsliderdy_out;
  output [2:0]rxslipdone_out;
  output [2:0]rxslipoutclkrdy_out;
  output [2:0]rxslippmardy_out;
  output [5:0]rxstartofseq_out;
  output [8:0]rxstatus_out;
  output [2:0]rxsyncdone_out;
  output [2:0]rxsyncout_out;
  output [2:0]rxvalid_out;
  output [5:0]txbufstatus_out;
  output [2:0]txcomfinish_out;
  output [2:0]txdccdone_out;
  output [2:0]txdlysresetdone_out;
  output [2:0]txoutclk_out;
  output [2:0]txoutclkfabric_out;
  output [2:0]txoutclkpcs_out;
  output [2:0]txphaligndone_out;
  output [2:0]txphinitdone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]txprgdivresetdone_out;
  output [2:0]txqpisenn_out;
  output [2:0]txqpisenp_out;
  output [2:0]txratedone_out;
  output [2:0]txresetdone_out;
  output [2:0]txsyncdone_out;
  output [2:0]txsyncout_out;
  input lopt;
  output lopt_1;
  output lopt_2;
  output lopt_3;
  output lopt_4;

  wire \<const0> ;
  wire [2:0]bufgtce_out;
  wire [8:0]bufgtcemask_out;
  wire [26:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [8:0]bufgtrstmask_out;
  wire [2:0]cdrstepdir_in;
  wire [2:0]cdrstepsq_in;
  wire [2:0]cdrstepsx_in;
  wire [2:0]cfgreset_in;
  wire [2:0]clkrsvd0_in;
  wire [2:0]clkrsvd1_in;
  wire [2:0]cpllfbclklost_out;
  wire [2:0]cpllfreqlock_in;
  wire [2:0]cplllock_out;
  wire [2:0]cplllockdetclk_in;
  wire [2:0]cplllocken_in;
  wire [2:0]cpllrefclklost_out;
  wire [8:0]cpllrefclksel_in;
  wire [2:0]cpllreset_in;
  wire [2:0]dmonfiforeset_in;
  wire [2:0]dmonitorclk_in;
  wire [47:0]dmonitorout_out;
  wire [2:0]dmonitoroutclk_out;
  wire [29:0]drpaddr_in;
  wire [2:0]drpclk_in;
  wire [47:0]drpdi_in;
  wire [47:0]drpdo_out;
  wire [2:0]drpen_in;
  wire [2:0]drprdy_out;
  wire [2:0]drprst_in;
  wire [2:0]drpwe_in;
  wire [2:0]eyescandataerror_out;
  wire [2:0]eyescanreset_in;
  wire [2:0]eyescantrigger_in;
  wire [2:0]freqos_in;
  wire [2:0]gtgrefclk_in;
  wire [2:0]gthrxn_in;
  wire [2:0]gthrxp_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtnorthrefclk0_in;
  wire [2:0]gtnorthrefclk1_in;
  wire [2:0]gtpowergood_out;
  wire [2:0]gtrefclk0_in;
  wire [2:0]gtrefclk1_in;
  wire [2:0]gtrefclkmonitor_out;
  wire [47:0]gtrsvd_in;
  wire [2:0]gtrxresetsel_in;
  wire [2:0]gtsouthrefclk0_in;
  wire [2:0]gtsouthrefclk1_in;
  wire [2:0]gttxresetsel_in;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [2:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [53:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [53:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_reset_all_in;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire [0:0]gtwiz_reset_qpll1lock_in;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire [59:0]gtwiz_userdata_tx_in;
  wire [2:0]incpctrl_in;
  wire [8:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire [2:0]pcieeqrxeqadaptdone_in;
  wire [2:0]pcierategen3_out;
  wire [2:0]pcierateidle_out;
  wire [5:0]pcierateqpllpd_out;
  wire [5:0]pcierateqpllreset_out;
  wire [2:0]pcierstidle_in;
  wire [2:0]pciersttxsyncstart_in;
  wire [2:0]pciesynctxsyncdone_out;
  wire [2:0]pcieusergen3rdy_out;
  wire [2:0]pcieuserphystatusrst_out;
  wire [2:0]pcieuserratedone_in;
  wire [2:0]pcieuserratestart_out;
  wire [47:0]pcsrsvdin_in;
  wire [47:0]pcsrsvdout_out;
  wire [2:0]phystatus_out;
  wire [47:0]pinrsrvdas_out;
  wire [2:0]powerpresent_out;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0freqlock_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1freqlock_in;
  wire [2:0]qpll1refclk_in;
  wire [0:0]qpll1reset_in;
  wire [2:0]resetexception_out;
  wire [2:0]resetovrd_in;
  wire [2:0]rx8b10ben_in;
  wire [2:0]rxafecfoken_in;
  wire [2:0]rxbufreset_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxbyteisaligned_out;
  wire [2:0]rxbyterealign_out;
  wire [2:0]rxcdrfreqreset_in;
  wire [2:0]rxcdrhold_in;
  wire [2:0]rxcdrlock_out;
  wire [2:0]rxcdrovrden_in;
  wire [2:0]rxcdrphdone_out;
  wire [2:0]rxcdrreset_in;
  wire [2:0]rxchanbondseq_out;
  wire [2:0]rxchanisaligned_out;
  wire [2:0]rxchanrealign_out;
  wire [2:0]rxchbonden_in;
  wire [14:0]rxchbondi_in;
  wire [8:0]rxchbondlevel_in;
  wire [2:0]rxchbondmaster_in;
  wire [14:0]rxchbondo_out;
  wire [2:0]rxchbondslave_in;
  wire [2:0]rxckcaldone_out;
  wire [2:0]rxckcalreset_in;
  wire [20:0]rxckcalstart_in;
  wire [5:0]rxclkcorcnt_out;
  wire [2:0]rxcominitdet_out;
  wire [2:0]rxcommadet_out;
  wire [2:0]rxcommadeten_in;
  wire [2:0]rxcomsasdet_out;
  wire [2:0]rxcomwakedet_out;
  wire [47:0]rxctrl0_out;
  wire [47:0]rxctrl1_out;
  wire [23:0]rxctrl2_out;
  wire [23:0]rxctrl3_out;
  wire [383:0]rxdata_out;
  wire [23:0]rxdataextendrsvd_out;
  wire [5:0]rxdatavalid_out;
  wire [5:0]rxdfeagcctrl_in;
  wire [2:0]rxdfeagchold_in;
  wire [2:0]rxdfeagcovrden_in;
  wire [11:0]rxdfecfokfcnum_in;
  wire [2:0]rxdfecfokfen_in;
  wire [2:0]rxdfecfokfpulse_in;
  wire [2:0]rxdfecfokhold_in;
  wire [2:0]rxdfecfokovren_in;
  wire [2:0]rxdfekhhold_in;
  wire [2:0]rxdfekhovrden_in;
  wire [2:0]rxdfelfhold_in;
  wire [2:0]rxdfelfovrden_in;
  wire [2:0]rxdfelpmreset_in;
  wire [2:0]rxdfetap10hold_in;
  wire [2:0]rxdfetap10ovrden_in;
  wire [2:0]rxdfetap11hold_in;
  wire [2:0]rxdfetap11ovrden_in;
  wire [2:0]rxdfetap12hold_in;
  wire [2:0]rxdfetap12ovrden_in;
  wire [2:0]rxdfetap13hold_in;
  wire [2:0]rxdfetap13ovrden_in;
  wire [2:0]rxdfetap14hold_in;
  wire [2:0]rxdfetap14ovrden_in;
  wire [2:0]rxdfetap15hold_in;
  wire [2:0]rxdfetap15ovrden_in;
  wire [2:0]rxdfetap2hold_in;
  wire [2:0]rxdfetap2ovrden_in;
  wire [2:0]rxdfetap3hold_in;
  wire [2:0]rxdfetap3ovrden_in;
  wire [2:0]rxdfetap4hold_in;
  wire [2:0]rxdfetap4ovrden_in;
  wire [2:0]rxdfetap5hold_in;
  wire [2:0]rxdfetap5ovrden_in;
  wire [2:0]rxdfetap6hold_in;
  wire [2:0]rxdfetap6ovrden_in;
  wire [2:0]rxdfetap7hold_in;
  wire [2:0]rxdfetap7ovrden_in;
  wire [2:0]rxdfetap8hold_in;
  wire [2:0]rxdfetap8ovrden_in;
  wire [2:0]rxdfetap9hold_in;
  wire [2:0]rxdfetap9ovrden_in;
  wire [2:0]rxdfeuthold_in;
  wire [2:0]rxdfeutovrden_in;
  wire [2:0]rxdfevphold_in;
  wire [2:0]rxdfevpovrden_in;
  wire [2:0]rxdfexyden_in;
  wire [2:0]rxdlybypass_in;
  wire [2:0]rxdlyen_in;
  wire [2:0]rxdlyovrden_in;
  wire [2:0]rxdlysreset_in;
  wire [2:0]rxdlysresetdone_out;
  wire [2:0]rxelecidle_out;
  wire [5:0]rxelecidlemode_in;
  wire [2:0]rxeqtraining_in;
  wire [2:0]rxgearboxslip_in;
  wire [17:0]rxheader_out;
  wire [5:0]rxheadervalid_out;
  wire [2:0]rxlatclk_in;
  wire [2:0]rxlfpstresetdet_out;
  wire [2:0]rxlfpsu2lpexitdet_out;
  wire [2:0]rxlfpsu3wakedet_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmgchold_in;
  wire [2:0]rxlpmgcovrden_in;
  wire [2:0]rxlpmhfhold_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfhold_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxlpmoshold_in;
  wire [2:0]rxlpmosovrden_in;
  wire [2:0]rxmcommaalignen_in;
  wire [23:0]rxmonitorout_out;
  wire [5:0]rxmonitorsel_in;
  wire [2:0]rxoobreset_in;
  wire [2:0]rxoscalreset_in;
  wire [2:0]rxoshold_in;
  wire [2:0]rxosintdone_out;
  wire [2:0]rxosintstarted_out;
  wire [2:0]rxosintstrobedone_out;
  wire [2:0]rxosintstrobestarted_out;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxoutclk_out;
  wire [2:0]rxoutclkfabric_out;
  wire [2:0]rxoutclkpcs_out;
  wire [8:0]rxoutclksel_in;
  wire [2:0]rxpcommaalignen_in;
  wire [2:0]rxpcsreset_in;
  wire [5:0]rxpd_in;
  wire [2:0]rxphalign_in;
  wire [2:0]rxphaligndone_out;
  wire [2:0]rxphalignen_in;
  wire [2:0]rxphalignerr_out;
  wire [2:0]rxphdlypd_in;
  wire [2:0]rxphdlyreset_in;
  wire [2:0]rxphovrden_in;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmareset_in;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxpolarity_in;
  wire [2:0]rxprbscntreset_in;
  wire [2:0]rxprbserr_out;
  wire [2:0]rxprbslocked_out;
  wire [11:0]rxprbssel_in;
  wire [2:0]rxprgdivresetdone_out;
  wire [2:0]rxqpien_in;
  wire [2:0]rxqpisenn_out;
  wire [2:0]rxqpisenp_out;
  wire [8:0]rxrate_in;
  wire [2:0]rxratedone_out;
  wire [2:0]rxratemode_in;
  wire [2:0]rxrecclkout_out;
  wire [2:0]rxresetdone_out;
  wire [2:0]rxslide_in;
  wire [2:0]rxsliderdy_out;
  wire [2:0]rxslipdone_out;
  wire [2:0]rxslipoutclk_in;
  wire [2:0]rxslipoutclkrdy_out;
  wire [2:0]rxslippma_in;
  wire [2:0]rxslippmardy_out;
  wire [5:0]rxstartofseq_out;
  wire [8:0]rxstatus_out;
  wire [2:0]rxsyncallin_in;
  wire [2:0]rxsyncdone_out;
  wire [2:0]rxsyncin_in;
  wire [2:0]rxsyncmode_in;
  wire [2:0]rxsyncout_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxtermination_in;
  wire [2:0]rxusrclk2_in;
  wire [2:0]rxusrclk_in;
  wire [2:0]rxvalid_out;
  wire [2:0]sigvalidclk_in;
  wire [59:0]tstin_in;
  wire [23:0]tx8b10bbypass_in;
  wire [2:0]tx8b10ben_in;
  wire [5:0]txbufstatus_out;
  wire [2:0]txcomfinish_out;
  wire [2:0]txcominit_in;
  wire [2:0]txcomsas_in;
  wire [2:0]txcomwake_in;
  wire [23:0]txctrl2_in;
  wire [23:0]txdataextendrsvd_in;
  wire [2:0]txdccdone_out;
  wire [2:0]txdccforcestart_in;
  wire [2:0]txdccreset_in;
  wire [5:0]txdeemph_in;
  wire [2:0]txdetectrx_in;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txdlysresetdone_out;
  wire [2:0]txelecidle_in;
  wire [17:0]txheader_in;
  wire [2:0]txinhibit_in;
  wire [2:0]txlatclk_in;
  wire [2:0]txlfpstreset_in;
  wire [2:0]txlfpsu2lpexit_in;
  wire [2:0]txlfpsu3wake_in;
  wire [20:0]txmaincursor_in;
  wire [8:0]txmargin_in;
  wire [2:0]txmuxdcdexhold_in;
  wire [2:0]txmuxdcdorwren_in;
  wire [2:0]txoneszeros_in;
  wire [2:0]txoutclk_out;
  wire [2:0]txoutclkfabric_out;
  wire [2:0]txoutclkpcs_out;
  wire [8:0]txoutclksel_in;
  wire [2:0]txpcsreset_in;
  wire [5:0]txpd_in;
  wire [2:0]txpdelecidlemode_in;
  wire [2:0]txphaligndone_out;
  wire [2:0]txphinitdone_out;
  wire [2:0]txpippmen_in;
  wire [2:0]txpippmovrden_in;
  wire [2:0]txpippmpd_in;
  wire [2:0]txpippmsel_in;
  wire [14:0]txpippmstepsize_in;
  wire [2:0]txpisopd_in;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmareset_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [2:0]txprgdivresetdone_out;
  wire [2:0]txqpibiasen_in;
  wire [2:0]txqpisenn_out;
  wire [2:0]txqpisenp_out;
  wire [2:0]txqpiweakpup_in;
  wire [8:0]txrate_in;
  wire [2:0]txratedone_out;
  wire [2:0]txratemode_in;
  wire [2:0]txresetdone_out;
  wire [20:0]txsequence_in;
  wire [2:0]txswing_in;
  wire [2:0]txsyncdone_out;
  wire [2:0]txsyncout_out;
  wire [5:0]txsysclksel_in;
  wire [2:0]txusrclk2_in;
  wire [2:0]txusrclk_in;

  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = qpll1reset_in;
  assign gtwiz_userclk_rx_active_out[0] = gtwiz_userclk_rx_active_in;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = gtwiz_userclk_tx_active_in;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = rxctrl1_out[33];
  assign gtwiz_userdata_rx_out[58] = rxctrl0_out[33];
  assign gtwiz_userdata_rx_out[57:50] = rxdata_out[271:264];
  assign gtwiz_userdata_rx_out[49] = rxctrl1_out[32];
  assign gtwiz_userdata_rx_out[48] = rxctrl0_out[32];
  assign gtwiz_userdata_rx_out[47:40] = rxdata_out[263:256];
  assign gtwiz_userdata_rx_out[39] = rxctrl1_out[17];
  assign gtwiz_userdata_rx_out[38] = rxctrl0_out[17];
  assign gtwiz_userdata_rx_out[37:30] = rxdata_out[143:136];
  assign gtwiz_userdata_rx_out[29] = rxctrl1_out[16];
  assign gtwiz_userdata_rx_out[28] = rxctrl0_out[16];
  assign gtwiz_userdata_rx_out[27:20] = rxdata_out[135:128];
  assign gtwiz_userdata_rx_out[19] = rxctrl1_out[1];
  assign gtwiz_userdata_rx_out[18] = rxctrl0_out[1];
  assign gtwiz_userdata_rx_out[17:10] = rxdata_out[15:8];
  assign gtwiz_userdata_rx_out[9] = rxctrl1_out[0];
  assign gtwiz_userdata_rx_out[8] = rxctrl0_out[0];
  assign gtwiz_userdata_rx_out[7:0] = rxdata_out[7:0];
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = gtwiz_reset_qpll0lock_in;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = gtwiz_reset_qpll1lock_in;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[1] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[1] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign sdm0finalout_out[3] = \<const0> ;
  assign sdm0finalout_out[2] = \<const0> ;
  assign sdm0finalout_out[1] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[14] = \<const0> ;
  assign sdm0testdata_out[13] = \<const0> ;
  assign sdm0testdata_out[12] = \<const0> ;
  assign sdm0testdata_out[11] = \<const0> ;
  assign sdm0testdata_out[10] = \<const0> ;
  assign sdm0testdata_out[9] = \<const0> ;
  assign sdm0testdata_out[8] = \<const0> ;
  assign sdm0testdata_out[7] = \<const0> ;
  assign sdm0testdata_out[6] = \<const0> ;
  assign sdm0testdata_out[5] = \<const0> ;
  assign sdm0testdata_out[4] = \<const0> ;
  assign sdm0testdata_out[3] = \<const0> ;
  assign sdm0testdata_out[2] = \<const0> ;
  assign sdm0testdata_out[1] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[3] = \<const0> ;
  assign sdm1finalout_out[2] = \<const0> ;
  assign sdm1finalout_out[1] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[14] = \<const0> ;
  assign sdm1testdata_out[13] = \<const0> ;
  assign sdm1testdata_out[12] = \<const0> ;
  assign sdm1testdata_out[11] = \<const0> ;
  assign sdm1testdata_out[10] = \<const0> ;
  assign sdm1testdata_out[9] = \<const0> ;
  assign sdm1testdata_out[8] = \<const0> ;
  assign sdm1testdata_out[7] = \<const0> ;
  assign sdm1testdata_out[6] = \<const0> ;
  assign sdm1testdata_out[5] = \<const0> ;
  assign sdm1testdata_out[4] = \<const0> ;
  assign sdm1testdata_out[3] = \<const0> ;
  assign sdm1testdata_out[2] = \<const0> ;
  assign sdm1testdata_out[1] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[9] = \<const0> ;
  assign tcongpo_out[8] = \<const0> ;
  assign tcongpo_out[7] = \<const0> ;
  assign tcongpo_out[6] = \<const0> ;
  assign tcongpo_out[5] = \<const0> ;
  assign tcongpo_out[4] = \<const0> ;
  assign tcongpo_out[3] = \<const0> ;
  assign tcongpo_out[2] = \<const0> ;
  assign tcongpo_out[1] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4 \gen_gtwizard_gthe4_top.exdes_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst 
       (.bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cdrstepdir_in(cdrstepdir_in),
        .cdrstepsq_in(cdrstepsq_in),
        .cdrstepsx_in(cdrstepsx_in),
        .cfgreset_in(cfgreset_in),
        .clkrsvd0_in(clkrsvd0_in),
        .clkrsvd1_in(clkrsvd1_in),
        .cpllfbclklost_out(cpllfbclklost_out),
        .cpllfreqlock_in(cpllfreqlock_in),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in(cplllockdetclk_in),
        .cplllocken_in(cplllocken_in),
        .cpllrefclklost_out(cpllrefclklost_out),
        .cpllrefclksel_in(cpllrefclksel_in),
        .cpllreset_in(cpllreset_in),
        .dmonfiforeset_in(dmonfiforeset_in),
        .dmonitorclk_in(dmonitorclk_in),
        .dmonitorout_out(dmonitorout_out),
        .dmonitoroutclk_out(dmonitoroutclk_out),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in(drprst_in),
        .drpwe_in(drpwe_in),
        .eyescandataerror_out(eyescandataerror_out),
        .eyescanreset_in(eyescanreset_in),
        .eyescantrigger_in(eyescantrigger_in),
        .freqos_in(freqos_in),
        .gtgrefclk_in(gtgrefclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk0_in(gtnorthrefclk0_in),
        .gtnorthrefclk1_in(gtnorthrefclk1_in),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrefclk1_in(gtrefclk1_in),
        .gtrefclkmonitor_out(gtrefclkmonitor_out),
        .gtrsvd_in(gtrsvd_in),
        .gtrxresetsel_in(gtrxresetsel_in),
        .gtsouthrefclk0_in(gtsouthrefclk0_in),
        .gtsouthrefclk1_in(gtsouthrefclk1_in),
        .gttxresetsel_in(gttxresetsel_in),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .gtwiz_userdata_tx_in(gtwiz_userdata_tx_in),
        .incpctrl_in(incpctrl_in),
        .loopback_in(loopback_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .pcieeqrxeqadaptdone_in(pcieeqrxeqadaptdone_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(pcierateidle_out),
        .pcierateqpllpd_out(pcierateqpllpd_out),
        .pcierateqpllreset_out(pcierateqpllreset_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(pcieusergen3rdy_out),
        .pcieuserphystatusrst_out(pcieuserphystatusrst_out),
        .pcieuserratedone_in(pcieuserratedone_in),
        .pcieuserratestart_out(pcieuserratestart_out),
        .pcsrsvdin_in(pcsrsvdin_in),
        .pcsrsvdout_out(pcsrsvdout_out),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(pinrsrvdas_out),
        .powerpresent_out(powerpresent_out),
        .qpll0clk_in(qpll0clk_in),
        .qpll0freqlock_in(qpll0freqlock_in),
        .qpll0refclk_in(qpll0refclk_in),
        .qpll1clk_in(qpll1clk_in),
        .qpll1freqlock_in(qpll1freqlock_in),
        .qpll1refclk_in(qpll1refclk_in),
        .resetexception_out(resetexception_out),
        .resetovrd_in(resetovrd_in),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in(rxafecfoken_in),
        .rxbufreset_in(rxbufreset_in),
        .rxbufstatus_out(rxbufstatus_out),
        .rxbyteisaligned_out(rxbyteisaligned_out),
        .rxbyterealign_out(rxbyterealign_out),
        .rxcdrfreqreset_in(rxcdrfreqreset_in),
        .rxcdrhold_in(rxcdrhold_in),
        .rxcdrlock_out(rxcdrlock_out),
        .rxcdrovrden_in(rxcdrovrden_in),
        .rxcdrphdone_out(rxcdrphdone_out),
        .rxcdrreset_in(rxcdrreset_in),
        .rxchanbondseq_out(rxchanbondseq_out),
        .rxchanisaligned_out(rxchanisaligned_out),
        .rxchanrealign_out(rxchanrealign_out),
        .rxchbonden_in(rxchbonden_in),
        .rxchbondi_in(rxchbondi_in),
        .rxchbondlevel_in(rxchbondlevel_in),
        .rxchbondmaster_in(rxchbondmaster_in),
        .rxchbondo_out(rxchbondo_out),
        .rxchbondslave_in(rxchbondslave_in),
        .rxckcaldone_out(rxckcaldone_out),
        .rxckcalreset_in(rxckcalreset_in),
        .rxckcalstart_in(rxckcalstart_in),
        .rxclkcorcnt_out(rxclkcorcnt_out),
        .rxcominitdet_out(rxcominitdet_out),
        .rxcommadet_out(rxcommadet_out),
        .rxcommadeten_in(rxcommadeten_in),
        .rxcomsasdet_out(rxcomsasdet_out),
        .rxcomwakedet_out(rxcomwakedet_out),
        .rxctrl0_out(rxctrl0_out),
        .rxctrl1_out(rxctrl1_out),
        .rxctrl2_out(rxctrl2_out),
        .rxctrl3_out(rxctrl3_out),
        .rxdata_out(rxdata_out),
        .rxdataextendrsvd_out(rxdataextendrsvd_out),
        .rxdatavalid_out(rxdatavalid_out),
        .rxdfeagcctrl_in(rxdfeagcctrl_in),
        .rxdfeagchold_in(rxdfeagchold_in),
        .rxdfeagcovrden_in(rxdfeagcovrden_in),
        .rxdfecfokfcnum_in(rxdfecfokfcnum_in),
        .rxdfecfokfen_in(rxdfecfokfen_in),
        .rxdfecfokfpulse_in(rxdfecfokfpulse_in),
        .rxdfecfokhold_in(rxdfecfokhold_in),
        .rxdfecfokovren_in(rxdfecfokovren_in),
        .rxdfekhhold_in(rxdfekhhold_in),
        .rxdfekhovrden_in(rxdfekhovrden_in),
        .rxdfelfhold_in(rxdfelfhold_in),
        .rxdfelfovrden_in(rxdfelfovrden_in),
        .rxdfelpmreset_in(rxdfelpmreset_in),
        .rxdfetap10hold_in(rxdfetap10hold_in),
        .rxdfetap10ovrden_in(rxdfetap10ovrden_in),
        .rxdfetap11hold_in(rxdfetap11hold_in),
        .rxdfetap11ovrden_in(rxdfetap11ovrden_in),
        .rxdfetap12hold_in(rxdfetap12hold_in),
        .rxdfetap12ovrden_in(rxdfetap12ovrden_in),
        .rxdfetap13hold_in(rxdfetap13hold_in),
        .rxdfetap13ovrden_in(rxdfetap13ovrden_in),
        .rxdfetap14hold_in(rxdfetap14hold_in),
        .rxdfetap14ovrden_in(rxdfetap14ovrden_in),
        .rxdfetap15hold_in(rxdfetap15hold_in),
        .rxdfetap15ovrden_in(rxdfetap15ovrden_in),
        .rxdfetap2hold_in(rxdfetap2hold_in),
        .rxdfetap2ovrden_in(rxdfetap2ovrden_in),
        .rxdfetap3hold_in(rxdfetap3hold_in),
        .rxdfetap3ovrden_in(rxdfetap3ovrden_in),
        .rxdfetap4hold_in(rxdfetap4hold_in),
        .rxdfetap4ovrden_in(rxdfetap4ovrden_in),
        .rxdfetap5hold_in(rxdfetap5hold_in),
        .rxdfetap5ovrden_in(rxdfetap5ovrden_in),
        .rxdfetap6hold_in(rxdfetap6hold_in),
        .rxdfetap6ovrden_in(rxdfetap6ovrden_in),
        .rxdfetap7hold_in(rxdfetap7hold_in),
        .rxdfetap7ovrden_in(rxdfetap7ovrden_in),
        .rxdfetap8hold_in(rxdfetap8hold_in),
        .rxdfetap8ovrden_in(rxdfetap8ovrden_in),
        .rxdfetap9hold_in(rxdfetap9hold_in),
        .rxdfetap9ovrden_in(rxdfetap9ovrden_in),
        .rxdfeuthold_in(rxdfeuthold_in),
        .rxdfeutovrden_in(rxdfeutovrden_in),
        .rxdfevphold_in(rxdfevphold_in),
        .rxdfevpovrden_in(rxdfevpovrden_in),
        .rxdfexyden_in(rxdfexyden_in),
        .rxdlybypass_in(rxdlybypass_in),
        .rxdlyen_in(rxdlyen_in),
        .rxdlyovrden_in(rxdlyovrden_in),
        .rxdlysreset_in(rxdlysreset_in),
        .rxdlysresetdone_out(rxdlysresetdone_out),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in(rxelecidlemode_in),
        .rxeqtraining_in(rxeqtraining_in),
        .rxgearboxslip_in(rxgearboxslip_in),
        .rxheader_out(rxheader_out),
        .rxheadervalid_out(rxheadervalid_out),
        .rxlatclk_in(rxlatclk_in),
        .rxlfpstresetdet_out(rxlfpstresetdet_out),
        .rxlfpsu2lpexitdet_out(rxlfpsu2lpexitdet_out),
        .rxlfpsu3wakedet_out(rxlfpsu3wakedet_out),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in(rxlpmgchold_in),
        .rxlpmgcovrden_in(rxlpmgcovrden_in),
        .rxlpmhfhold_in(rxlpmhfhold_in),
        .rxlpmhfovrden_in(rxlpmhfovrden_in),
        .rxlpmlfhold_in(rxlpmlfhold_in),
        .rxlpmlfklovrden_in(rxlpmlfklovrden_in),
        .rxlpmoshold_in(rxlpmoshold_in),
        .rxlpmosovrden_in(rxlpmosovrden_in),
        .rxmcommaalignen_in(rxmcommaalignen_in),
        .rxmonitorout_out(rxmonitorout_out),
        .rxmonitorsel_in(rxmonitorsel_in),
        .rxoobreset_in(rxoobreset_in),
        .rxoscalreset_in(rxoscalreset_in),
        .rxoshold_in(rxoshold_in),
        .rxosintdone_out(rxosintdone_out),
        .rxosintstarted_out(rxosintstarted_out),
        .rxosintstrobedone_out(rxosintstrobedone_out),
        .rxosintstrobestarted_out(rxosintstrobestarted_out),
        .rxosovrden_in(rxosovrden_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclkfabric_out(rxoutclkfabric_out),
        .rxoutclkpcs_out(rxoutclkpcs_out),
        .rxoutclksel_in(rxoutclksel_in),
        .rxpcommaalignen_in(rxpcommaalignen_in),
        .rxpcsreset_in(rxpcsreset_in),
        .rxpd_in(rxpd_in),
        .rxphalign_in(rxphalign_in),
        .rxphaligndone_out(rxphaligndone_out),
        .rxphalignen_in(rxphalignen_in),
        .rxphalignerr_out(rxphalignerr_out),
        .rxphdlypd_in(rxphdlypd_in),
        .rxphdlyreset_in(rxphdlyreset_in),
        .rxphovrden_in(rxphovrden_in),
        .rxpllclksel_in(rxpllclksel_in),
        .rxpmareset_in(rxpmareset_in),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in(rxprbscntreset_in),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(rxprbslocked_out),
        .rxprbssel_in(rxprbssel_in),
        .rxprgdivresetdone_out(rxprgdivresetdone_out),
        .rxqpien_in(rxqpien_in),
        .rxqpisenn_out(rxqpisenn_out),
        .rxqpisenp_out(rxqpisenp_out),
        .rxrate_in(rxrate_in),
        .rxratedone_out(rxratedone_out),
        .rxratemode_in(rxratemode_in),
        .rxrecclkout_out(rxrecclkout_out),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in(rxslide_in),
        .rxsliderdy_out(rxsliderdy_out),
        .rxslipdone_out(rxslipdone_out),
        .rxslipoutclk_in(rxslipoutclk_in),
        .rxslipoutclkrdy_out(rxslipoutclkrdy_out),
        .rxslippma_in(rxslippma_in),
        .rxslippmardy_out(rxslippmardy_out),
        .rxstartofseq_out(rxstartofseq_out),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in(rxsyncallin_in),
        .rxsyncdone_out(rxsyncdone_out),
        .rxsyncin_in(rxsyncin_in),
        .rxsyncmode_in(rxsyncmode_in),
        .rxsyncout_out(rxsyncout_out),
        .rxsysclksel_in(rxsysclksel_in),
        .rxtermination_in(rxtermination_in),
        .rxusrclk2_in(rxusrclk2_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .sigvalidclk_in(sigvalidclk_in),
        .tstin_in(tstin_in),
        .tx8b10bbypass_in(tx8b10bbypass_in),
        .tx8b10ben_in(tx8b10ben_in),
        .txbufstatus_out(txbufstatus_out),
        .txcomfinish_out(txcomfinish_out),
        .txcominit_in(txcominit_in),
        .txcomsas_in(txcomsas_in),
        .txcomwake_in(txcomwake_in),
        .txctrl2_in(txctrl2_in),
        .txdataextendrsvd_in(txdataextendrsvd_in),
        .txdccdone_out(txdccdone_out),
        .txdccforcestart_in(txdccforcestart_in),
        .txdccreset_in(txdccreset_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txdiffctrl_in(txdiffctrl_in),
        .txdlysresetdone_out(txdlysresetdone_out),
        .txelecidle_in(txelecidle_in),
        .txheader_in(txheader_in),
        .txinhibit_in(txinhibit_in),
        .txlatclk_in(txlatclk_in),
        .txlfpstreset_in(txlfpstreset_in),
        .txlfpsu2lpexit_in(txlfpsu2lpexit_in),
        .txlfpsu3wake_in(txlfpsu3wake_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txmuxdcdexhold_in(txmuxdcdexhold_in),
        .txmuxdcdorwren_in(txmuxdcdorwren_in),
        .txoneszeros_in(txoneszeros_in),
        .txoutclk_out(txoutclk_out),
        .txoutclkfabric_out(txoutclkfabric_out),
        .txoutclkpcs_out(txoutclkpcs_out),
        .txoutclksel_in(txoutclksel_in),
        .txpcsreset_in(txpcsreset_in),
        .txpd_in(txpd_in),
        .txpdelecidlemode_in(txpdelecidlemode_in),
        .txphaligndone_out(txphaligndone_out),
        .txphinitdone_out(txphinitdone_out),
        .txpippmen_in(txpippmen_in),
        .txpippmovrden_in(txpippmovrden_in),
        .txpippmpd_in(txpippmpd_in),
        .txpippmsel_in(txpippmsel_in),
        .txpippmstepsize_in(txpippmstepsize_in),
        .txpisopd_in(txpisopd_in),
        .txpllclksel_in(txpllclksel_in),
        .txpmareset_in(txpmareset_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in(txpostcursor_in),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in(txprecursor_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txqpibiasen_in(txqpibiasen_in),
        .txqpisenn_out(txqpisenn_out),
        .txqpisenp_out(txqpisenp_out),
        .txqpiweakpup_in(txqpiweakpup_in),
        .txrate_in(txrate_in),
        .txratedone_out(txratedone_out),
        .txratemode_in(txratemode_in),
        .txresetdone_out(txresetdone_out),
        .txsequence_in(txsequence_in),
        .txswing_in(txswing_in),
        .txsyncdone_out(txsyncdone_out),
        .txsyncout_out(txsyncout_out),
        .txsysclksel_in(txsysclksel_in),
        .txusrclk2_in(txusrclk2_in),
        .txusrclk_in(txusrclk_in));
endmodule

(* C_COMPONENT_NAME = "exdes_vid_phy_controller_0" *) (* C_DEVICE = "xczu9eg" *) (* C_Err_Irq_En = "0" *) 
(* C_FAMILY = "zynquplus" *) (* C_Hdmi_Fast_Switch = "1" *) (* C_INPUT_PIXELS_PER_CLOCK = "2" *) 
(* C_NIDRU = "0" *) (* C_NIDRU_REFCLK_SEL = "0" *) (* C_RX_PLL_SELECTION = "0" *) 
(* C_RX_REFCLK_SEL = "1" *) (* C_Rx_No_Of_Channels = "3" *) (* C_Rx_Protocol = "1" *) 
(* C_SILICON_REVISION = "0" *) (* C_SPEEDGRADE = "-2" *) (* C_SupportLevel = "1" *) 
(* C_TX_PLL_SELECTION = "6" *) (* C_TX_REFCLK_SEL = "0" *) (* C_TransceiverControl = "0" *) 
(* C_Tx_No_Of_Channels = "3" *) (* C_Tx_Protocol = "1" *) (* C_Txrefclk_Rdy_Invert = "1" *) 
(* C_Use_GT_CH4_HDMI = "0" *) (* C_vid_phy_axi4lite_ADDR_WIDTH = "10" *) (* C_vid_phy_axi4lite_DATA_WIDTH = "32" *) 
(* C_vid_phy_control_sb_rx_TDATA_WIDTH = "1" *) (* C_vid_phy_control_sb_tx_TDATA_WIDTH = "1" *) (* C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH = "20" *) 
(* C_vid_phy_rx_axi4s_ch_TDATA_WIDTH = "20" *) (* C_vid_phy_rx_axi4s_ch_TUSER_WIDTH = "1" *) (* C_vid_phy_status_sb_rx_TDATA_WIDTH = "2" *) 
(* C_vid_phy_status_sb_tx_TDATA_WIDTH = "2" *) (* C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH = "20" *) (* C_vid_phy_tx_axi4s_ch_TDATA_WIDTH = "20" *) 
(* C_vid_phy_tx_axi4s_ch_TUSER_WIDTH = "1" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* GTEASTREFCLK0 = "6" *) 
(* GTEASTREFCLK1 = "7" *) (* GTNORTHREFCLK0 = "2" *) (* GTNORTHREFCLK1 = "3" *) 
(* GTREFCLK0 = "0" *) (* GTREFCLK1 = "1" *) (* GTSOUTHREFCLK0 = "4" *) 
(* GTSOUTHREFCLK1 = "5" *) (* GTWESTREFCLK0 = "8" *) (* GTWESTREFCLK1 = "9" *) 
(* ORIG_REF_NAME = "exdes_vid_phy_controller_0_top" *) (* Tx_Buffer_Bypass = "1" *) (* c_sub_core_name = "exdes_vid_phy_controller_0_gtwrapper" *) 
(* pBANK0 = "5'b00000" *) (* pBANK1 = "5'b00001" *) (* pBANK2 = "5'b00010" *) 
(* pBANK3 = "5'b00011" *) 
module exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_top
   (mgtrefclk0_pad_n_in,
    mgtrefclk0_pad_p_in,
    mgtrefclk1_pad_n_in,
    mgtrefclk1_pad_p_in,
    mgtrefclk0_in,
    mgtrefclk1_in,
    drpclk,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gteastrefclk0_in,
    gteastrefclk1_in,
    gtwestrefclk0_in,
    gtwestrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    phy_rxn_in,
    phy_rxp_in,
    phy_txn_out,
    phy_txp_out,
    vid_phy_axi4lite_aclk,
    vid_phy_axi4lite_aresetn,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_awprot,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_awready,
    vid_phy_axi4lite_wdata,
    vid_phy_axi4lite_wstrb,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_wready,
    vid_phy_axi4lite_bresp,
    vid_phy_axi4lite_bvalid,
    vid_phy_axi4lite_bready,
    vid_phy_axi4lite_araddr,
    vid_phy_axi4lite_arprot,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_arready,
    vid_phy_axi4lite_rdata,
    vid_phy_axi4lite_rresp,
    vid_phy_axi4lite_rvalid,
    vid_phy_axi4lite_rready,
    vid_phy_tx_axi4s_aclk,
    vid_phy_tx_axi4s_aresetn,
    vid_phy_tx_axi4s_ch0_tready,
    vid_phy_tx_axi4s_ch0_tdata,
    vid_phy_tx_axi4s_ch0_tuser,
    vid_phy_tx_axi4s_ch0_tvalid,
    vid_phy_tx_axi4s_ch1_tready,
    vid_phy_tx_axi4s_ch1_tdata,
    vid_phy_tx_axi4s_ch1_tuser,
    vid_phy_tx_axi4s_ch1_tvalid,
    vid_phy_tx_axi4s_ch2_tready,
    vid_phy_tx_axi4s_ch2_tdata,
    vid_phy_tx_axi4s_ch2_tuser,
    vid_phy_tx_axi4s_ch2_tvalid,
    vid_phy_tx_axi4s_ch3_tready,
    vid_phy_tx_axi4s_ch3_tdata,
    vid_phy_tx_axi4s_ch3_tuser,
    vid_phy_tx_axi4s_ch3_tvalid,
    vid_phy_rx_axi4s_aclk,
    vid_phy_rx_axi4s_aresetn,
    vid_phy_rx_axi4s_ch0_tvalid,
    vid_phy_rx_axi4s_ch0_tdata,
    vid_phy_rx_axi4s_ch0_tuser,
    vid_phy_rx_axi4s_ch0_tready,
    vid_phy_rx_axi4s_ch1_tvalid,
    vid_phy_rx_axi4s_ch1_tdata,
    vid_phy_rx_axi4s_ch1_tuser,
    vid_phy_rx_axi4s_ch1_tready,
    vid_phy_rx_axi4s_ch2_tvalid,
    vid_phy_rx_axi4s_ch2_tdata,
    vid_phy_rx_axi4s_ch2_tuser,
    vid_phy_rx_axi4s_ch2_tready,
    vid_phy_rx_axi4s_ch3_tvalid,
    vid_phy_rx_axi4s_ch3_tdata,
    vid_phy_rx_axi4s_ch3_tuser,
    vid_phy_rx_axi4s_ch3_tready,
    vid_phy_sb_aclk,
    vid_phy_sb_aresetn,
    vid_phy_control_sb_tx_tready,
    vid_phy_control_sb_tx_tdata,
    vid_phy_control_sb_tx_tvalid,
    vid_phy_status_sb_tx_tvalid,
    vid_phy_status_sb_tx_tdata,
    vid_phy_status_sb_tx_tready,
    vid_phy_control_sb_rx_tready,
    vid_phy_control_sb_rx_tdata,
    vid_phy_control_sb_rx_tvalid,
    vid_phy_status_sb_rx_tvalid,
    vid_phy_status_sb_rx_tdata,
    vid_phy_status_sb_rx_tready,
    tx_refclk_rdy,
    tx_tmds_clk,
    tx_video_clk,
    rx_tmds_clk,
    rx_video_clk,
    tx_tmds_clk_p,
    tx_tmds_clk_n,
    rx_tmds_clk_p,
    rx_tmds_clk_n,
    mgtrefclk0_odiv2_in,
    mgtrefclk1_odiv2_in,
    gtnorthrefclk0_odiv2_in,
    gtnorthrefclk1_odiv2_in,
    gtsouthrefclk0_odiv2_in,
    gtsouthrefclk1_odiv2_in,
    txrefclk_ceb,
    rxrefclk_ceb,
    gttxpippmen_in,
    gttxpippmovrden_in,
    gttxpippmpd_in,
    gttxpippmsel_in,
    gttxpippmstepsize_in,
    err_irq,
    txoutclk,
    rxoutclk,
    irq);
  input mgtrefclk0_pad_n_in;
  input mgtrefclk0_pad_p_in;
  input mgtrefclk1_pad_n_in;
  input mgtrefclk1_pad_p_in;
  input mgtrefclk0_in;
  input mgtrefclk1_in;
  input drpclk;
  input gtnorthrefclk0_in;
  input gtnorthrefclk1_in;
  input gtsouthrefclk0_in;
  input gtsouthrefclk1_in;
  input gteastrefclk0_in;
  input gteastrefclk1_in;
  input gtwestrefclk0_in;
  input gtwestrefclk1_in;
  input gtnorthrefclk00_in;
  input gtnorthrefclk01_in;
  input gtnorthrefclk10_in;
  input gtnorthrefclk11_in;
  input gtsouthrefclk00_in;
  input gtsouthrefclk01_in;
  input gtsouthrefclk10_in;
  input gtsouthrefclk11_in;
  input [2:0]phy_rxn_in;
  input [2:0]phy_rxp_in;
  output [2:0]phy_txn_out;
  output [2:0]phy_txp_out;
  input vid_phy_axi4lite_aclk;
  input vid_phy_axi4lite_aresetn;
  input [9:0]vid_phy_axi4lite_awaddr;
  input [2:0]vid_phy_axi4lite_awprot;
  input vid_phy_axi4lite_awvalid;
  output vid_phy_axi4lite_awready;
  input [31:0]vid_phy_axi4lite_wdata;
  input [3:0]vid_phy_axi4lite_wstrb;
  input vid_phy_axi4lite_wvalid;
  output vid_phy_axi4lite_wready;
  output [1:0]vid_phy_axi4lite_bresp;
  output vid_phy_axi4lite_bvalid;
  input vid_phy_axi4lite_bready;
  input [9:0]vid_phy_axi4lite_araddr;
  input [2:0]vid_phy_axi4lite_arprot;
  input vid_phy_axi4lite_arvalid;
  output vid_phy_axi4lite_arready;
  output [31:0]vid_phy_axi4lite_rdata;
  output [1:0]vid_phy_axi4lite_rresp;
  output vid_phy_axi4lite_rvalid;
  input vid_phy_axi4lite_rready;
  input vid_phy_tx_axi4s_aclk;
  input vid_phy_tx_axi4s_aresetn;
  output vid_phy_tx_axi4s_ch0_tready;
  input [19:0]vid_phy_tx_axi4s_ch0_tdata;
  input [0:0]vid_phy_tx_axi4s_ch0_tuser;
  input vid_phy_tx_axi4s_ch0_tvalid;
  output vid_phy_tx_axi4s_ch1_tready;
  input [19:0]vid_phy_tx_axi4s_ch1_tdata;
  input [0:0]vid_phy_tx_axi4s_ch1_tuser;
  input vid_phy_tx_axi4s_ch1_tvalid;
  output vid_phy_tx_axi4s_ch2_tready;
  input [19:0]vid_phy_tx_axi4s_ch2_tdata;
  input [0:0]vid_phy_tx_axi4s_ch2_tuser;
  input vid_phy_tx_axi4s_ch2_tvalid;
  output vid_phy_tx_axi4s_ch3_tready;
  input [19:0]vid_phy_tx_axi4s_ch3_tdata;
  input [0:0]vid_phy_tx_axi4s_ch3_tuser;
  input vid_phy_tx_axi4s_ch3_tvalid;
  input vid_phy_rx_axi4s_aclk;
  input vid_phy_rx_axi4s_aresetn;
  output vid_phy_rx_axi4s_ch0_tvalid;
  output [19:0]vid_phy_rx_axi4s_ch0_tdata;
  output [0:0]vid_phy_rx_axi4s_ch0_tuser;
  input vid_phy_rx_axi4s_ch0_tready;
  output vid_phy_rx_axi4s_ch1_tvalid;
  output [19:0]vid_phy_rx_axi4s_ch1_tdata;
  output [0:0]vid_phy_rx_axi4s_ch1_tuser;
  input vid_phy_rx_axi4s_ch1_tready;
  output vid_phy_rx_axi4s_ch2_tvalid;
  output [19:0]vid_phy_rx_axi4s_ch2_tdata;
  output [0:0]vid_phy_rx_axi4s_ch2_tuser;
  input vid_phy_rx_axi4s_ch2_tready;
  output vid_phy_rx_axi4s_ch3_tvalid;
  output [19:0]vid_phy_rx_axi4s_ch3_tdata;
  output [0:0]vid_phy_rx_axi4s_ch3_tuser;
  input vid_phy_rx_axi4s_ch3_tready;
  input vid_phy_sb_aclk;
  input vid_phy_sb_aresetn;
  output vid_phy_control_sb_tx_tready;
  input [0:0]vid_phy_control_sb_tx_tdata;
  input vid_phy_control_sb_tx_tvalid;
  output vid_phy_status_sb_tx_tvalid;
  output [1:0]vid_phy_status_sb_tx_tdata;
  input vid_phy_status_sb_tx_tready;
  output vid_phy_control_sb_rx_tready;
  input [0:0]vid_phy_control_sb_rx_tdata;
  input vid_phy_control_sb_rx_tvalid;
  output vid_phy_status_sb_rx_tvalid;
  output [1:0]vid_phy_status_sb_rx_tdata;
  input vid_phy_status_sb_rx_tready;
  input tx_refclk_rdy;
  output tx_tmds_clk;
  output tx_video_clk;
  output rx_tmds_clk;
  output rx_video_clk;
  output tx_tmds_clk_p;
  output tx_tmds_clk_n;
  output rx_tmds_clk_p;
  output rx_tmds_clk_n;
  input mgtrefclk0_odiv2_in;
  input mgtrefclk1_odiv2_in;
  input gtnorthrefclk0_odiv2_in;
  input gtnorthrefclk1_odiv2_in;
  input gtsouthrefclk0_odiv2_in;
  input gtsouthrefclk1_odiv2_in;
  output txrefclk_ceb;
  output rxrefclk_ceb;
  input [2:0]gttxpippmen_in;
  input [2:0]gttxpippmovrden_in;
  input [2:0]gttxpippmpd_in;
  input [2:0]gttxpippmsel_in;
  input [14:0]gttxpippmstepsize_in;
  output err_irq;
  output txoutclk;
  output rxoutclk;
  output irq;

  wire \<const0> ;
  wire \<const1> ;
  wire D0;
  wire DRP_Rsp_Rd_Toggle;
  wire DRP_Rsp_Rd_Toggle_0;
  wire DRP_Rsp_Rd_Toggle_1;
  wire DRP_Rsp_Rd_Toggle_2;
  wire [17:0]DRP_Status_b0gt0;
  wire DRP_Status_b0gt0_16_sync;
  wire [17:0]DRP_Status_b0gt1;
  wire DRP_Status_b0gt1_16_sync;
  wire [17:0]DRP_Status_b0gt2;
  wire DRP_Status_b0gt2_16_sync;
  wire [17:0]DRP_Status_common;
  wire DRP_Status_common_16_sync;
  wire b0_CPLL_LOCK_DLY4_out;
  wire [23:0]b0_CPLL_LOCK_DLY_CNT;
  wire [23:1]b0_CPLL_LOCK_DLY_CNT0;
  wire \b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_2 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_3 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_5 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_6 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_7 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ;
  wire \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 ;
  wire b0_CPLL_LOCK_DLY_SYNC_AXICLK;
  wire b0_CPLL_LOCK_DLY_reg_n_0;
  wire b0_CPLL_RESET;
  wire b0_MMCM_RX_DRP_LOCKED;
  wire b0_MMCM_RX_DRP_LOCKED_DLY6_out;
  wire [23:0]b0_MMCM_RX_DRP_LOCKED_DLY_CNT;
  wire b0_MMCM_RX_DRP_LOCKED_DLY_CNT0;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_1 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_2 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_3 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_5 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_6 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_7 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_10 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_11 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_12 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_13 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_14 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_15 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_2 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_3 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_5 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_6 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_7 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_9 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_1 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_2 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_3 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_5 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_6 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_7 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ;
  wire b0_MMCM_RX_DRP_LOCKED_DLY_i_2_n_0;
  wire b0_MMCM_RX_DRP_LOCKED_DLY_i_4_n_0;
  wire b0_MMCM_RX_DRP_LOCKED_DLY_i_5_n_0;
  wire b0_MMCM_RX_DRP_LOCKED_DLY_i_6_n_0;
  wire b0_MMCM_RX_DRP_LOCKED_DLY_i_7_n_0;
  wire b0_MMCM_TX_DRP_LOCKED;
  wire b0_MMCM_TX_DRP_LOCKED_DLY8_out;
  wire [23:0]b0_MMCM_TX_DRP_LOCKED_DLY_CNT;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_CNT0;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_1 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_2 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_3 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_5 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_6 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_7 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_10 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_11 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_12 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_13 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_14 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_15 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_2 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_3 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_5 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_6 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_7 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_9 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_1 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_2 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_3 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_5 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_6 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_7 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_7_n_0;
  wire b0_QPLL_LOCK_DLY2_out;
  wire [23:0]b0_QPLL_LOCK_DLY_CNT;
  wire b0_QPLL_LOCK_DLY_CNT0;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_2 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_3 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_5 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_6 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_7 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8 ;
  wire \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9 ;
  wire b0_QPLL_LOCK_DLY_SYNC_AXICLK;
  wire b0_QPLL_LOCK_DLY_reg_n_0;
  wire \b0_TX_LINK_RDY_SYNC_reg_n_0_[0] ;
  wire \b0_TX_LINK_RDY_SYNC_reg_n_0_[2] ;
  wire b0_TX_LINK_RDY_i_1_n_0;
  wire b0_TX_LINK_RDY_i_2_n_0;
  (* DONT_TOUCH *) wire b0_clkdet_dru_refclk;
  wire \b0gt0_rxprbserr_out_cntr[2]_i_1_n_0 ;
  wire [3:0]b0gt0_rxprbserr_out_cntr_reg__0;
  wire b0gt0_rxprbserr_out_latch;
  wire b0gt0_rxprbserr_out_latch_i_1_n_0;
  wire \b0gt1_rxprbserr_out_cntr[2]_i_1_n_0 ;
  wire [3:0]b0gt1_rxprbserr_out_cntr_reg__0;
  wire b0gt1_rxprbserr_out_latch;
  wire b0gt1_rxprbserr_out_latch_i_1_n_0;
  wire \b0gt2_rxprbserr_out_cntr[2]_i_1_n_0 ;
  wire [3:0]b0gt2_rxprbserr_out_cntr_reg__0;
  wire b0gt2_rxprbserr_out_latch;
  wire b0gt2_rxprbserr_out_latch_i_1_n_0;
  wire [28:11]clk_dru_freq;
  wire clk_rx_freq0;
  wire clk_rx_freq_lock;
  wire clk_rx_tmr;
  wire [31:1]clk_rx_tmr0;
  wire clk_rx_tmr_evt0__0;
  wire [28:11]clk_tx_freq;
  wire clk_tx_tmr;
  wire [31:1]clk_tx_tmr0;
  wire clk_tx_tmr_evt0__0;
  wire clock_detector_inst_n_0;
  wire clock_detector_inst_n_10;
  wire clock_detector_inst_n_11;
  wire clock_detector_inst_n_12;
  wire clock_detector_inst_n_13;
  wire clock_detector_inst_n_14;
  wire clock_detector_inst_n_15;
  wire clock_detector_inst_n_16;
  wire clock_detector_inst_n_17;
  wire clock_detector_inst_n_18;
  wire clock_detector_inst_n_19;
  wire clock_detector_inst_n_2;
  wire clock_detector_inst_n_20;
  wire clock_detector_inst_n_21;
  wire clock_detector_inst_n_3;
  wire clock_detector_inst_n_4;
  wire clock_detector_inst_n_5;
  wire clock_detector_inst_n_53;
  wire clock_detector_inst_n_6;
  wire clock_detector_inst_n_7;
  wire clock_detector_inst_n_8;
  wire clock_detector_inst_n_85;
  wire clock_detector_inst_n_86;
  wire clock_detector_inst_n_87;
  wire clock_detector_inst_n_88;
  wire clock_detector_inst_n_89;
  wire clock_detector_inst_n_9;
  wire clock_detector_inst_n_90;
  wire clock_detector_inst_n_91;
  wire [2:0]cplllock_out;
  wire [6:0]drp_txn_available;
  wire [9:0]drpaddr_common_int;
  wire [29:0]drpaddr_in;
  wire drpclk;
  wire [15:0]drpdi_common_in;
  wire [47:0]drpdi_in;
  wire [15:0]drpdo_common_out;
  wire [47:0]drpdo_out;
  wire drpen_common_in;
  wire [2:0]drpen_in;
  wire drprdy_common_out;
  wire [2:0]drprdy_out;
  wire drpwe_common_in;
  wire [2:0]drpwe_in;
  wire gt_common_inst_n_23;
  wire gt_common_inst_n_24;
  wire gt_common_inst_n_25;
  wire gt_common_inst_n_26;
  wire gt_common_inst_n_27;
  wire gt_common_inst_n_28;
  wire gt_common_inst_n_29;
  wire gt_common_inst_n_30;
  wire gt_common_inst_n_31;
  wire gt_common_inst_n_32;
  wire gt_common_inst_n_33;
  wire gt_common_inst_n_34;
  wire gt_common_inst_n_35;
  wire gt_common_inst_n_36;
  wire gt_common_inst_n_37;
  wire gt_common_inst_n_38;
  wire gt_common_inst_n_39;
  wire gt_common_inst_n_40;
  wire gt_common_inst_n_41;
  wire gt_common_inst_n_42;
  wire gt_common_inst_n_43;
  wire gt_common_inst_n_44;
  wire gt_common_inst_n_45;
  wire gt_common_inst_n_46;
  wire gt_usrclk_source_inst_n_1;
  wire gt_usrclk_source_inst_n_10;
  wire gt_usrclk_source_inst_n_100;
  wire gt_usrclk_source_inst_n_11;
  wire gt_usrclk_source_inst_n_12;
  wire gt_usrclk_source_inst_n_13;
  wire gt_usrclk_source_inst_n_14;
  wire gt_usrclk_source_inst_n_15;
  wire gt_usrclk_source_inst_n_16;
  wire gt_usrclk_source_inst_n_17;
  wire gt_usrclk_source_inst_n_19;
  wire gt_usrclk_source_inst_n_2;
  wire gt_usrclk_source_inst_n_20;
  wire gt_usrclk_source_inst_n_21;
  wire gt_usrclk_source_inst_n_22;
  wire gt_usrclk_source_inst_n_23;
  wire gt_usrclk_source_inst_n_24;
  wire gt_usrclk_source_inst_n_25;
  wire gt_usrclk_source_inst_n_26;
  wire gt_usrclk_source_inst_n_27;
  wire gt_usrclk_source_inst_n_28;
  wire gt_usrclk_source_inst_n_29;
  wire gt_usrclk_source_inst_n_3;
  wire gt_usrclk_source_inst_n_30;
  wire gt_usrclk_source_inst_n_31;
  wire gt_usrclk_source_inst_n_32;
  wire gt_usrclk_source_inst_n_33;
  wire gt_usrclk_source_inst_n_34;
  wire gt_usrclk_source_inst_n_35;
  wire gt_usrclk_source_inst_n_4;
  wire gt_usrclk_source_inst_n_5;
  wire gt_usrclk_source_inst_n_50;
  wire gt_usrclk_source_inst_n_51;
  wire gt_usrclk_source_inst_n_6;
  wire gt_usrclk_source_inst_n_7;
  wire gt_usrclk_source_inst_n_77;
  wire gt_usrclk_source_inst_n_78;
  wire gt_usrclk_source_inst_n_79;
  wire gt_usrclk_source_inst_n_8;
  wire gt_usrclk_source_inst_n_80;
  wire gt_usrclk_source_inst_n_81;
  wire gt_usrclk_source_inst_n_82;
  wire gt_usrclk_source_inst_n_83;
  wire gt_usrclk_source_inst_n_84;
  wire gt_usrclk_source_inst_n_85;
  wire gt_usrclk_source_inst_n_86;
  wire gt_usrclk_source_inst_n_87;
  wire gt_usrclk_source_inst_n_88;
  wire gt_usrclk_source_inst_n_89;
  wire gt_usrclk_source_inst_n_9;
  wire gt_usrclk_source_inst_n_90;
  wire gt_usrclk_source_inst_n_91;
  wire gt_usrclk_source_inst_n_92;
  wire gt_usrclk_source_inst_n_93;
  wire gt_usrclk_source_inst_n_94;
  wire gt_usrclk_source_inst_n_95;
  wire gt_usrclk_source_inst_n_96;
  wire gt_usrclk_source_inst_n_97;
  wire gt_usrclk_source_inst_n_98;
  wire gt_usrclk_source_inst_n_99;
  wire gtnorthrefclk00_in;
  wire gtnorthrefclk01_in;
  wire gtnorthrefclk0_in;
  wire gtnorthrefclk10_in;
  wire gtnorthrefclk11_in;
  wire gtnorthrefclk1_in;
  wire [2:0]gtpowergood_out;
  wire gtsouthrefclk00_in;
  wire gtsouthrefclk01_in;
  wire gtsouthrefclk0_in;
  wire gtsouthrefclk10_in;
  wire gtsouthrefclk11_in;
  wire gtsouthrefclk1_in;
  wire gtwiz_buffbypass_tx_done_out;
  wire gtwiz_buffbypass_tx_done_out_sync;
  wire gtwiz_buffbypass_tx_error_out;
  wire gtwiz_buffbypass_tx_error_out_sync;
  wire gtwiz_buffbypass_tx_reset_in;
  wire gtwiz_buffbypass_tx_start_user_in;
  wire [17:0]gtwiz_gte4_cpll_cal_cnt_tol_in_sync;
  wire [17:0]gtwiz_gte4_cpll_cal_txoutclk_period_sync;
  wire gtwiz_reset_qpll_lock_in;
  wire gtwiz_reset_qpll_reset_out;
  wire gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_done_out_sync;
  wire gtwiz_reset_tx_datapath_in_sync_drpclk;
  wire gtwiz_reset_tx_done_out;
  wire gtwiz_reset_tx_done_out_sync;
  wire gtwiz_reset_tx_pll_and_datapath_in_sync_drpclk;
  wire gtwiz_userclk_rx_active_in;
  wire gtwiz_userclk_tx_active_in;
  wire i_reg_clkdet_run;
  wire i_reg_clkdet_tx_tmr_ld;
  wire irq;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire lopt_4;
  wire mgtrefclk0_i;
  wire mgtrefclk0_odiv2_i;
  wire mgtrefclk0_pad_n_in;
  wire mgtrefclk0_pad_p_in;
  wire mgtrefclk1_i;
  wire mgtrefclk1_odiv2_i;
  wire mgtrefclk1_pad_n_in;
  wire mgtrefclk1_pad_p_in;
  wire [3:0]p_0_in;
  wire p_0_in10_in;
  wire p_0_in_3;
  wire [3:0]p_0_in__0;
  wire [3:0]p_0_in__1;
  wire p_169_in;
  wire p_170_in;
  wire [2:0]p_171_in;
  wire p_172_in;
  wire p_174_in;
  wire p_175_in;
  wire [2:0]p_176_in;
  wire p_177_in;
  wire p_179_in;
  wire p_180_in;
  wire [2:0]p_181_in;
  wire p_182_in;
  wire [23:0]p_1_in;
  wire p_1_in9_in;
  wire [8:0]p_209_in;
  wire p_210_in;
  wire p_211_in;
  wire [8:0]p_216_in;
  wire p_217_in;
  wire p_218_in;
  wire [7:0]p_221_in;
  wire [10:1]p_2_in;
  wire [0:0]p_2_out;
  wire [10:1]p_3_in;
  wire [2:0]phy_rxn_in;
  wire [2:0]phy_rxp_in;
  wire [2:0]phy_txn_out;
  wire [2:0]phy_txp_out;
  wire qpll0lock_out_dly;
  wire qpll0outclk_out;
  wire qpll0outrefclk_out;
  wire qpll1lock_out_dly;
  wire qpll1outclk_out;
  wire qpll1outrefclk_out;
  wire \rx_mmcm.RXPLL_DRP_INST/DRP_Rsp_Rd_Toggle ;
  wire rx_tmds_clk;
  wire rx_tmds_clk_n;
  wire rx_tmds_clk_p;
  wire rx_video_clk;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxcdrlock_out;
  wire rxoutclk;
  wire rxoutclk_out;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxpolarity_in;
  wire rxprbscntreset_in_0;
  wire rxprbscntreset_in_1;
  wire rxprbscntreset_in_2;
  wire [2:0]rxprbserr_out;
  wire [11:0]rxprbssel_in;
  wire \tx_mmcm.TXPLL_DRP_INST/DRP_Rsp_Rd_Toggle ;
  wire tx_refclk_rdy;
  wire tx_tmds_clk;
  wire tx_tmds_clk_n;
  wire tx_tmds_clk_p;
  wire tx_video_clk;
  wire [5:0]txbufstatus_out;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txelecidle_in;
  wire [2:0]txinhibit_in;
  wire txoutclk;
  wire txoutclk_out;
  wire txpllclksel_in0_sync;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire vid_phy_axi4lite_aclk;
  wire [9:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_arready;
  wire vid_phy_axi4lite_arvalid;
  wire [9:0]vid_phy_axi4lite_awaddr;
  wire vid_phy_axi4lite_awready;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire vid_phy_axi4lite_rvalid;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wready;
  wire vid_phy_axi4lite_wvalid;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_100;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_101;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_102;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_103;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_104;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_105;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_106;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_108;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_109;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_110;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_111;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_112;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_113;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_114;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_115;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_116;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_117;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_118;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_119;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_12;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_120;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_121;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_122;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_123;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_124;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_125;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_126;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_127;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_128;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_129;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_13;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_130;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_131;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_132;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_133;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_134;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_135;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_136;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_137;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_138;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_139;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_14;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_140;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_141;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_142;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_143;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_144;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_145;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_146;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_147;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_148;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_149;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_15;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_150;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_151;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_152;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_153;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_154;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_155;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_156;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_157;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_158;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_159;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_160;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_161;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_162;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_163;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_164;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_165;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_166;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_167;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_168;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_169;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_17;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_170;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_171;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_172;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_173;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_174;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_175;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_176;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_177;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_178;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_179;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_18;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_180;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_181;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_182;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_183;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_184;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_185;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_186;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_187;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_188;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_189;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_190;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_191;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_192;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_193;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_194;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_195;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_196;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_197;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_198;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_199;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_200;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_201;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_202;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_203;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_204;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_205;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_206;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_207;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_208;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_209;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_210;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_211;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_212;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_213;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_214;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_215;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_216;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_217;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_218;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_219;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_22;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_220;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_221;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_222;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_223;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_224;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_225;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_226;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_227;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_228;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_229;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_23;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_230;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_231;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_232;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_233;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_234;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_235;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_236;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_237;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_24;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_25;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_251;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_252;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_253;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_254;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_255;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_256;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_257;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_258;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_259;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_26;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_260;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_261;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_262;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_263;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_264;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_265;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_266;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_267;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_268;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_269;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_27;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_270;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_28;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_284;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_285;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_286;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_287;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_288;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_289;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_29;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_290;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_291;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_292;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_293;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_294;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_295;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_296;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_297;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_298;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_299;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_30;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_300;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_301;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_302;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_303;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_304;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_305;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_306;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_307;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_308;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_309;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_31;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_310;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_311;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_312;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_313;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_314;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_315;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_316;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_317;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_318;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_319;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_32;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_320;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_321;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_322;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_323;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_324;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_325;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_326;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_327;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_328;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_329;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_33;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_330;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_331;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_332;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_333;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_334;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_335;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_336;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_337;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_338;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_339;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_34;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_340;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_341;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_342;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_343;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_344;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_345;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_346;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_347;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_348;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_349;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_35;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_350;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_351;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_352;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_353;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_354;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_355;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_356;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_357;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_358;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_359;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_36;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_360;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_361;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_362;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_363;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_364;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_365;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_366;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_367;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_368;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_369;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_37;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_370;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_371;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_372;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_373;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_374;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_375;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_376;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_377;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_378;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_379;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_38;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_380;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_381;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_382;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_383;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_384;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_385;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_386;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_387;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_388;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_389;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_39;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_390;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_391;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_392;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_393;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_394;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_395;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_396;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_397;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_398;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_399;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_4;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_40;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_400;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_401;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_402;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_403;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_404;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_405;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_406;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_407;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_408;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_409;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_41;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_410;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_411;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_412;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_413;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_42;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_43;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_432;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_433;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_434;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_435;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_436;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_437;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_438;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_439;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_44;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_440;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_441;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_442;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_443;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_444;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_445;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_446;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_447;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_448;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_449;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_45;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_450;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_451;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_452;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_46;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_461;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_466;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_467;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_468;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_469;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_47;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_470;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_471;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_472;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_473;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_474;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_475;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_476;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_477;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_478;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_479;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_48;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_480;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_481;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_482;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_483;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_484;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_485;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_486;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_487;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_488;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_489;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_49;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_5;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_50;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_51;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_52;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_53;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_54;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_55;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_56;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_57;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_58;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_59;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_60;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_61;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_62;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_63;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_64;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_65;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_66;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_67;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_68;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_69;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_70;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_71;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_72;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_73;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_74;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_75;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_76;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_77;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_78;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_79;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_8;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_80;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_81;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_82;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_83;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_84;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_85;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_87;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_88;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_90;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_91;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_92;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_93;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_94;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_95;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_96;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_97;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_98;
  wire vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_99;
  wire [19:0]vid_phy_rx_axi4s_ch0_tdata;
  wire [19:0]vid_phy_rx_axi4s_ch1_tdata;
  wire [19:0]vid_phy_rx_axi4s_ch2_tdata;
  wire [1:0]vid_phy_status_sb_rx_tdata;
  wire [1:0]vid_phy_status_sb_tx_tdata;
  wire [19:0]vid_phy_tx_axi4s_ch0_tdata;
  wire [19:0]vid_phy_tx_axi4s_ch1_tdata;
  wire [19:0]vid_phy_tx_axi4s_ch2_tdata;
  wire wr_en_2_isr;
  wire xpm_array_gtwiz_reset_sync_inst_n_3;
  wire xpm_array_single_qpll0lock_b0_inst_n_0;
  wire xpm_array_single_qpll1lock_b0_inst_n_0;
  wire xpm_array_single_rxbufstatus_b00_inst_n_0;
  wire xpm_array_single_rxbufstatus_b00_inst_n_1;
  wire xpm_array_single_rxbufstatus_b00_inst_n_2;
  wire xpm_array_single_rxbufstatus_b01_inst_n_0;
  wire xpm_array_single_rxbufstatus_b01_inst_n_1;
  wire xpm_array_single_rxbufstatus_b01_inst_n_2;
  wire xpm_array_single_rxbufstatus_b02_inst_n_0;
  wire xpm_array_single_rxbufstatus_b02_inst_n_1;
  wire xpm_array_single_rxbufstatus_b02_inst_n_2;
  wire xpm_array_single_rxcdrlock_b00_inst_n_0;
  wire xpm_array_single_rxcdrlock_b01_inst_n_0;
  wire xpm_array_single_rxcdrlock_b02_inst_n_0;
  wire xpm_array_single_rxpmaresetdone_b00_inst_n_0;
  wire xpm_array_single_rxpmaresetdone_b01_inst_n_0;
  wire xpm_array_single_rxpmaresetdone_b02_inst_n_0;
  wire xpm_array_single_txbufstatus_b00_inst_n_0;
  wire xpm_array_single_txbufstatus_b00_inst_n_1;
  wire xpm_array_single_txbufstatus_b01_inst_n_0;
  wire xpm_array_single_txbufstatus_b01_inst_n_1;
  wire xpm_array_single_txbufstatus_b02_inst_n_0;
  wire xpm_array_single_txbufstatus_b02_inst_n_1;
  wire xpm_array_single_txpmaresetdone_b00_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b01_inst_n_0;
  wire xpm_array_single_txpmaresetdone_b02_inst_n_0;
  wire xpm_single_prbserr_out_sync_b0gt0inst_n_0;
  wire xpm_single_prbserr_out_sync_b0gt1inst_n_0;
  wire xpm_single_prbserr_out_sync_b0gt2inst_n_0;
  wire [3:3]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED ;
  wire [7:7]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED ;
  wire [7:7]\NLW_b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED ;
  wire [7:7]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_O_UNCONNECTED ;
  wire [3:3]\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED ;
  wire [7:3]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED ;
  wire [7:7]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_O_UNCONNECTED ;
  wire [3:3]\NLW_b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED ;
  wire [2:0]NLW_gt_wrapper_inst_cpllfbclklost_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_cpllrefclklost_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_gt_wrapper_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [2:1]NLW_gt_wrapper_inst_rxoutclk_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_rxprbslocked_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_rxresetdone_out_UNCONNECTED;
  wire [2:1]NLW_gt_wrapper_inst_txoutclk_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_txphaligndone_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_txprgdivresetdone_out_UNCONNECTED;
  wire [2:0]NLW_gt_wrapper_inst_txresetdone_out_UNCONNECTED;
  wire NLW_xpm_single_tx_mmcm_drp_locked_b0_inst_dest_out_UNCONNECTED;

  assign err_irq = \<const0> ;
  assign rxrefclk_ceb = \<const0> ;
  assign txrefclk_ceb = \<const0> ;
  assign vid_phy_axi4lite_bresp[1] = \<const0> ;
  assign vid_phy_axi4lite_bresp[0] = \<const0> ;
  assign vid_phy_axi4lite_rresp[1] = \<const0> ;
  assign vid_phy_axi4lite_rresp[0] = \<const0> ;
  assign vid_phy_control_sb_rx_tready = \<const1> ;
  assign vid_phy_control_sb_tx_tready = \<const1> ;
  assign vid_phy_rx_axi4s_ch0_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch0_tvalid = \<const1> ;
  assign vid_phy_rx_axi4s_ch1_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch1_tvalid = \<const1> ;
  assign vid_phy_rx_axi4s_ch2_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch2_tvalid = \<const1> ;
  assign vid_phy_rx_axi4s_ch3_tdata[19] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[18] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[17] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[16] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[15] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[14] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[13] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[12] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[11] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[10] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[9] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[8] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[7] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[6] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[5] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[4] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[3] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[2] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[1] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tdata[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tuser[0] = \<const0> ;
  assign vid_phy_rx_axi4s_ch3_tvalid = \<const0> ;
  assign vid_phy_status_sb_rx_tvalid = \<const1> ;
  assign vid_phy_status_sb_tx_tvalid = \<const1> ;
  assign vid_phy_tx_axi4s_ch0_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch1_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch2_tready = \<const1> ;
  assign vid_phy_tx_axi4s_ch3_tready = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  LUT5 #(
    .INIT(32'h00004000)) 
    \b0_CPLL_LOCK_DLY_CNT[0]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT[0]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[10]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[10]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[11]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[11]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[12]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[12]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[13]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[13]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[14]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[14]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[15]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[15]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[16]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[16]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[17]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[17]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[18]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[18]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[19]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[19]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[1]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[1]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[20]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[20]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[21]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[21]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[22]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[22]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_1 
       (.I0(\b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ),
        .I1(b0_CPLL_LOCK_DLY_CNT[13]),
        .I2(b0_CPLL_LOCK_DLY_CNT[14]),
        .I3(b0_CPLL_LOCK_DLY_CNT[0]),
        .I4(\b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ),
        .I5(\b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_2 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[23]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_3 
       (.I0(cplllock_out[0]),
        .I1(cplllock_out[1]),
        .I2(cplllock_out[2]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_4 
       (.I0(b0_CPLL_LOCK_DLY_CNT[20]),
        .I1(b0_CPLL_LOCK_DLY_CNT[23]),
        .I2(b0_CPLL_LOCK_DLY_CNT[11]),
        .I3(b0_CPLL_LOCK_DLY_CNT[17]),
        .I4(\b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0 ),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_5 
       (.I0(\b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0 ),
        .I1(\b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0 ),
        .I2(b0_CPLL_LOCK_DLY_CNT[5]),
        .I3(b0_CPLL_LOCK_DLY_CNT[8]),
        .I4(b0_CPLL_LOCK_DLY_CNT[18]),
        .I5(b0_CPLL_LOCK_DLY_CNT[1]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_7 
       (.I0(b0_CPLL_LOCK_DLY_CNT[16]),
        .I1(b0_CPLL_LOCK_DLY_CNT[9]),
        .I2(b0_CPLL_LOCK_DLY_CNT[3]),
        .I3(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF7)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_8 
       (.I0(b0_CPLL_LOCK_DLY_CNT[10]),
        .I1(b0_CPLL_LOCK_DLY_CNT[15]),
        .I2(b0_CPLL_LOCK_DLY_CNT[22]),
        .I3(b0_CPLL_LOCK_DLY_CNT[21]),
        .I4(b0_CPLL_LOCK_DLY_CNT[4]),
        .I5(b0_CPLL_LOCK_DLY_CNT[19]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \b0_CPLL_LOCK_DLY_CNT[23]_i_9 
       (.I0(b0_CPLL_LOCK_DLY_CNT[6]),
        .I1(b0_CPLL_LOCK_DLY_CNT[2]),
        .I2(b0_CPLL_LOCK_DLY_CNT[7]),
        .I3(b0_CPLL_LOCK_DLY_CNT[12]),
        .O(\b0_CPLL_LOCK_DLY_CNT[23]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[2]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[2]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair540" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[3]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[3]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[4]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[4]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[5]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[5]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[6]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[6]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[7]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[7]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[8]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[8]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \b0_CPLL_LOCK_DLY_CNT[9]_i_1 
       (.I0(b0_CPLL_LOCK_DLY_CNT0[9]),
        .I1(cplllock_out[0]),
        .I2(cplllock_out[1]),
        .I3(cplllock_out[2]),
        .I4(b0_CPLL_RESET),
        .O(\b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0 ));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[0] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[0]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[0]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[10] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[10]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[10]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[11] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[11]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[11]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[12] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[12]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[12]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[13] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[13]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[13]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[14] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[14]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[14]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[15] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[15]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[15]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[16] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[16]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[16]));
  CARRY8 \b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2 
       (.CI(\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ,\NLW_b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED [3],\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ,\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(b0_CPLL_LOCK_DLY_CNT0[16:9]),
        .S(b0_CPLL_LOCK_DLY_CNT[16:9]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[17] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[17]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[17]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[18] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[18]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[18]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[19] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[19]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[19]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[1] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[1]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[1]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[20] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[20]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[20]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[21] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[21]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[21]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[22] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[22]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[22]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[23] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[23]_i_2_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[23]));
  CARRY8 \b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6 
       (.CI(\b0_CPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED [7:6],\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_2 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_3 ,\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED [3],\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_5 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_6 ,\b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b0_CPLL_LOCK_DLY_CNT_reg[23]_i_6_O_UNCONNECTED [7],b0_CPLL_LOCK_DLY_CNT0[23:17]}),
        .S({1'b0,b0_CPLL_LOCK_DLY_CNT[23:17]}));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[2] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[2]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[2]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[3] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[3]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[3]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[4] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[4]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[4]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[5] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[5]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[5]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[6] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[6]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[6]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[7] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[7]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[7]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[8] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[8]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[8]));
  CARRY8 \b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2 
       (.CI(b0_CPLL_LOCK_DLY_CNT[0]),
        .CI_TOP(1'b0),
        .CO({\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ,\NLW_b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED [3],\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ,\b0_CPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(b0_CPLL_LOCK_DLY_CNT0[8:1]),
        .S(b0_CPLL_LOCK_DLY_CNT[8:1]));
  FDCE \b0_CPLL_LOCK_DLY_CNT_reg[9] 
       (.C(drpclk),
        .CE(\b0_CPLL_LOCK_DLY_CNT[23]_i_1_n_0 ),
        .CLR(p_0_in_3),
        .D(\b0_CPLL_LOCK_DLY_CNT[9]_i_1_n_0 ),
        .Q(b0_CPLL_LOCK_DLY_CNT[9]));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    b0_CPLL_LOCK_DLY_i_1
       (.I0(\b0_CPLL_LOCK_DLY_CNT[23]_i_3_n_0 ),
        .I1(b0_CPLL_LOCK_DLY_CNT[13]),
        .I2(b0_CPLL_LOCK_DLY_CNT[14]),
        .I3(b0_CPLL_LOCK_DLY_CNT[0]),
        .I4(\b0_CPLL_LOCK_DLY_CNT[23]_i_4_n_0 ),
        .I5(\b0_CPLL_LOCK_DLY_CNT[23]_i_5_n_0 ),
        .O(b0_CPLL_LOCK_DLY4_out));
  FDCE b0_CPLL_LOCK_DLY_reg
       (.C(drpclk),
        .CE(1'b1),
        .CLR(p_0_in_3),
        .D(b0_CPLL_LOCK_DLY4_out),
        .Q(b0_CPLL_LOCK_DLY_reg_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_4 
       (.I0(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]),
        .I1(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[4]),
        .I2(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[22]),
        .I3(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[6]),
        .I4(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_5 
       (.I0(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[13]),
        .I1(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[12]),
        .I2(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[19]),
        .I3(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[14]),
        .I4(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0 ),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_8 
       (.I0(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[2]),
        .I1(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[3]),
        .I2(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[0]),
        .I3(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[1]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_9 
       (.I0(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[20]),
        .I1(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[11]),
        .I2(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[8]),
        .I3(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[21]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0 ));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_100),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[0]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_90),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[10]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_89),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[11]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_88),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[12]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_87),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[13]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_86),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[14]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_85),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[15]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_84),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2 
       (.CI(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_1 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_2 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_3 ,\NLW_b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED [3],\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_5 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_6 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 }),
        .S(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[16:9]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_83),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[17]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_82),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[18]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_81),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[19]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_99),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[1]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_80),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[20]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_79),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[21]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_78),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[22]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_77),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6 
       (.CI(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED [7:6],\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_2 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_3 ,\NLW_b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED [3],\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_5 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_6 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_O_UNCONNECTED [7],\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_9 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_10 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_11 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_12 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_13 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_14 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_15 }),
        .S({1'b0,b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23:17]}));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_98),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[2]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_97),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[3]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_96),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[4]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_95),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[5]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_94),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[6]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_93),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[7]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_92),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2 
       (.CI(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[0]),
        .CI_TOP(1'b0),
        .CO({\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_1 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_2 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_3 ,\NLW_b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED [3],\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_5 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_6 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 }),
        .S(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[8:1]));
  FDCE \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_usrclk_source_inst_n_91),
        .Q(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    b0_MMCM_RX_DRP_LOCKED_DLY_i_2
       (.I0(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[16]),
        .I1(b0_MMCM_RX_DRP_LOCKED_DLY_i_5_n_0),
        .I2(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[6]),
        .I3(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]),
        .I4(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[21]),
        .I5(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[22]),
        .O(b0_MMCM_RX_DRP_LOCKED_DLY_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    b0_MMCM_RX_DRP_LOCKED_DLY_i_4
       (.I0(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[14]),
        .I1(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[13]),
        .I2(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[0]),
        .I3(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[1]),
        .I4(b0_MMCM_RX_DRP_LOCKED_DLY_i_7_n_0),
        .O(b0_MMCM_RX_DRP_LOCKED_DLY_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    b0_MMCM_RX_DRP_LOCKED_DLY_i_5
       (.I0(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[19]),
        .I1(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[20]),
        .I2(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[17]),
        .I3(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[18]),
        .O(b0_MMCM_RX_DRP_LOCKED_DLY_i_5_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    b0_MMCM_RX_DRP_LOCKED_DLY_i_6
       (.I0(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[9]),
        .I1(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[7]),
        .I2(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[15]),
        .I3(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[10]),
        .O(b0_MMCM_RX_DRP_LOCKED_DLY_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    b0_MMCM_RX_DRP_LOCKED_DLY_i_7
       (.I0(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[11]),
        .I1(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[12]),
        .I2(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[3]),
        .I3(b0_MMCM_RX_DRP_LOCKED_DLY_CNT[2]),
        .O(b0_MMCM_RX_DRP_LOCKED_DLY_i_7_n_0));
  FDCE b0_MMCM_RX_DRP_LOCKED_DLY_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .CLR(p_0_in_3),
        .D(b0_MMCM_RX_DRP_LOCKED_DLY6_out),
        .Q(vid_phy_status_sb_rx_tdata[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]),
        .I4(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]),
        .I4(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0 ),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9 
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_9_n_0 ));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[0]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[10]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[11]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[12]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[13]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[14]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[15]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[16]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2 
       (.CI(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_1 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_2 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_3 ,\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED [3],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_5 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_6 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 }),
        .S(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16:9]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[17]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[18]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[19]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[1]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[20]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[21]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[22]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[23]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6 
       (.CI(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED [7:6],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_2 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_3 ,\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_CO_UNCONNECTED [3],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_5 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_6 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_O_UNCONNECTED [7],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_15 }),
        .S({1'b0,b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23:17]}));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[2]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[3]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[4]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[4]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[5]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[6]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[7]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[8]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-8 {cell *THIS*}}" *) 
  CARRY8 \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2 
       (.CI(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]),
        .CI_TOP(1'b0),
        .CO({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_0 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_1 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_2 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_3 ,\NLW_b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED [3],\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_5 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_6 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 }),
        .S(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[8:1]));
  FDCE \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(p_1_in[9]),
        .Q(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_2
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[16]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[6]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[21]),
        .I5(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[22]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0));
  LUT5 #(
    .INIT(32'h00000001)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_4
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[14]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[13]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[1]),
        .I4(b0_MMCM_TX_DRP_LOCKED_DLY_i_7_n_0),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_5
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[19]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[20]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[17]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_5_n_0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_6
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[9]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[7]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[15]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_7
       (.I0(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[11]),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[12]),
        .I2(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[3]),
        .I3(b0_MMCM_TX_DRP_LOCKED_DLY_CNT[2]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_7_n_0));
  FDCE b0_MMCM_TX_DRP_LOCKED_DLY_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .CLR(p_0_in_3),
        .D(b0_MMCM_TX_DRP_LOCKED_DLY8_out),
        .Q(vid_phy_status_sb_tx_tdata[1]));
  LUT5 #(
    .INIT(32'h00000004)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_3 
       (.I0(b0_QPLL_LOCK_DLY_CNT[22]),
        .I1(b0_QPLL_LOCK_DLY_CNT[10]),
        .I2(b0_QPLL_LOCK_DLY_CNT[12]),
        .I3(b0_QPLL_LOCK_DLY_CNT[19]),
        .I4(\b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0 ),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_4 
       (.I0(\b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0 ),
        .I1(\b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0 ),
        .I2(b0_QPLL_LOCK_DLY_CNT[9]),
        .I3(b0_QPLL_LOCK_DLY_CNT[18]),
        .I4(b0_QPLL_LOCK_DLY_CNT[15]),
        .I5(b0_QPLL_LOCK_DLY_CNT[20]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_6 
       (.I0(b0_QPLL_LOCK_DLY_CNT[16]),
        .I1(gtwiz_reset_qpll_reset_out),
        .I2(b0_QPLL_LOCK_DLY_CNT[1]),
        .I3(b0_QPLL_LOCK_DLY_CNT[13]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_7 
       (.I0(b0_QPLL_LOCK_DLY_CNT[17]),
        .I1(b0_QPLL_LOCK_DLY_CNT[23]),
        .I2(b0_QPLL_LOCK_DLY_CNT[0]),
        .I3(b0_QPLL_LOCK_DLY_CNT[5]),
        .I4(b0_QPLL_LOCK_DLY_CNT[8]),
        .I5(b0_QPLL_LOCK_DLY_CNT[21]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFEF)) 
    \b0_QPLL_LOCK_DLY_CNT[23]_i_8 
       (.I0(b0_QPLL_LOCK_DLY_CNT[11]),
        .I1(b0_QPLL_LOCK_DLY_CNT[3]),
        .I2(b0_QPLL_LOCK_DLY_CNT[7]),
        .I3(b0_QPLL_LOCK_DLY_CNT[2]),
        .O(\b0_QPLL_LOCK_DLY_CNT[23]_i_8_n_0 ));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[0] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_46),
        .Q(b0_QPLL_LOCK_DLY_CNT[0]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[10] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_36),
        .Q(b0_QPLL_LOCK_DLY_CNT[10]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[11] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_35),
        .Q(b0_QPLL_LOCK_DLY_CNT[11]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[12] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_34),
        .Q(b0_QPLL_LOCK_DLY_CNT[12]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[13] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_33),
        .Q(b0_QPLL_LOCK_DLY_CNT[13]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[14] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_32),
        .Q(b0_QPLL_LOCK_DLY_CNT[14]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[15] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_31),
        .Q(b0_QPLL_LOCK_DLY_CNT[15]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[16] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_30),
        .Q(b0_QPLL_LOCK_DLY_CNT[16]));
  CARRY8 \b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2 
       (.CI(\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_1 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_2 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_3 ,\NLW_b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_CO_UNCONNECTED [3],\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_5 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_6 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15 }),
        .S(b0_QPLL_LOCK_DLY_CNT[16:9]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[17] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_29),
        .Q(b0_QPLL_LOCK_DLY_CNT[17]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[18] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_28),
        .Q(b0_QPLL_LOCK_DLY_CNT[18]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[19] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_27),
        .Q(b0_QPLL_LOCK_DLY_CNT[19]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[1] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_45),
        .Q(b0_QPLL_LOCK_DLY_CNT[1]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[20] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_26),
        .Q(b0_QPLL_LOCK_DLY_CNT[20]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[21] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_25),
        .Q(b0_QPLL_LOCK_DLY_CNT[21]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[22] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_24),
        .Q(b0_QPLL_LOCK_DLY_CNT[22]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[23] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_23),
        .Q(b0_QPLL_LOCK_DLY_CNT[23]));
  CARRY8 \b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5 
       (.CI(\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED [7:6],\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_2 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_3 ,\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_CO_UNCONNECTED [3],\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_5 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_6 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_O_UNCONNECTED [7],\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15 }),
        .S({1'b0,b0_QPLL_LOCK_DLY_CNT[23:17]}));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[2] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_44),
        .Q(b0_QPLL_LOCK_DLY_CNT[2]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[3] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_43),
        .Q(b0_QPLL_LOCK_DLY_CNT[3]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[4] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_42),
        .Q(b0_QPLL_LOCK_DLY_CNT[4]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[5] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_41),
        .Q(b0_QPLL_LOCK_DLY_CNT[5]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[6] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_40),
        .Q(b0_QPLL_LOCK_DLY_CNT[6]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[7] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_39),
        .Q(b0_QPLL_LOCK_DLY_CNT[7]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[8] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_38),
        .Q(b0_QPLL_LOCK_DLY_CNT[8]));
  CARRY8 \b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2 
       (.CI(b0_QPLL_LOCK_DLY_CNT[0]),
        .CI_TOP(1'b0),
        .CO({\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_0 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_1 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_2 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_3 ,\NLW_b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_CO_UNCONNECTED [3],\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_5 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_6 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15 }),
        .S(b0_QPLL_LOCK_DLY_CNT[8:1]));
  FDCE \b0_QPLL_LOCK_DLY_CNT_reg[9] 
       (.C(drpclk),
        .CE(b0_QPLL_LOCK_DLY_CNT0),
        .CLR(p_0_in_3),
        .D(gt_common_inst_n_37),
        .Q(b0_QPLL_LOCK_DLY_CNT[9]));
  FDCE b0_QPLL_LOCK_DLY_reg
       (.C(drpclk),
        .CE(1'b1),
        .CLR(p_0_in_3),
        .D(b0_QPLL_LOCK_DLY2_out),
        .Q(b0_QPLL_LOCK_DLY_reg_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    \b0_TX_LINK_RDY_SYNC[0]_i_1 
       (.I0(gtwiz_reset_tx_done_out_sync),
        .I1(gtwiz_buffbypass_tx_done_out_sync),
        .O(p_2_out));
  FDRE \b0_TX_LINK_RDY_SYNC_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(\b0_TX_LINK_RDY_SYNC_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \b0_TX_LINK_RDY_SYNC_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\b0_TX_LINK_RDY_SYNC_reg_n_0_[0] ),
        .Q(p_1_in9_in),
        .R(1'b0));
  FDRE \b0_TX_LINK_RDY_SYNC_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(p_1_in9_in),
        .Q(\b0_TX_LINK_RDY_SYNC_reg_n_0_[2] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    b0_TX_LINK_RDY_i_1
       (.I0(\b0_TX_LINK_RDY_SYNC_reg_n_0_[2] ),
        .I1(p_1_in9_in),
        .I2(vid_phy_status_sb_tx_tdata[0]),
        .O(b0_TX_LINK_RDY_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    b0_TX_LINK_RDY_i_2
       (.I0(b0_QPLL_LOCK_DLY_SYNC_AXICLK),
        .O(b0_TX_LINK_RDY_i_2_n_0));
  FDCE b0_TX_LINK_RDY_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .CLR(b0_TX_LINK_RDY_i_2_n_0),
        .D(b0_TX_LINK_RDY_i_1_n_0),
        .Q(vid_phy_status_sb_tx_tdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \b0gt0_rxprbserr_out_cntr[0]_i_1 
       (.I0(b0gt0_rxprbserr_out_cntr_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair544" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b0gt0_rxprbserr_out_cntr[1]_i_1 
       (.I0(b0gt0_rxprbserr_out_cntr_reg__0[0]),
        .I1(b0gt0_rxprbserr_out_cntr_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \b0gt0_rxprbserr_out_cntr[2]_i_1 
       (.I0(b0gt0_rxprbserr_out_cntr_reg__0[1]),
        .I1(b0gt0_rxprbserr_out_cntr_reg__0[0]),
        .I2(b0gt0_rxprbserr_out_cntr_reg__0[2]),
        .O(\b0gt0_rxprbserr_out_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair542" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \b0gt0_rxprbserr_out_cntr[3]_i_1 
       (.I0(b0gt0_rxprbserr_out_cntr_reg__0[0]),
        .I1(b0gt0_rxprbserr_out_cntr_reg__0[1]),
        .I2(b0gt0_rxprbserr_out_cntr_reg__0[2]),
        .I3(b0gt0_rxprbserr_out_cntr_reg__0[3]),
        .O(p_0_in__1[3]));
  FDRE \b0gt0_rxprbserr_out_cntr_reg[0] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[0]),
        .D(p_0_in__1[0]),
        .Q(b0gt0_rxprbserr_out_cntr_reg__0[0]),
        .R(rxprbscntreset_in_0));
  FDRE \b0gt0_rxprbserr_out_cntr_reg[1] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[0]),
        .D(p_0_in__1[1]),
        .Q(b0gt0_rxprbserr_out_cntr_reg__0[1]),
        .R(rxprbscntreset_in_0));
  FDRE \b0gt0_rxprbserr_out_cntr_reg[2] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[0]),
        .D(\b0gt0_rxprbserr_out_cntr[2]_i_1_n_0 ),
        .Q(b0gt0_rxprbserr_out_cntr_reg__0[2]),
        .R(rxprbscntreset_in_0));
  FDRE \b0gt0_rxprbserr_out_cntr_reg[3] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[0]),
        .D(p_0_in__1[3]),
        .Q(b0gt0_rxprbserr_out_cntr_reg__0[3]),
        .R(rxprbscntreset_in_0));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    b0gt0_rxprbserr_out_latch_i_1
       (.I0(b0gt0_rxprbserr_out_latch),
        .I1(b0gt0_rxprbserr_out_cntr_reg__0[1]),
        .I2(b0gt0_rxprbserr_out_cntr_reg__0[0]),
        .I3(b0gt0_rxprbserr_out_cntr_reg__0[3]),
        .I4(b0gt0_rxprbserr_out_cntr_reg__0[2]),
        .I5(rxprbscntreset_in_0),
        .O(b0gt0_rxprbserr_out_latch_i_1_n_0));
  FDRE b0gt0_rxprbserr_out_latch_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(b0gt0_rxprbserr_out_latch_i_1_n_0),
        .Q(b0gt0_rxprbserr_out_latch),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \b0gt1_rxprbserr_out_cntr[0]_i_1 
       (.I0(b0gt1_rxprbserr_out_cntr_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair545" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b0gt1_rxprbserr_out_cntr[1]_i_1 
       (.I0(b0gt1_rxprbserr_out_cntr_reg__0[0]),
        .I1(b0gt1_rxprbserr_out_cntr_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \b0gt1_rxprbserr_out_cntr[2]_i_1 
       (.I0(b0gt1_rxprbserr_out_cntr_reg__0[1]),
        .I1(b0gt1_rxprbserr_out_cntr_reg__0[0]),
        .I2(b0gt1_rxprbserr_out_cntr_reg__0[2]),
        .O(\b0gt1_rxprbserr_out_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair543" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \b0gt1_rxprbserr_out_cntr[3]_i_1 
       (.I0(b0gt1_rxprbserr_out_cntr_reg__0[0]),
        .I1(b0gt1_rxprbserr_out_cntr_reg__0[1]),
        .I2(b0gt1_rxprbserr_out_cntr_reg__0[2]),
        .I3(b0gt1_rxprbserr_out_cntr_reg__0[3]),
        .O(p_0_in__0[3]));
  FDRE \b0gt1_rxprbserr_out_cntr_reg[0] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[1]),
        .D(p_0_in__0[0]),
        .Q(b0gt1_rxprbserr_out_cntr_reg__0[0]),
        .R(rxprbscntreset_in_1));
  FDRE \b0gt1_rxprbserr_out_cntr_reg[1] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[1]),
        .D(p_0_in__0[1]),
        .Q(b0gt1_rxprbserr_out_cntr_reg__0[1]),
        .R(rxprbscntreset_in_1));
  FDRE \b0gt1_rxprbserr_out_cntr_reg[2] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[1]),
        .D(\b0gt1_rxprbserr_out_cntr[2]_i_1_n_0 ),
        .Q(b0gt1_rxprbserr_out_cntr_reg__0[2]),
        .R(rxprbscntreset_in_1));
  FDRE \b0gt1_rxprbserr_out_cntr_reg[3] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[1]),
        .D(p_0_in__0[3]),
        .Q(b0gt1_rxprbserr_out_cntr_reg__0[3]),
        .R(rxprbscntreset_in_1));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    b0gt1_rxprbserr_out_latch_i_1
       (.I0(b0gt1_rxprbserr_out_latch),
        .I1(b0gt1_rxprbserr_out_cntr_reg__0[1]),
        .I2(b0gt1_rxprbserr_out_cntr_reg__0[0]),
        .I3(b0gt1_rxprbserr_out_cntr_reg__0[3]),
        .I4(b0gt1_rxprbserr_out_cntr_reg__0[2]),
        .I5(rxprbscntreset_in_1),
        .O(b0gt1_rxprbserr_out_latch_i_1_n_0));
  FDRE b0gt1_rxprbserr_out_latch_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(b0gt1_rxprbserr_out_latch_i_1_n_0),
        .Q(b0gt1_rxprbserr_out_latch),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \b0gt2_rxprbserr_out_cntr[0]_i_1 
       (.I0(b0gt2_rxprbserr_out_cntr_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair546" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \b0gt2_rxprbserr_out_cntr[1]_i_1 
       (.I0(b0gt2_rxprbserr_out_cntr_reg__0[0]),
        .I1(b0gt2_rxprbserr_out_cntr_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \b0gt2_rxprbserr_out_cntr[2]_i_1 
       (.I0(b0gt2_rxprbserr_out_cntr_reg__0[1]),
        .I1(b0gt2_rxprbserr_out_cntr_reg__0[0]),
        .I2(b0gt2_rxprbserr_out_cntr_reg__0[2]),
        .O(\b0gt2_rxprbserr_out_cntr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair541" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \b0gt2_rxprbserr_out_cntr[3]_i_1 
       (.I0(b0gt2_rxprbserr_out_cntr_reg__0[0]),
        .I1(b0gt2_rxprbserr_out_cntr_reg__0[1]),
        .I2(b0gt2_rxprbserr_out_cntr_reg__0[2]),
        .I3(b0gt2_rxprbserr_out_cntr_reg__0[3]),
        .O(p_0_in[3]));
  FDRE \b0gt2_rxprbserr_out_cntr_reg[0] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[2]),
        .D(p_0_in[0]),
        .Q(b0gt2_rxprbserr_out_cntr_reg__0[0]),
        .R(rxprbscntreset_in_2));
  FDRE \b0gt2_rxprbserr_out_cntr_reg[1] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[2]),
        .D(p_0_in[1]),
        .Q(b0gt2_rxprbserr_out_cntr_reg__0[1]),
        .R(rxprbscntreset_in_2));
  FDRE \b0gt2_rxprbserr_out_cntr_reg[2] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[2]),
        .D(\b0gt2_rxprbserr_out_cntr[2]_i_1_n_0 ),
        .Q(b0gt2_rxprbserr_out_cntr_reg__0[2]),
        .R(rxprbscntreset_in_2));
  FDRE \b0gt2_rxprbserr_out_cntr_reg[3] 
       (.C(rxoutclk),
        .CE(rxprbserr_out[2]),
        .D(p_0_in[3]),
        .Q(b0gt2_rxprbserr_out_cntr_reg__0[3]),
        .R(rxprbscntreset_in_2));
  LUT6 #(
    .INIT(64'h00000000EAAAAAAA)) 
    b0gt2_rxprbserr_out_latch_i_1
       (.I0(b0gt2_rxprbserr_out_latch),
        .I1(b0gt2_rxprbserr_out_cntr_reg__0[1]),
        .I2(b0gt2_rxprbserr_out_cntr_reg__0[0]),
        .I3(b0gt2_rxprbserr_out_cntr_reg__0[3]),
        .I4(b0gt2_rxprbserr_out_cntr_reg__0[2]),
        .I5(rxprbscntreset_in_2),
        .O(b0gt2_rxprbserr_out_latch_i_1_n_0));
  FDRE b0gt2_rxprbserr_out_latch_reg
       (.C(rxoutclk),
        .CE(1'b1),
        .D(b0gt2_rxprbserr_out_latch_i_1_n_0),
        .Q(b0gt2_rxprbserr_out_latch),
        .R(1'b0));
  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_clkdet clock_detector_inst
       (.D({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_22,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_23,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_24,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_25,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_26,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_27,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_28,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_29,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_30,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_31,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_32,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_33,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_34,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_35,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_36,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_37,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_38,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_39,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_40,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_41,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_42,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_43,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_44,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_45,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_46,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_47,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_48,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_49,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_50,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_51,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_52,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_53}),
        .Q(clock_detector_inst_n_53),
        .SR(clk_rx_freq0),
        .\axi_araddr_reg[3]_rep (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_393),
        .\axi_rdata_reg[16] (clock_detector_inst_n_91),
        .\axi_rdata_reg[28] ({clk_dru_freq[28:17],clk_dru_freq[15:11]}),
        .clk_a_del_reg(clock_detector_inst_n_2),
        .clk_dru_freq_lock_reg_0(clock_detector_inst_n_86),
        .\clk_dru_freq_reg[11]_0 (clock_detector_inst_n_4),
        .\clk_rx_flt_delta_reg[15]_0 (clock_detector_inst_n_11),
        .\clk_rx_flt_delta_reg[15]_1 (clock_detector_inst_n_12),
        .\clk_rx_flt_delta_reg[15]_2 (clock_detector_inst_n_13),
        .\clk_rx_flt_delta_reg[15]_3 (clock_detector_inst_n_14),
        .\clk_rx_flt_delta_reg[15]_4 (clock_detector_inst_n_15),
        .\clk_rx_flt_delta_reg[15]_5 (clock_detector_inst_n_16),
        .\clk_rx_flt_delta_reg[15]_6 (clock_detector_inst_n_17),
        .\clk_rx_flt_delta_reg[15]_7 (clock_detector_inst_n_18),
        .\clk_rx_flt_delta_reg[17]_0 (clock_detector_inst_n_19),
        .\clk_rx_flt_delta_reg[17]_1 (clock_detector_inst_n_20),
        .\clk_rx_flt_delta_reg[7]_0 (clock_detector_inst_n_3),
        .\clk_rx_flt_delta_reg[7]_1 (clock_detector_inst_n_5),
        .\clk_rx_flt_delta_reg[7]_2 (clock_detector_inst_n_6),
        .\clk_rx_flt_delta_reg[7]_3 (clock_detector_inst_n_7),
        .\clk_rx_flt_delta_reg[7]_4 (clock_detector_inst_n_8),
        .\clk_rx_flt_delta_reg[7]_5 (clock_detector_inst_n_9),
        .\clk_rx_flt_delta_reg[7]_6 (clock_detector_inst_n_10),
        .\clk_rx_flt_delta_reg[7]_7 (clock_detector_inst_n_21),
        .clk_rx_freq_lock(clk_rx_freq_lock),
        .clk_rx_tmr0(clk_rx_tmr0),
        .clk_rx_tmr_evt0__0(clk_rx_tmr_evt0__0),
        .clk_rx_tmr_evt_reg_0(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_15),
        .\clk_rx_tmr_reg[0]_0 (clock_detector_inst_n_85),
        .clk_tx_freq(clk_tx_freq),
        .clk_tx_tmr0(clk_tx_tmr0),
        .clk_tx_tmr_evt0__0(clk_tx_tmr_evt0__0),
        .clk_tx_tmr_evt_reg_0(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_14),
        .clkdet_rx_freq_event_updated_q_reg(clock_detector_inst_n_90),
        .clkdet_rx_timer_event_updated_q_reg(clock_detector_inst_n_89),
        .clkdet_tx_freq_event_updated_q_reg(clock_detector_inst_n_88),
        .clkdet_tx_timer_event_updated_q_reg(clock_detector_inst_n_87),
        .dest_out(clock_detector_inst_n_0),
        .i_reg_clkdet_run(i_reg_clkdet_run),
        .i_reg_clkdet_run_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_108),
        .i_reg_clkdet_run_reg_0(clk_tx_tmr),
        .i_reg_clkdet_run_reg_1(clk_rx_tmr),
        .i_reg_clkdet_run_reg_2({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_54,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_55,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_56,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_57,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_58,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_59,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_60,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_61,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_62,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_63,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_64,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_65,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_66,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_67,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_68,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_69,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_70,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_71,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_72,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_73,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_74,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_75,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_76,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_77,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_78,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_79,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_80,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_81,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_82,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_83,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_84,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_85}),
        .i_reg_clkdet_rx_freq_rst_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_13),
        .i_reg_clkdet_rx_tmr_clr_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_5),
        .i_reg_clkdet_rx_tmr_ld_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_8),
        .i_reg_clkdet_tx_freq_rst_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_12),
        .i_reg_clkdet_tx_tmr_clr_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_4),
        .i_reg_clkdet_tx_tmr_ld(i_reg_clkdet_tx_tmr_ld),
        .mgtrefclk0_odiv2_i(mgtrefclk0_odiv2_i),
        .mgtrefclk1_odiv2_i(mgtrefclk1_odiv2_i),
        .out(b0_clkdet_dru_refclk),
        .\slv_reg_0x11C_reg[7] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_18,p_0_in10_in}),
        .\slv_reg_0x200_reg[12] (p_221_in),
        .\slv_reg_0x208_reg[31] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_432,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_433,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_434,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_435,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_436,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_437,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_438,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_439,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_440,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_441,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_442,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_443,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_444,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_445,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_446,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_447,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_448,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_449,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_450,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_451,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_452}),
        .\slv_reg_0x214_reg[16] (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_461),
        .\slv_reg_0x2C_reg[0] (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_472),
        .\slv_reg_0x2C_reg[0]_0 (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_489),
        .\slv_reg_0x2C_reg[1] (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_87),
        .tx_refclk_rdy(tx_refclk_rdy),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .wr_en_2_isr(wr_en_2_isr));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi__parameterized0__xdcDup__1 drp_control_b0gt0_inst
       (.DRP_Status_b0gt0(DRP_Status_b0gt0),
        .Q(drp_txn_available[0]),
        .\addr_i_reg[9] (drpaddr_in[9:0]),
        .\axi_araddr_reg[5] (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_468),
        .\data_i_reg[15] (drpdi_in[15:0]),
        .drpclk(drpclk),
        .drpdo_out(drpdo_out[15:0]),
        .drpen_in(drpen_in[0]),
        .drprdy_out(drprdy_out[0]),
        .drpwe_in(drpwe_in[0]),
        .p_0_in(p_0_in_3),
        .\slv_reg_0x40_reg[31] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_173,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_174,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_175,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_176,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_177,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_178,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_179,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_180,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_181,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_182,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_183,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_184,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_185,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_186,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_187,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_188,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_189,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_190,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_191,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_192,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_193,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_194,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_195,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_196,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_197,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_198,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_199,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_200,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_201,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_202}),
        .src_in(DRP_Rsp_Rd_Toggle),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi__parameterized0__xdcDup__2 drp_control_b0gt1_inst
       (.DRP_Status_b0gt1(DRP_Status_b0gt1),
        .Q(drp_txn_available[1]),
        .\addr_i_reg[9] (drpaddr_in[19:10]),
        .\axi_araddr_reg[4]_rep__0 (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_469),
        .\data_i_reg[15] (drpdi_in[31:16]),
        .drpclk(drpclk),
        .drpdo_out(drpdo_out[31:16]),
        .drpen_in(drpen_in[1]),
        .drprdy_out(drprdy_out[1]),
        .drpwe_in(drpwe_in[1]),
        .p_0_in(p_0_in_3),
        .\slv_reg_0x44_reg[31] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_113,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_114,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_115,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_116,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_117,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_118,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_119,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_120,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_121,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_122,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_123,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_124,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_125,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_126,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_127,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_128,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_129,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_130,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_131,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_132,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_133,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_134,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_135,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_136,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_137,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_138,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_139,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_140,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_141,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_142}),
        .src_in(DRP_Rsp_Rd_Toggle_0),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi__parameterized0__xdcDup__3 drp_control_b0gt2_inst
       (.DRP_Status_b0gt2(DRP_Status_b0gt2),
        .Q(drp_txn_available[2]),
        .\addr_i_reg[9] (drpaddr_in[29:20]),
        .\axi_araddr_reg[4]_rep__0 (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_470),
        .\data_i_reg[15] (drpdi_in[47:32]),
        .drpclk(drpclk),
        .drpdo_out(drpdo_out[47:32]),
        .drpen_in(drpen_in[2]),
        .drprdy_out(drprdy_out[2]),
        .drpwe_in(drpwe_in[2]),
        .p_0_in(p_0_in_3),
        .\slv_reg_0x48_reg[31] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_143,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_144,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_145,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_146,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_147,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_148,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_149,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_150,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_151,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_152,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_153,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_154,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_155,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_156,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_157,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_158,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_159,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_160,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_161,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_162,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_163,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_164,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_165,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_166,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_167,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_168,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_169,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_170,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_171,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_172}),
        .src_in(DRP_Rsp_Rd_Toggle_1),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi__parameterized0 drp_control_b0gtcommon_inst
       (.DRPDO(drpdo_common_out),
        .\DRP_Status_Reg_reg[15]_0 (drpaddr_common_int),
        .\DRP_Status_Reg_reg[15]_1 (drpdi_common_in),
        .DRP_Status_common(DRP_Status_common),
        .Q(drp_txn_available[4]),
        .\axi_araddr_reg[5] (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_471),
        .drpclk(drpclk),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .p_0_in(p_0_in_3),
        .\slv_reg_0x60_reg[31] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_329,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_330,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_331,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_332,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_333,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_334,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_335,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_336,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_337,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_338,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_339,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_340,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_341,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_342,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_343,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_344,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_345,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_346,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_347,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_348,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_349,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_350,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_351,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_352,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_353,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_354,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_355,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_356,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_357,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_358}),
        .src_in(DRP_Rsp_Rd_Toggle_2),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper gt_common_inst
       (.D({gt_common_inst_n_23,gt_common_inst_n_24,gt_common_inst_n_25,gt_common_inst_n_26,gt_common_inst_n_27,gt_common_inst_n_28,gt_common_inst_n_29,gt_common_inst_n_30,gt_common_inst_n_31,gt_common_inst_n_32,gt_common_inst_n_33,gt_common_inst_n_34,gt_common_inst_n_35,gt_common_inst_n_36,gt_common_inst_n_37,gt_common_inst_n_38,gt_common_inst_n_39,gt_common_inst_n_40,gt_common_inst_n_41,gt_common_inst_n_42,gt_common_inst_n_43,gt_common_inst_n_44,gt_common_inst_n_45,gt_common_inst_n_46}),
        .\DRPADDR_reg[9] (drpaddr_common_int),
        .\DRPDI_reg[15] (drpdi_common_in),
        .DRPDO(drpdo_common_out),
        .E(b0_QPLL_LOCK_DLY_CNT0),
        .O({\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[8]_i_2_n_15 }),
        .Q({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_394,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_395}),
        .b0_QPLL_LOCK_DLY2_out(b0_QPLL_LOCK_DLY2_out),
        .\b0_QPLL_LOCK_DLY_CNT_reg[14] ({b0_QPLL_LOCK_DLY_CNT[14],b0_QPLL_LOCK_DLY_CNT[6],b0_QPLL_LOCK_DLY_CNT[4],b0_QPLL_LOCK_DLY_CNT[0]}),
        .\b0_QPLL_LOCK_DLY_CNT_reg[16] ({\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_8 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[16]_i_2_n_15 }),
        .\b0_QPLL_LOCK_DLY_CNT_reg[22] (\b0_QPLL_LOCK_DLY_CNT[23]_i_3_n_0 ),
        .\b0_QPLL_LOCK_DLY_CNT_reg[23] ({\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_9 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_10 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_11 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_12 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_13 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_14 ,\b0_QPLL_LOCK_DLY_CNT_reg[23]_i_5_n_15 }),
        .\b0_QPLL_LOCK_DLY_CNT_reg[9] (\b0_QPLL_LOCK_DLY_CNT[23]_i_4_n_0 ),
        .dest_out(txpllclksel_in0_sync),
        .drpclk(drpclk),
        .drpen_common_in(drpen_common_in),
        .drprdy_common_out(drprdy_common_out),
        .drpwe_common_in(drpwe_common_in),
        .gtnorthrefclk00_in(gtnorthrefclk00_in),
        .gtnorthrefclk01_in(gtnorthrefclk01_in),
        .gtnorthrefclk10_in(gtnorthrefclk10_in),
        .gtnorthrefclk11_in(gtnorthrefclk11_in),
        .gtrefclk0_in(mgtrefclk0_i),
        .gtrefclk1_in(mgtrefclk1_i),
        .gtsouthrefclk00_in(gtsouthrefclk00_in),
        .gtsouthrefclk01_in(gtsouthrefclk01_in),
        .gtsouthrefclk10_in(gtsouthrefclk10_in),
        .gtsouthrefclk11_in(gtsouthrefclk11_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll_lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll_reset_out),
        .qpll0clk_in(qpll0outclk_out),
        .qpll0refclk_in(qpll0outrefclk_out),
        .qpll1clk_in(qpll1outclk_out),
        .qpll1refclk_in(qpll1outrefclk_out),
        .\slv_reg_0x10_reg[10] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_98,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_99,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_100,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_104,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_105,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_106}));
  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gt_usrclk_source_8series gt_usrclk_source_inst
       (.CLK_IN(mgtrefclk0_odiv2_i),
        .D(D0),
        .DRP_Status_Rdy_reg(gt_usrclk_source_inst_n_50),
        .DRP_Status_Rdy_reg_0(gt_usrclk_source_inst_n_51),
        .MMCM_LOCKED_OUT(b0_MMCM_TX_DRP_LOCKED),
        .O({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 }),
        .Q({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_87,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_88}),
        .\axi_araddr_reg[3]_rep (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_466),
        .\axi_araddr_reg[3]_rep_0 (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_467),
        .\axi_rdata_reg[17] ({gt_usrclk_source_inst_n_19,gt_usrclk_source_inst_n_20,gt_usrclk_source_inst_n_21,gt_usrclk_source_inst_n_22,gt_usrclk_source_inst_n_23,gt_usrclk_source_inst_n_24,gt_usrclk_source_inst_n_25,gt_usrclk_source_inst_n_26,gt_usrclk_source_inst_n_27,gt_usrclk_source_inst_n_28,gt_usrclk_source_inst_n_29,gt_usrclk_source_inst_n_30,gt_usrclk_source_inst_n_31,gt_usrclk_source_inst_n_32,gt_usrclk_source_inst_n_33,gt_usrclk_source_inst_n_34,gt_usrclk_source_inst_n_35}),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ({\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_8 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_9 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_10 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_11 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_12 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_13 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_14 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[8]_i_2_n_15 }),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0]_0 (b0_MMCM_RX_DRP_LOCKED_DLY_CNT[0]),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ({\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 }),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ({gt_usrclk_source_inst_n_77,gt_usrclk_source_inst_n_78,gt_usrclk_source_inst_n_79,gt_usrclk_source_inst_n_80,gt_usrclk_source_inst_n_81,gt_usrclk_source_inst_n_82,gt_usrclk_source_inst_n_83,gt_usrclk_source_inst_n_84,gt_usrclk_source_inst_n_85,gt_usrclk_source_inst_n_86,gt_usrclk_source_inst_n_87,gt_usrclk_source_inst_n_88,gt_usrclk_source_inst_n_89,gt_usrclk_source_inst_n_90,gt_usrclk_source_inst_n_91,gt_usrclk_source_inst_n_92,gt_usrclk_source_inst_n_93,gt_usrclk_source_inst_n_94,gt_usrclk_source_inst_n_95,gt_usrclk_source_inst_n_96,gt_usrclk_source_inst_n_97,gt_usrclk_source_inst_n_98,gt_usrclk_source_inst_n_99,gt_usrclk_source_inst_n_100}),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_0 ({\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_9 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_10 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_11 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_12 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_13 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_14 ,\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_15 }),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[0] (b0_MMCM_TX_DRP_LOCKED_DLY_CNT[0]),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_8 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16]_i_2_n_15 }),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] (p_1_in),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_0 ({\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_9 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_10 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_11 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_12 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_13 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_14 ,\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23]_i_6_n_15 }),
        .dest_out({gt_usrclk_source_inst_n_1,gt_usrclk_source_inst_n_2,gt_usrclk_source_inst_n_3,gt_usrclk_source_inst_n_4,gt_usrclk_source_inst_n_5,gt_usrclk_source_inst_n_6,gt_usrclk_source_inst_n_7,gt_usrclk_source_inst_n_8,gt_usrclk_source_inst_n_9,gt_usrclk_source_inst_n_10,gt_usrclk_source_inst_n_11,gt_usrclk_source_inst_n_12,gt_usrclk_source_inst_n_13,gt_usrclk_source_inst_n_14,gt_usrclk_source_inst_n_15,gt_usrclk_source_inst_n_16,gt_usrclk_source_inst_n_17}),
        .\drp_txn_available_q_reg[6] (drp_txn_available[6:5]),
        .gtrefclk0_in(mgtrefclk0_i),
        .gtrefclk1_in(mgtrefclk1_i),
        .i_in_meta_reg(gtwiz_userclk_rx_active_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .mgtrefclk0_pad_n_in(mgtrefclk0_pad_n_in),
        .mgtrefclk0_pad_p_in(mgtrefclk0_pad_p_in),
        .mgtrefclk1_pad_n_in(mgtrefclk1_pad_n_in),
        .mgtrefclk1_pad_p_in(mgtrefclk1_pad_p_in),
        .out(gtwiz_userclk_tx_active_in),
        .p_0_in(p_0_in_3),
        .rx_tmds_clk(rx_tmds_clk),
        .rx_tmds_clk_n(rx_tmds_clk_n),
        .rx_tmds_clk_p(rx_tmds_clk_p),
        .rx_video_clk(rx_video_clk),
        .rxoutclk(rxoutclk),
        .rxoutclk_out(rxoutclk_out),
        .\slv_reg_0x120_reg[10] ({p_3_in[10],p_3_in[1]}),
        .\slv_reg_0x124_reg[31] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_255,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_256,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_257,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_258,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_259,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_260,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_261,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_262,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_263,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_264,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_265,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_266,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_267,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_268,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_269,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_270,p_211_in,p_210_in,p_209_in}),
        .\slv_reg_0x134_reg[3] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_251,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_252,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_253,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_254}),
        .\slv_reg_0x140_reg[10] ({p_2_in[10],p_2_in[1]}),
        .\slv_reg_0x144_reg[31] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_222,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_223,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_224,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_225,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_226,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_227,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_228,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_229,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_230,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_231,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_232,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_233,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_234,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_235,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_236,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_237,p_218_in,p_217_in,p_216_in}),
        .\slv_reg_0x154_reg[3] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_203,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_204,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_205,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_206}),
        .\slv_reg_0x158_reg[0] (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_17),
        .src_in(\tx_mmcm.TXPLL_DRP_INST/DRP_Rsp_Rd_Toggle ),
        .\syncstages_ff_reg[0] (\rx_mmcm.RXPLL_DRP_INST/DRP_Rsp_Rd_Toggle ),
        .\syncstages_ff_reg[0]_0 (mgtrefclk1_odiv2_i),
        .\syncstages_ff_reg[0]_1 (b0_MMCM_RX_DRP_LOCKED),
        .tx_tmds_clk(tx_tmds_clk),
        .tx_tmds_clk_n(tx_tmds_clk_n),
        .tx_tmds_clk_p(tx_tmds_clk_p),
        .tx_video_clk(tx_video_clk),
        .txoutclk(txoutclk),
        .txoutclk_out(txoutclk_out),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn));
  (* CHECK_LICENSE_TYPE = "exdes_vid_phy_controller_0_gtwrapper,exdes_vid_phy_controller_0_gtwrapper_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "exdes_vid_phy_controller_0_gtwrapper_gtwizard_top,Vivado 2018.2" *) 
  exdes_vid_phy_controller_0_exdes_vid_phy_controller_0_gtwrapper gt_wrapper_inst
       (.cpllfbclklost_out(NLW_gt_wrapper_inst_cpllfbclklost_out_UNCONNECTED[2:0]),
        .cplllock_out(cplllock_out),
        .cpllrefclklost_out(NLW_gt_wrapper_inst_cpllrefclklost_out_UNCONNECTED[2:0]),
        .cpllrefclksel_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_101,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_102,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_103,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_101,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_102,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_103,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_101,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_102,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_103}),
        .drpaddr_in(drpaddr_in),
        .drpclk_in({drpclk,drpclk,drpclk}),
        .drpdi_in(drpdi_in),
        .drpdo_out(drpdo_out),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drpwe_in(drpwe_in),
        .gtgrefclk_in({1'b0,1'b0,1'b0}),
        .gthrxn_in(phy_rxn_in),
        .gthrxp_in(phy_rxp_in),
        .gthtxn_out(phy_txn_out),
        .gthtxp_out(phy_txp_out),
        .gtnorthrefclk0_in({gtnorthrefclk0_in,gtnorthrefclk0_in,gtnorthrefclk0_in}),
        .gtnorthrefclk1_in({gtnorthrefclk1_in,gtnorthrefclk1_in,gtnorthrefclk1_in}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in({mgtrefclk0_i,mgtrefclk0_i,mgtrefclk0_i}),
        .gtrefclk1_in({mgtrefclk1_i,mgtrefclk1_i,mgtrefclk1_i}),
        .gtrefclkmonitor_out(NLW_gt_wrapper_inst_gtrefclkmonitor_out_UNCONNECTED[2:0]),
        .gtsouthrefclk0_in({gtsouthrefclk0_in,gtsouthrefclk0_in,gtsouthrefclk0_in}),
        .gtsouthrefclk1_in({gtsouthrefclk1_in,gtsouthrefclk1_in,gtsouthrefclk1_in}),
        .gtwiz_buffbypass_tx_done_out(gtwiz_buffbypass_tx_done_out),
        .gtwiz_buffbypass_tx_error_out(gtwiz_buffbypass_tx_error_out),
        .gtwiz_buffbypass_tx_reset_in(gtwiz_buffbypass_tx_reset_in),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b1,1'b1,1'b1}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({gtwiz_gte4_cpll_cal_cnt_tol_in_sync,gtwiz_gte4_cpll_cal_cnt_tol_in_sync,gtwiz_gte4_cpll_cal_cnt_tol_in_sync}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({gtwiz_gte4_cpll_cal_txoutclk_period_sync,gtwiz_gte4_cpll_cal_txoutclk_period_sync,gtwiz_gte4_cpll_cal_txoutclk_period_sync}),
        .gtwiz_reset_all_in(1'b1),
        .gtwiz_reset_clk_freerun_in(drpclk),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll_lock_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll_reset_out),
        .gtwiz_reset_rx_cdr_stable_out(NLW_gt_wrapper_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(xpm_array_gtwiz_reset_sync_inst_n_3),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .gtwiz_reset_rx_pll_and_datapath_in(b0_CPLL_RESET),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in_sync_drpclk),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in_sync_drpclk),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .gtwiz_userclk_rx_reset_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_206),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .gtwiz_userclk_tx_reset_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_254),
        .gtwiz_userdata_rx_out({vid_phy_rx_axi4s_ch2_tdata,vid_phy_rx_axi4s_ch1_tdata,vid_phy_rx_axi4s_ch0_tdata}),
        .gtwiz_userdata_tx_in({vid_phy_tx_axi4s_ch2_tdata,vid_phy_tx_axi4s_ch1_tdata,vid_phy_tx_axi4s_ch0_tdata}),
        .loopback_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_284,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_285,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_286,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_287,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_288,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_289,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_290,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_291,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_292}),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lopt_4(lopt_4),
        .qpll0clk_in({qpll0outclk_out,qpll0outclk_out,qpll0outclk_out}),
        .qpll0refclk_in({qpll0outrefclk_out,qpll0outrefclk_out,qpll0outrefclk_out}),
        .qpll1clk_in({qpll1outclk_out,qpll1outclk_out,qpll1outclk_out}),
        .qpll1refclk_in({qpll1outrefclk_out,qpll1outrefclk_out,qpll1outrefclk_out}),
        .rxbufstatus_out(rxbufstatus_out),
        .rxcdrhold_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_210,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_215,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_220}),
        .rxcdrlock_out(rxcdrlock_out),
        .rxlpmen_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_211,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_216,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_221}),
        .rxlpmhfovrden_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_207,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_212,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_217}),
        .rxlpmlfklovrden_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_208,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_213,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_218}),
        .rxosovrden_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_209,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_214,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_219}),
        .rxoutclk_out({NLW_gt_wrapper_inst_rxoutclk_out_UNCONNECTED[2:1],rxoutclk_out}),
        .rxpllclksel_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_92,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_93,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_92,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_93,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_92,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_93}),
        .rxpmaresetdone_out(rxpmaresetdone_out),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in({rxprbscntreset_in_2,rxprbscntreset_in_1,rxprbscntreset_in_0}),
        .rxprbserr_out(rxprbserr_out),
        .rxprbslocked_out(NLW_gt_wrapper_inst_rxprbslocked_out_UNCONNECTED[2:0]),
        .rxprbssel_in(rxprbssel_in),
        .rxresetdone_out(NLW_gt_wrapper_inst_rxresetdone_out_UNCONNECTED[2:0]),
        .rxsysclksel_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_96,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_97,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_96,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_97,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_96,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_97}),
        .rxusrclk2_in({rxoutclk,rxoutclk,rxoutclk}),
        .rxusrclk_in({rxoutclk,rxoutclk,rxoutclk}),
        .txbufstatus_out(txbufstatus_out),
        .txdiffctrl_in(txdiffctrl_in),
        .txelecidle_in(txelecidle_in),
        .txinhibit_in(txinhibit_in),
        .txoutclk_out({NLW_gt_wrapper_inst_txoutclk_out_UNCONNECTED[2:1],txoutclk_out}),
        .txphaligndone_out(NLW_gt_wrapper_inst_txphaligndone_out_UNCONNECTED[2:0]),
        .txpllclksel_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_90,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_91,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_90,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_91,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_90,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_91}),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpolarity_in(txpolarity_in),
        .txpostcursor_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_478,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_479,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_480,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_481,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_482,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_364,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_365,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_366,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_367,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_368,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_380,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_381,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_382,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_383,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_384}),
        .txprbsforceerr_in(txprbsforceerr_in),
        .txprbssel_in(txprbssel_in),
        .txprecursor_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_473,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_474,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_475,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_476,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_477,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_359,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_360,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_361,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_362,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_363,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_375,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_376,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_377,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_378,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_379}),
        .txprgdivresetdone_out(NLW_gt_wrapper_inst_txprgdivresetdone_out_UNCONNECTED[2:0]),
        .txresetdone_out(NLW_gt_wrapper_inst_txresetdone_out_UNCONNECTED[2:0]),
        .txsysclksel_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_94,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_95,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_94,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_95,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_94,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_95}),
        .txusrclk2_in({txoutclk,txoutclk,txoutclk}),
        .txusrclk_in({txoutclk,txoutclk,txoutclk}));
  LUT1 #(
    .INIT(2'h2)) 
    i_0
       (.I0(1'b0),
        .O(b0_clkdet_dru_refclk));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_axi4lite vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst
       (.D(D0),
        .DRPEN_reg(b0_MMCM_RX_DRP_LOCKED),
        .\DRP_Config_Reg_reg[31] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_113,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_114,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_115,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_116,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_117,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_118,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_119,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_120,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_121,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_122,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_123,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_124,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_125,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_126,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_127,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_128,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_129,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_130,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_131,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_132,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_133,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_134,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_135,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_136,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_137,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_138,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_139,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_140,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_141,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_142}),
        .\DRP_Config_Reg_reg[31]_0 ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_143,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_144,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_145,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_146,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_147,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_148,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_149,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_150,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_151,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_152,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_153,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_154,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_155,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_156,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_157,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_158,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_159,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_160,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_161,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_162,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_163,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_164,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_165,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_166,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_167,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_168,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_169,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_170,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_171,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_172}),
        .\DRP_Config_Reg_reg[31]_1 ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_173,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_174,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_175,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_176,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_177,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_178,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_179,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_180,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_181,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_182,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_183,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_184,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_185,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_186,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_187,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_188,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_189,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_190,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_191,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_192,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_193,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_194,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_195,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_196,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_197,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_198,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_199,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_200,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_201,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_202}),
        .\DRP_Config_Reg_reg[31]_2 ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_222,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_223,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_224,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_225,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_226,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_227,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_228,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_229,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_230,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_231,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_232,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_233,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_234,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_235,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_236,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_237,p_218_in,p_217_in,p_216_in}),
        .\DRP_Config_Reg_reg[31]_3 ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_255,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_256,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_257,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_258,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_259,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_260,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_261,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_262,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_263,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_264,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_265,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_266,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_267,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_268,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_269,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_270,p_211_in,p_210_in,p_209_in}),
        .\DRP_Config_Reg_reg[31]_4 ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_329,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_330,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_331,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_332,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_333,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_334,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_335,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_336,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_337,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_338,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_339,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_340,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_341,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_342,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_343,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_344,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_345,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_346,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_347,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_348,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_349,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_350,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_351,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_352,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_353,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_354,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_355,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_356,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_357,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_358}),
        .DRP_Rsp_Rd_Toggle_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_393),
        .DRP_Rsp_Rd_Toggle_reg_0(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_466),
        .DRP_Rsp_Rd_Toggle_reg_1(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_467),
        .DRP_Rsp_Rd_Toggle_reg_10(DRP_Rsp_Rd_Toggle_1),
        .DRP_Rsp_Rd_Toggle_reg_11(DRP_Rsp_Rd_Toggle_2),
        .DRP_Rsp_Rd_Toggle_reg_2(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_468),
        .DRP_Rsp_Rd_Toggle_reg_3(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_469),
        .DRP_Rsp_Rd_Toggle_reg_4(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_470),
        .DRP_Rsp_Rd_Toggle_reg_5(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_471),
        .DRP_Rsp_Rd_Toggle_reg_6(\tx_mmcm.TXPLL_DRP_INST/DRP_Rsp_Rd_Toggle ),
        .DRP_Rsp_Rd_Toggle_reg_7(\rx_mmcm.RXPLL_DRP_INST/DRP_Rsp_Rd_Toggle ),
        .DRP_Rsp_Rd_Toggle_reg_8(DRP_Rsp_Rd_Toggle),
        .DRP_Rsp_Rd_Toggle_reg_9(DRP_Rsp_Rd_Toggle_0),
        .DRP_Status_Rdy_reg(gt_usrclk_source_inst_n_51),
        .DRP_Status_Rdy_reg_0(gt_usrclk_source_inst_n_50),
        .\DRP_Status_Reg_reg[15] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_394,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_395}),
        .DRP_Status_b0gt0({DRP_Status_b0gt0[17],DRP_Status_b0gt0[15:0]}),
        .DRP_Status_b0gt1({DRP_Status_b0gt1[17],DRP_Status_b0gt1[15:0]}),
        .DRP_Status_b0gt2({DRP_Status_b0gt2[17],DRP_Status_b0gt2[15:0]}),
        .DRP_Status_common({DRP_Status_common[17],DRP_Status_common[15:0]}),
        .E(b0_MMCM_TX_DRP_LOCKED_DLY_CNT0),
        .MMCM_LOCKED_OUT(b0_MMCM_TX_DRP_LOCKED),
        .Q({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_18,p_0_in10_in}),
        .SR(clk_rx_freq0),
        .b0_MMCM_RX_DRP_LOCKED_DLY6_out(b0_MMCM_RX_DRP_LOCKED_DLY6_out),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] (b0_MMCM_RX_DRP_LOCKED_DLY_CNT0),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[13] (\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[14] (b0_MMCM_RX_DRP_LOCKED_DLY_i_4_n_0),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] (b0_MMCM_RX_DRP_LOCKED_DLY_i_2_n_0),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] ({b0_MMCM_RX_DRP_LOCKED_DLY_CNT[18:15],b0_MMCM_RX_DRP_LOCKED_DLY_CNT[10:7],b0_MMCM_RX_DRP_LOCKED_DLY_CNT[5:4]}),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] (\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ),
        .\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[9] (b0_MMCM_RX_DRP_LOCKED_DLY_i_6_n_0),
        .b0_MMCM_RX_DRP_LOCKED_DLY_reg(vid_phy_status_sb_rx_tdata[1]),
        .b0_MMCM_TX_DRP_LOCKED_DLY8_out(b0_MMCM_TX_DRP_LOCKED_DLY8_out),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[13] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_5_n_0 ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[14] (b0_MMCM_TX_DRP_LOCKED_DLY_i_4_n_0),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] (b0_MMCM_TX_DRP_LOCKED_DLY_i_2_n_0),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] ({b0_MMCM_TX_DRP_LOCKED_DLY_CNT[18:15],b0_MMCM_TX_DRP_LOCKED_DLY_CNT[10:7],b0_MMCM_TX_DRP_LOCKED_DLY_CNT[5:4]}),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] (\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_4_n_0 ),
        .\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[9] (b0_MMCM_TX_DRP_LOCKED_DLY_i_6_n_0),
        .\clk_cnt_reg[0] (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_108),
        .\clk_cnt_reg[23] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_432,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_433,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_434,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_435,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_436,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_437,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_438,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_439,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_440,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_441,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_442,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_443,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_444,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_445,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_446,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_447,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_448,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_449,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_450,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_451,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_452}),
        .clk_dru_freq_lock_reg(clock_detector_inst_n_86),
        .clk_dru_freq_lock_reg_0(clock_detector_inst_n_91),
        .\clk_dru_freq_reg[28] ({clk_dru_freq[28:17],clk_dru_freq[15:11]}),
        .clk_rx_freq_evt_reg(clock_detector_inst_n_90),
        .clk_rx_freq_lock(clk_rx_freq_lock),
        .clk_rx_freq_lock_reg(p_221_in),
        .\clk_rx_freq_reg[11] (clock_detector_inst_n_3),
        .\clk_rx_freq_reg[12] (clock_detector_inst_n_5),
        .\clk_rx_freq_reg[13] (clock_detector_inst_n_6),
        .\clk_rx_freq_reg[14] (clock_detector_inst_n_21),
        .\clk_rx_freq_reg[15] (clock_detector_inst_n_7),
        .\clk_rx_freq_reg[16] (clock_detector_inst_n_8),
        .\clk_rx_freq_reg[17] (clock_detector_inst_n_9),
        .\clk_rx_freq_reg[18] (clock_detector_inst_n_10),
        .\clk_rx_freq_reg[19] (clock_detector_inst_n_11),
        .\clk_rx_freq_reg[20] (clock_detector_inst_n_12),
        .\clk_rx_freq_reg[21] (clock_detector_inst_n_13),
        .\clk_rx_freq_reg[22] (clock_detector_inst_n_14),
        .\clk_rx_freq_reg[23] (clock_detector_inst_n_15),
        .\clk_rx_freq_reg[24] (clock_detector_inst_n_16),
        .\clk_rx_freq_reg[25] (clock_detector_inst_n_17),
        .\clk_rx_freq_reg[26] (clock_detector_inst_n_18),
        .\clk_rx_freq_reg[27] (clock_detector_inst_n_19),
        .\clk_rx_freq_reg[28] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_87,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_88}),
        .\clk_rx_freq_reg[28]_0 (clock_detector_inst_n_20),
        .clk_rx_tmr0(clk_rx_tmr0),
        .clk_rx_tmr_evt0__0(clk_rx_tmr_evt0__0),
        .clk_rx_tmr_evt_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_15),
        .clk_rx_tmr_evt_reg_0(clock_detector_inst_n_89),
        .\clk_rx_tmr_reg[0] (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_8),
        .\clk_rx_tmr_reg[0]_0 (clock_detector_inst_n_85),
        .\clk_rx_tmr_reg[31] (clk_rx_tmr),
        .\clk_rx_tmr_reg[31]_0 ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_54,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_55,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_56,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_57,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_58,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_59,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_60,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_61,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_62,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_63,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_64,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_65,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_66,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_67,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_68,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_69,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_70,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_71,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_72,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_73,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_74,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_75,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_76,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_77,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_78,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_79,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_80,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_81,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_82,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_83,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_84,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_85}),
        .\clk_sm_cur_reg[0] (clock_detector_inst_n_4),
        .clk_tx_freq(clk_tx_freq),
        .clk_tx_freq_evt_reg(clock_detector_inst_n_88),
        .clk_tx_freq_lock_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_472),
        .clk_tx_freq_lock_reg_0(clock_detector_inst_n_2),
        .\clk_tx_freq_reg[11] (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_489),
        .clk_tx_tmr0(clk_tx_tmr0),
        .clk_tx_tmr_evt0__0(clk_tx_tmr_evt0__0),
        .clk_tx_tmr_evt_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_14),
        .clk_tx_tmr_evt_reg_0(clock_detector_inst_n_87),
        .\clk_tx_tmr_reg[0] (clock_detector_inst_n_53),
        .\clk_tx_tmr_reg[16] (vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_461),
        .\clk_tx_tmr_reg[31] (clk_tx_tmr),
        .\clk_tx_tmr_reg[31]_0 ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_22,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_23,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_24,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_25,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_26,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_27,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_28,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_29,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_30,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_31,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_32,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_33,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_34,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_35,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_36,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_37,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_38,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_39,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_40,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_41,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_42,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_43,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_44,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_45,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_46,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_47,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_48,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_49,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_50,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_51,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_52,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_53}),
        .clkdet_ctrl_rx_tmr_clr_del_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_5),
        .clkdet_ctrl_tx_tmr_clr_del_reg(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_4),
        .dest_out(gtwiz_reset_tx_done_out_sync),
        .drp_txn_available_del_reg({drp_txn_available[6:4],drp_txn_available[2:0]}),
        .gtpowergood_out(gtpowergood_out),
        .gtwiz_userclk_rx_active_sync_reg({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_203,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_204,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_205,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_206}),
        .gtwiz_userclk_tx_active_sync_reg({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_251,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_252,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_253,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_254}),
        .i_in_meta_reg({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_207,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_208,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_209,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_210,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_211,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_212,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_213,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_214,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_215,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_216,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_217,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_218,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_219,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_220,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_221}),
        .i_in_meta_reg_0({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_284,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_285,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_286,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_287,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_288,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_289,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_290,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_291,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_292}),
        .i_in_meta_reg_1({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_359,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_360,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_361,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_362,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_363,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_364,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_365,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_366,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_367,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_368,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_369,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_370,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_371,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_372,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_373,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_374,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_375,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_376,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_377,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_378,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_379,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_380,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_381,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_382,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_383,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_384,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_385,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_386,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_387,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_388,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_389,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_390}),
        .i_in_meta_reg_2({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_473,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_474,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_475,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_476,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_477,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_478,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_479,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_480,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_481,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_482,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_483,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_484,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_485,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_486,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_487,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_488}),
        .i_reg_clkdet_run(i_reg_clkdet_run),
        .i_reg_clkdet_rx_freq_rst_reg_0(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_13),
        .i_reg_clkdet_tx_freq_rst_reg_0(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_12),
        .i_reg_clkdet_tx_tmr_ld(i_reg_clkdet_tx_tmr_ld),
        .irq(irq),
        .p_0_in(p_0_in_3),
        .rst_in_out_reg({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_90,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_91,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_92,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_93,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_94,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_95,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_96,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_97,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_98,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_99,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_100,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_101,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_102,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_103,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_104,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_105,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_106}),
        .rx_tmds_clk_n(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_17),
        .src_in(qpll1lock_out_dly),
        .\syncstages_ff_reg[0] (qpll0lock_out_dly),
        .\syncstages_ff_reg[0][17] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_293,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_294,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_295,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_296,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_297,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_298,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_299,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_300,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_301,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_302,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_303,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_304,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_305,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_306,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_307,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_308,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_309,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_310}),
        .\syncstages_ff_reg[0][17]_0 ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_311,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_312,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_313,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_314,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_315,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_316,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_317,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_318,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_319,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_320,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_321,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_322,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_323,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_324,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_325,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_326,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_327,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_328}),
        .\syncstages_ff_reg[0][3] ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_109,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_110,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_111,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_112}),
        .\syncstages_ff_reg[0][3]_0 ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_396,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_397,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_398,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_399,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_400,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_401,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_402,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_403,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_404,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_405,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_406,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_407,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_408,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_409,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_410,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_411,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_412,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_413}),
        .\syncstages_ff_reg[0][3]_1 ({p_182_in,p_181_in,p_180_in,p_179_in,p_177_in,p_176_in,p_175_in,p_174_in,p_172_in,p_171_in,p_170_in,p_169_in}),
        .\syncstages_ff_reg[0]_0 ({p_2_in[10],p_2_in[1]}),
        .\syncstages_ff_reg[0]_1 ({p_3_in[10],p_3_in[1]}),
        .\syncstages_ff_reg[0]_2 ({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_391,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_392}),
        .\syncstages_ff_reg[2] (gtwiz_reset_rx_done_out_sync),
        .\syncstages_ff_reg[2][17] ({gt_usrclk_source_inst_n_19,gt_usrclk_source_inst_n_20,gt_usrclk_source_inst_n_21,gt_usrclk_source_inst_n_22,gt_usrclk_source_inst_n_23,gt_usrclk_source_inst_n_24,gt_usrclk_source_inst_n_25,gt_usrclk_source_inst_n_26,gt_usrclk_source_inst_n_27,gt_usrclk_source_inst_n_28,gt_usrclk_source_inst_n_29,gt_usrclk_source_inst_n_30,gt_usrclk_source_inst_n_31,gt_usrclk_source_inst_n_32,gt_usrclk_source_inst_n_33,gt_usrclk_source_inst_n_34,gt_usrclk_source_inst_n_35}),
        .\syncstages_ff_reg[2][17]_0 ({gt_usrclk_source_inst_n_1,gt_usrclk_source_inst_n_2,gt_usrclk_source_inst_n_3,gt_usrclk_source_inst_n_4,gt_usrclk_source_inst_n_5,gt_usrclk_source_inst_n_6,gt_usrclk_source_inst_n_7,gt_usrclk_source_inst_n_8,gt_usrclk_source_inst_n_9,gt_usrclk_source_inst_n_10,gt_usrclk_source_inst_n_11,gt_usrclk_source_inst_n_12,gt_usrclk_source_inst_n_13,gt_usrclk_source_inst_n_14,gt_usrclk_source_inst_n_15,gt_usrclk_source_inst_n_16,gt_usrclk_source_inst_n_17}),
        .\syncstages_ff_reg[2][1] ({xpm_array_single_txbufstatus_b00_inst_n_0,xpm_array_single_txbufstatus_b00_inst_n_1}),
        .\syncstages_ff_reg[2][1]_0 ({xpm_array_single_txbufstatus_b01_inst_n_0,xpm_array_single_txbufstatus_b01_inst_n_1}),
        .\syncstages_ff_reg[2][1]_1 ({xpm_array_single_txbufstatus_b02_inst_n_0,xpm_array_single_txbufstatus_b02_inst_n_1}),
        .\syncstages_ff_reg[2][2] ({xpm_array_single_rxbufstatus_b00_inst_n_0,xpm_array_single_rxbufstatus_b00_inst_n_1,xpm_array_single_rxbufstatus_b00_inst_n_2}),
        .\syncstages_ff_reg[2][2]_0 ({xpm_array_single_rxbufstatus_b01_inst_n_0,xpm_array_single_rxbufstatus_b01_inst_n_1,xpm_array_single_rxbufstatus_b01_inst_n_2}),
        .\syncstages_ff_reg[2][2]_1 ({xpm_array_single_rxbufstatus_b02_inst_n_0,xpm_array_single_rxbufstatus_b02_inst_n_1,xpm_array_single_rxbufstatus_b02_inst_n_2}),
        .\syncstages_ff_reg[2]_0 (b0_CPLL_LOCK_DLY_SYNC_AXICLK),
        .\syncstages_ff_reg[2]_1 (xpm_array_single_qpll0lock_b0_inst_n_0),
        .\syncstages_ff_reg[2]_10 (gtwiz_buffbypass_tx_error_out_sync),
        .\syncstages_ff_reg[2]_11 (xpm_array_single_rxcdrlock_b01_inst_n_0),
        .\syncstages_ff_reg[2]_12 (xpm_array_single_rxpmaresetdone_b01_inst_n_0),
        .\syncstages_ff_reg[2]_13 (xpm_array_single_txpmaresetdone_b01_inst_n_0),
        .\syncstages_ff_reg[2]_14 (xpm_single_prbserr_out_sync_b0gt1inst_n_0),
        .\syncstages_ff_reg[2]_15 (DRP_Status_b0gt1_16_sync),
        .\syncstages_ff_reg[2]_16 (DRP_Status_b0gt2_16_sync),
        .\syncstages_ff_reg[2]_17 (DRP_Status_b0gt0_16_sync),
        .\syncstages_ff_reg[2]_18 (xpm_array_single_rxcdrlock_b02_inst_n_0),
        .\syncstages_ff_reg[2]_19 (DRP_Status_common_16_sync),
        .\syncstages_ff_reg[2]_2 (gtwiz_buffbypass_tx_done_out_sync),
        .\syncstages_ff_reg[2]_20 (xpm_array_single_rxpmaresetdone_b02_inst_n_0),
        .\syncstages_ff_reg[2]_21 (xpm_array_single_txpmaresetdone_b02_inst_n_0),
        .\syncstages_ff_reg[2]_22 (xpm_single_prbserr_out_sync_b0gt2inst_n_0),
        .\syncstages_ff_reg[2]_3 (xpm_array_single_qpll1lock_b0_inst_n_0),
        .\syncstages_ff_reg[2]_4 (b0_QPLL_LOCK_DLY_SYNC_AXICLK),
        .\syncstages_ff_reg[2]_5 (xpm_array_single_rxcdrlock_b00_inst_n_0),
        .\syncstages_ff_reg[2]_6 (xpm_array_single_rxpmaresetdone_b00_inst_n_0),
        .\syncstages_ff_reg[2]_7 (xpm_array_single_txpmaresetdone_b00_inst_n_0),
        .\syncstages_ff_reg[2]_8 (clock_detector_inst_n_0),
        .\syncstages_ff_reg[2]_9 (xpm_single_prbserr_out_sync_b0gt0inst_n_0),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_araddr(vid_phy_axi4lite_araddr[9:2]),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_axi4lite_arready(vid_phy_axi4lite_arready),
        .vid_phy_axi4lite_arvalid(vid_phy_axi4lite_arvalid),
        .vid_phy_axi4lite_awaddr(vid_phy_axi4lite_awaddr[9:2]),
        .vid_phy_axi4lite_awready(vid_phy_axi4lite_awready),
        .vid_phy_axi4lite_awvalid(vid_phy_axi4lite_awvalid),
        .vid_phy_axi4lite_bready(vid_phy_axi4lite_bready),
        .vid_phy_axi4lite_bvalid(vid_phy_axi4lite_bvalid),
        .vid_phy_axi4lite_rdata(vid_phy_axi4lite_rdata),
        .vid_phy_axi4lite_rready(vid_phy_axi4lite_rready),
        .vid_phy_axi4lite_rvalid(vid_phy_axi4lite_rvalid),
        .vid_phy_axi4lite_wdata(vid_phy_axi4lite_wdata),
        .vid_phy_axi4lite_wready(vid_phy_axi4lite_wready),
        .vid_phy_axi4lite_wvalid(vid_phy_axi4lite_wvalid),
        .vid_phy_status_sb_tx_tdata(vid_phy_status_sb_tx_tdata[1]),
        .wr_en_2_isr(wr_en_2_isr));
  LUT2 #(
    .INIT(4'h8)) 
    \vid_phy_status_sb_rx_tdata[0]_INST_0 
       (.I0(gtwiz_reset_rx_done_out_sync),
        .I1(b0_CPLL_LOCK_DLY_SYNC_AXICLK),
        .O(vid_phy_status_sb_rx_tdata[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__1 xpm_array_gtwiz_reset_sync_inst
       (.dest_clk(drpclk),
        .dest_out({gtwiz_reset_tx_pll_and_datapath_in_sync_drpclk,gtwiz_reset_tx_datapath_in_sync_drpclk,b0_CPLL_RESET,xpm_array_gtwiz_reset_sync_inst_n_3}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_109,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_110,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_111,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_112}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized2 xpm_array_single_cpll_cal_cnt_tol_b0_inst
       (.dest_clk(drpclk),
        .dest_out(gtwiz_gte4_cpll_cal_cnt_tol_in_sync),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_293,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_294,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_295,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_296,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_297,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_298,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_299,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_300,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_301,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_302,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_303,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_304,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_305,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_306,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_307,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_308,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_309,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_310}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "18" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized2__4 xpm_array_single_cpll_cal_txoutclk_period_b0_inst
       (.dest_clk(drpclk),
        .dest_out(gtwiz_gte4_cpll_cal_txoutclk_period_sync),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_311,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_312,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_313,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_314,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_315,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_316,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_317,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_318,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_319,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_320,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_321,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_322,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_323,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_324,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_325,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_326,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_327,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_328}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__59 xpm_array_single_qpll0lock_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_qpll0lock_b0_inst_n_0),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(qpll0lock_out_dly));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__61 xpm_array_single_qpll0lock_out_dly_sync_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(b0_QPLL_LOCK_DLY_SYNC_AXICLK),
        .src_clk(drpclk),
        .src_in(b0_QPLL_LOCK_DLY_reg_n_0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__60 xpm_array_single_qpll1lock_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_qpll1lock_b0_inst_n_0),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(qpll1lock_out_dly));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized4__1 xpm_array_single_rxbufstatus_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b00_inst_n_0,xpm_array_single_rxbufstatus_b00_inst_n_1,xpm_array_single_rxbufstatus_b00_inst_n_2}),
        .src_clk(rxoutclk),
        .src_in(rxbufstatus_out[2:0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized4__2 xpm_array_single_rxbufstatus_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b01_inst_n_0,xpm_array_single_rxbufstatus_b01_inst_n_1,xpm_array_single_rxbufstatus_b01_inst_n_2}),
        .src_clk(rxoutclk),
        .src_in(rxbufstatus_out[5:3]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "3" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized4 xpm_array_single_rxbufstatus_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_rxbufstatus_b02_inst_n_0,xpm_array_single_rxbufstatus_b02_inst_n_1,xpm_array_single_rxbufstatus_b02_inst_n_2}),
        .src_clk(rxoutclk),
        .src_in(rxbufstatus_out[8:6]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__29 xpm_array_single_rxcdrlock_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxcdrlock_b00_inst_n_0),
        .src_clk(rxoutclk),
        .src_in(rxcdrlock_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__39 xpm_array_single_rxcdrlock_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxcdrlock_b01_inst_n_0),
        .src_clk(rxoutclk),
        .src_in(rxcdrlock_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__49 xpm_array_single_rxcdrlock_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxcdrlock_b02_inst_n_0),
        .src_clk(rxoutclk),
        .src_in(rxcdrlock_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__37 xpm_array_single_rxpmaresetdone_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b00_inst_n_0),
        .src_clk(rxoutclk),
        .src_in(rxpmaresetdone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__47 xpm_array_single_rxpmaresetdone_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b01_inst_n_0),
        .src_clk(rxoutclk),
        .src_in(rxpmaresetdone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__57 xpm_array_single_rxpmaresetdone_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_rxpmaresetdone_b02_inst_n_0),
        .src_clk(rxoutclk),
        .src_in(rxpmaresetdone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__2 xpm_array_single_rxprbssel_b00_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbssel_in[3:0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({p_172_in,p_171_in}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__4 xpm_array_single_rxprbssel_b01_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbssel_in[7:4]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({p_177_in,p_176_in}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__6 xpm_array_single_rxprbssel_b02_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbssel_in[11:8]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({p_182_in,p_181_in}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized5__1 xpm_array_single_txbufstatus_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b00_inst_n_0,xpm_array_single_txbufstatus_b00_inst_n_1}),
        .src_clk(txoutclk),
        .src_in(txbufstatus_out[1:0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized5__2 xpm_array_single_txbufstatus_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b01_inst_n_0,xpm_array_single_txbufstatus_b01_inst_n_1}),
        .src_clk(txoutclk),
        .src_in(txbufstatus_out[3:2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "2" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized5 xpm_array_single_txbufstatus_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({xpm_array_single_txbufstatus_b02_inst_n_0,xpm_array_single_txbufstatus_b02_inst_n_1}),
        .src_clk(txoutclk),
        .src_in(txbufstatus_out[5:4]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized3__1 xpm_array_single_txdiffctrl_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txdiffctrl_in[4:0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_387,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_388,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_389,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_390,1'b0}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized3__2 xpm_array_single_txdiffctrl_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txdiffctrl_in[9:5]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_371,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_372,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_373,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_374,1'b0}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "5" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized3 xpm_array_single_txdiffctrl_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txdiffctrl_in[14:10]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_485,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_486,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_487,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_488,1'b0}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__36 xpm_array_single_txelecidle_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txelecidle_in[0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_386));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__46 xpm_array_single_txelecidle_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txelecidle_in[1]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_370));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__56 xpm_array_single_txelecidle_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txelecidle_in[2]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_484));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__33 xpm_array_single_txinhibit_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txinhibit_in[0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_385));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__43 xpm_array_single_txinhibit_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txinhibit_in[1]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_369));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__53 xpm_array_single_txinhibit_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txinhibit_in[2]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_483));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__38 xpm_array_single_txpmaresetdone_b00_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b00_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txpmaresetdone_out[0]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__48 xpm_array_single_txpmaresetdone_b01_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b01_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txpmaresetdone_out[1]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__58 xpm_array_single_txpmaresetdone_b02_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_array_single_txpmaresetdone_b02_inst_n_0),
        .src_clk(txoutclk),
        .src_in(txpmaresetdone_out[2]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__34 xpm_array_single_txpolarity_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txpolarity_in[0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_413));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__44 xpm_array_single_txpolarity_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txpolarity_in[1]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_407));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__54 xpm_array_single_txpolarity_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txpolarity_in[2]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_401));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__35 xpm_array_single_txprbsforceerr_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbsforceerr_in[0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_409));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__45 xpm_array_single_txprbsforceerr_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbsforceerr_in[1]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_403));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__55 xpm_array_single_txprbsforceerr_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbsforceerr_in[2]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_397));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__3 xpm_array_single_txprbssel_b00_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbssel_in[3:0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_408,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_410,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_411,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_412}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__5 xpm_array_single_txprbssel_b01_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbssel_in[7:4]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_402,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_404,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_405,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_406}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "4" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single xpm_array_single_txprbssel_b02_inst
       (.dest_clk(txoutclk),
        .dest_out(txprbssel_in[11:8]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_396,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_398,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_399,vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_400}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__25 xpm_single_buffbypass_tx_done_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_buffbypass_tx_done_out_sync),
        .src_clk(txoutclk),
        .src_in(gtwiz_buffbypass_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__28 xpm_single_buffbypass_tx_error_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_buffbypass_tx_error_out_sync),
        .src_clk(txoutclk),
        .src_in(gtwiz_buffbypass_tx_error_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__26 xpm_single_buffbypass_tx_reset_b0_inst
       (.dest_clk(txoutclk),
        .dest_out(gtwiz_buffbypass_tx_reset_in),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_392));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__27 xpm_single_buffbypass_tx_start_b0_inst
       (.dest_clk(txoutclk),
        .dest_out(gtwiz_buffbypass_tx_start_user_in),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_391));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__17 xpm_single_drp_rdy_b0_common_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_common_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_common[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__11 xpm_single_drp_rdy_b0gt0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt0_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_b0gt0[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__13 xpm_single_drp_rdy_b0gt1_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt1_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_b0gt1[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__15 xpm_single_drp_rdy_b0gt2_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(DRP_Status_b0gt2_16_sync),
        .src_clk(drpclk),
        .src_in(DRP_Status_b0gt2[16]));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__24 xpm_single_gtwiz_reset_rx_done_out_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_reset_rx_done_out_sync),
        .src_clk(rxoutclk),
        .src_in(gtwiz_reset_rx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__23 xpm_single_gtwiz_reset_tx_done_out_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(gtwiz_reset_tx_done_out_sync),
        .src_clk(txoutclk),
        .src_in(gtwiz_reset_tx_done_out));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__32 xpm_single_prbserr_out_sync_b0gt0inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_single_prbserr_out_sync_b0gt0inst_n_0),
        .src_clk(rxoutclk),
        .src_in(b0gt0_rxprbserr_out_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__42 xpm_single_prbserr_out_sync_b0gt1inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_single_prbserr_out_sync_b0gt1inst_n_0),
        .src_clk(rxoutclk),
        .src_in(b0gt1_rxprbserr_out_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__52 xpm_single_prbserr_out_sync_b0gt2inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(xpm_single_prbserr_out_sync_b0gt2inst_n_0),
        .src_clk(rxoutclk),
        .src_in(b0gt2_rxprbserr_out_latch));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__30 xpm_single_rxpolarity_b00_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxpolarity_in[0]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(p_169_in));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__40 xpm_single_rxpolarity_b01_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxpolarity_in[1]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(p_174_in));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__50 xpm_single_rxpolarity_b02_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxpolarity_in[2]),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(p_179_in));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__31 xpm_single_rxprbscntreset_b00_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbscntreset_in_0),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(p_170_in));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__41 xpm_single_rxprbscntreset_b01_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbscntreset_in_1),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(p_175_in));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__51 xpm_single_rxprbscntreset_b02_inst
       (.dest_clk(rxoutclk),
        .dest_out(rxprbscntreset_in_2),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(p_180_in));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__22 xpm_single_tx_mmcm_drp_locked_b0_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_single_tx_mmcm_drp_locked_b0_inst_dest_out_UNCONNECTED),
        .src_clk(txoutclk),
        .src_in(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single xpm_single_tx_pll_lock_sync_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(b0_CPLL_LOCK_DLY_SYNC_AXICLK),
        .src_clk(drpclk),
        .src_in(b0_CPLL_LOCK_DLY_reg_n_0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__9 xpm_single_txpllclksel_in0_sync_inst
       (.dest_clk(drpclk),
        .dest_out(txpllclksel_in0_sync),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(vid_phy_controller_v2_2_1_vid_phy_axi4lite_inst_n_91));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_10
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_11
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_12
   (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ,
    txphaligndone_out,
    txusrclk2_in,
    out);
  output \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ;
  input [0:0]txphaligndone_out;
  input [0:0]txusrclk2_in;
  input [0:0]out;

  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]out;
  wire [0:0]txphaligndone_out;
  wire [0:0]txusrclk2_in;

  LUT2 #(
    .INIT(4'h2)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_i_1 
       (.I0(out),
        .I1(i_in_out),
        .O(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(txphaligndone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_13
   (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ,
    D,
    txsyncdone_out,
    txusrclk2_in,
    out,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg );
  output \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ;
  output [1:0]D;
  input [0:0]txsyncdone_out;
  input [0:0]txusrclk2_in;
  input [1:0]out;
  input \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ;

  wire [1:0]D;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [1:0]out;
  wire [0:0]txsyncdone_out;
  wire [0:0]txusrclk2_in;

  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h0455)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[0]_i_1 
       (.I0(out[0]),
        .I1(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .I2(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .I3(out[1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair372" *) 
  LUT4 #(
    .INIT(16'h2622)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_2 
       (.I0(out[0]),
        .I1(out[1]),
        .I2(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .I3(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(txsyncdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_14
   (E,
    in0,
    gtwiz_reset_clk_freerun_in,
    sm_reset_all_timer_sat_reg,
    out,
    sm_reset_all_timer_clr_reg);
  output [0:0]E;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_all_timer_sat_reg;
  input [2:0]out;
  input sm_reset_all_timer_clr_reg;

  wire [0:0]E;
  wire gtpowergood_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire [2:0]out;
  wire sm_reset_all_timer_clr_reg;
  wire sm_reset_all_timer_sat_reg;

  LUT6 #(
    .INIT(64'hAF0FAF00CFFFCFFF)) 
    \FSM_sequential_sm_reset_all[2]_i_1 
       (.I0(gtpowergood_sync),
        .I1(sm_reset_all_timer_sat_reg),
        .I2(out[2]),
        .I3(out[0]),
        .I4(sm_reset_all_timer_clr_reg),
        .I5(out[1]),
        .O(E));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtpowergood_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_15
   (\FSM_sequential_sm_reset_rx_reg[0] ,
    in0,
    gtwiz_reset_clk_freerun_in,
    sm_reset_rx_pll_timer_sat,
    sm_reset_rx_pll_timer_clr_reg,
    out,
    gtwiz_reset_rx_pll_and_datapath_dly);
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_rx_pll_timer_sat;
  input sm_reset_rx_pll_timer_clr_reg;
  input [0:0]out;
  input gtwiz_reset_rx_pll_and_datapath_dly;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_datapath_dly;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire [0:0]out;
  wire sm_reset_rx_pll_timer_clr_reg;
  wire sm_reset_rx_pll_timer_sat;

  LUT5 #(
    .INIT(32'h2F2F2F20)) 
    \FSM_sequential_sm_reset_rx[2]_i_6 
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx_pll_timer_clr_reg),
        .I2(out),
        .I3(gtwiz_reset_rx_datapath_dly),
        .I4(gtwiz_reset_rx_pll_and_datapath_dly),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_16
   (gtwiz_reset_rx_pll_and_datapath_dly,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    out,
    sm_reset_rx_timer_clr_reg);
  output gtwiz_reset_rx_pll_and_datapath_dly;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input sm_reset_rx_timer_clr_reg;

  wire [1:0]D;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire [2:0]out;
  wire sm_reset_rx_timer_clr_reg;

  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'hD7D69796)) 
    \FSM_sequential_sm_reset_rx[0]_i_1 
       (.I0(out[0]),
        .I1(out[2]),
        .I2(out[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_dly),
        .I4(sm_reset_rx_timer_clr_reg),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair357" *) 
  LUT5 #(
    .INIT(32'h5A5B0A5B)) 
    \FSM_sequential_sm_reset_rx[1]_i_1 
       (.I0(out[0]),
        .I1(gtwiz_reset_rx_pll_and_datapath_dly),
        .I2(out[1]),
        .I3(out[2]),
        .I4(sm_reset_rx_timer_clr_reg),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_17
   (gtwiz_reset_tx_datapath_dly,
    in0,
    gtwiz_reset_clk_freerun_in);
  output gtwiz_reset_tx_datapath_dly;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_18
   (\FSM_sequential_sm_reset_tx_reg[0] ,
    D,
    in0,
    gtwiz_reset_clk_freerun_in,
    sm_reset_tx_timer_clr_reg,
    plllock_tx_sync,
    out,
    gtwiz_reset_tx_datapath_dly,
    sm_reset_tx_pll_timer_clr,
    sm_reset_tx_pll_timer_clr_reg,
    sm_reset_tx_pll_timer_sat);
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output [1:0]D;
  input in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_tx_timer_clr_reg;
  input plllock_tx_sync;
  input [2:0]out;
  input gtwiz_reset_tx_datapath_dly;
  input sm_reset_tx_pll_timer_clr;
  input sm_reset_tx_pll_timer_clr_reg;
  input sm_reset_tx_pll_timer_sat;

  wire [1:0]D;
  wire \FSM_sequential_sm_reset_tx[2]_i_6_n_0 ;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_tx_datapath_dly;
  wire gtwiz_reset_tx_pll_and_datapath_dly;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire [2:0]out;
  wire plllock_tx_sync;
  wire sm_reset_tx_pll_timer_clr;
  wire sm_reset_tx_pll_timer_clr_reg;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_timer_clr_reg;

  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h05FE)) 
    \FSM_sequential_sm_reset_tx[0]_i_1 
       (.I0(out[1]),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(out[2]),
        .I3(out[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair358" *) 
  LUT4 #(
    .INIT(16'h5A5B)) 
    \FSM_sequential_sm_reset_tx[1]_i_1 
       (.I0(out[0]),
        .I1(gtwiz_reset_tx_pll_and_datapath_dly),
        .I2(out[1]),
        .I3(out[2]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAAAABABBAAAAAAAA)) 
    \FSM_sequential_sm_reset_tx[2]_i_5 
       (.I0(\FSM_sequential_sm_reset_tx[2]_i_6_n_0 ),
        .I1(sm_reset_tx_timer_clr_reg),
        .I2(plllock_tx_sync),
        .I3(out[0]),
        .I4(out[2]),
        .I5(out[1]),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  LUT6 #(
    .INIT(64'h00E0F0E000E000E0)) 
    \FSM_sequential_sm_reset_tx[2]_i_6 
       (.I0(gtwiz_reset_tx_pll_and_datapath_dly),
        .I1(gtwiz_reset_tx_datapath_dly),
        .I2(sm_reset_tx_pll_timer_clr),
        .I3(out[0]),
        .I4(sm_reset_tx_pll_timer_clr_reg),
        .I5(sm_reset_tx_pll_timer_sat),
        .O(\FSM_sequential_sm_reset_tx[2]_i_6_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_tx_pll_and_datapath_dly),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_19
   (sm_reset_rx_timer_clr_reg,
    rxuserrdy_out_reg,
    \FSM_sequential_sm_reset_rx_reg[0] ,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_clk_freerun_in,
    sm_reset_rx_timer_sat,
    sm_reset_rx_timer_clr_reg_0,
    out,
    sm_reset_rx_timer_clr_reg_1,
    gtwiz_reset_rx_any_sync,
    GTHE4_CHANNEL_RXUSERRDY,
    gtwiz_reset_rx_cdr_stable_out,
    sm_reset_rx_cdr_to_sat);
  output sm_reset_rx_timer_clr_reg;
  output rxuserrdy_out_reg;
  output \FSM_sequential_sm_reset_rx_reg[0] ;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_rx_timer_sat;
  input sm_reset_rx_timer_clr_reg_0;
  input [2:0]out;
  input sm_reset_rx_timer_clr_reg_1;
  input gtwiz_reset_rx_any_sync;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input [0:0]gtwiz_reset_rx_cdr_stable_out;
  input sm_reset_rx_cdr_to_sat;

  wire \FSM_sequential_sm_reset_rx_reg[0] ;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire gtwiz_reset_userclk_rx_active_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire rxuserrdy_out_i_2_n_0;
  wire rxuserrdy_out_reg;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_clr_reg_0;
  wire sm_reset_rx_timer_clr_reg_1;
  wire sm_reset_rx_timer_sat;

  LUT6 #(
    .INIT(64'h30BB30BB30BB3088)) 
    \FSM_sequential_sm_reset_rx[2]_i_4 
       (.I0(sm_reset_rx_timer_clr_reg_1),
        .I1(out[1]),
        .I2(rxuserrdy_out_i_2_n_0),
        .I3(out[0]),
        .I4(gtwiz_reset_rx_cdr_stable_out),
        .I5(sm_reset_rx_cdr_to_sat),
        .O(\FSM_sequential_sm_reset_rx_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_rx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_rx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFAAF00000800)) 
    rxuserrdy_out_i_1
       (.I0(out[2]),
        .I1(rxuserrdy_out_i_2_n_0),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(GTHE4_CHANNEL_RXUSERRDY),
        .O(rxuserrdy_out_reg));
  LUT3 #(
    .INIT(8'h20)) 
    rxuserrdy_out_i_2
       (.I0(gtwiz_reset_userclk_rx_active_sync),
        .I1(sm_reset_rx_timer_clr_reg_0),
        .I2(sm_reset_rx_timer_sat),
        .O(rxuserrdy_out_i_2_n_0));
  LUT6 #(
    .INIT(64'hFF20002000000000)) 
    sm_reset_rx_timer_clr_i_3
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_0),
        .I2(gtwiz_reset_userclk_rx_active_sync),
        .I3(out[1]),
        .I4(sm_reset_rx_timer_clr_reg_1),
        .I5(out[2]),
        .O(sm_reset_rx_timer_clr_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_20
   (E,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    sm_reset_tx_timer_clr_reg,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_clk_freerun_in,
    out,
    sm_reset_tx_timer_sat_reg,
    i_in_out_reg_0,
    sm_reset_tx_timer_clr_reg_0,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg_1);
  output [0:0]E;
  output \FSM_sequential_sm_reset_tx_reg[0] ;
  output sm_reset_tx_timer_clr_reg;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input sm_reset_tx_timer_sat_reg;
  input i_in_out_reg_0;
  input sm_reset_tx_timer_clr_reg_0;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg_1;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_userclk_tx_active_sync;
  wire [0:0]gtwiz_userclk_tx_active_in;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_clr_reg_0;
  wire sm_reset_tx_timer_clr_reg_1;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFF75554500)) 
    \FSM_sequential_sm_reset_tx[2]_i_1 
       (.I0(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I1(out[1]),
        .I2(out[0]),
        .I3(out[2]),
        .I4(sm_reset_tx_timer_sat_reg),
        .I5(i_in_out_reg_0),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \FSM_sequential_sm_reset_tx[2]_i_3 
       (.I0(gtwiz_reset_userclk_tx_active_sync),
        .I1(sm_reset_tx_timer_clr_reg_0),
        .I2(sm_reset_tx_timer_sat),
        .I3(out[2]),
        .I4(out[1]),
        .O(\FSM_sequential_sm_reset_tx_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_userclk_tx_active_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_userclk_tx_active_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00D0F0D0)) 
    sm_reset_tx_timer_clr_i_3
       (.I0(gtwiz_reset_userclk_tx_active_sync),
        .I1(sm_reset_tx_timer_clr_reg_1),
        .I2(out[2]),
        .I3(out[0]),
        .I4(sm_reset_tx_timer_sat_reg),
        .O(sm_reset_tx_timer_clr_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_21
   (sm_reset_rx_cdr_to_clr_reg,
    gtwiz_reset_rx_done_int_reg,
    sm_reset_rx_timer_clr_reg,
    sm_reset_rx_cdr_to_clr_reg_0,
    E,
    USER_CPLLLOCK_OUT_reg,
    gtwiz_reset_clk_freerun_in,
    sm_reset_rx_timer_sat,
    sm_reset_rx_timer_clr_reg_0,
    out,
    sm_reset_rx_timer_clr_reg_1,
    gtwiz_reset_rx_done_int_reg_0,
    sm_reset_rx_timer_sat_reg,
    \FSM_sequential_sm_reset_rx_reg[2] ,
    sm_reset_rx_cdr_to_clr,
    \FSM_sequential_sm_reset_rx_reg[1] ,
    sm_reset_rx_pll_timer_sat_reg);
  output sm_reset_rx_cdr_to_clr_reg;
  output gtwiz_reset_rx_done_int_reg;
  output sm_reset_rx_timer_clr_reg;
  output sm_reset_rx_cdr_to_clr_reg_0;
  output [0:0]E;
  input USER_CPLLLOCK_OUT_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input sm_reset_rx_timer_sat;
  input sm_reset_rx_timer_clr_reg_0;
  input [2:0]out;
  input sm_reset_rx_timer_clr_reg_1;
  input gtwiz_reset_rx_done_int_reg_0;
  input sm_reset_rx_timer_sat_reg;
  input \FSM_sequential_sm_reset_rx_reg[2] ;
  input sm_reset_rx_cdr_to_clr;
  input \FSM_sequential_sm_reset_rx_reg[1] ;
  input sm_reset_rx_pll_timer_sat_reg;

  wire [0:0]E;
  wire \FSM_sequential_sm_reset_rx[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_rx_reg[1] ;
  wire \FSM_sequential_sm_reset_rx_reg[2] ;
  wire USER_CPLLLOCK_OUT_reg;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_done_int_reg;
  wire gtwiz_reset_rx_done_int_reg_0;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire plllock_rx_sync;
  wire sm_reset_rx_cdr_to_clr;
  wire sm_reset_rx_cdr_to_clr_reg;
  wire sm_reset_rx_cdr_to_clr_reg_0;
  wire sm_reset_rx_pll_timer_sat_reg;
  wire sm_reset_rx_timer_clr_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg;
  wire sm_reset_rx_timer_clr_reg_0;
  wire sm_reset_rx_timer_clr_reg_1;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_reg;

  LUT6 #(
    .INIT(64'h4044FFFF40440000)) 
    \FSM_sequential_sm_reset_rx[2]_i_3 
       (.I0(sm_reset_rx_timer_clr_reg_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(plllock_rx_sync),
        .I3(out[0]),
        .I4(out[1]),
        .I5(sm_reset_rx_pll_timer_sat_reg),
        .O(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ));
  MUXF7 \FSM_sequential_sm_reset_rx_reg[2]_i_1 
       (.I0(\FSM_sequential_sm_reset_rx[2]_i_3_n_0 ),
        .I1(\FSM_sequential_sm_reset_rx_reg[1] ),
        .O(E),
        .S(out[2]));
  LUT6 #(
    .INIT(64'hFFFF77FF00800080)) 
    gtwiz_reset_rx_done_int_i_1
       (.I0(out[1]),
        .I1(out[2]),
        .I2(sm_reset_rx_timer_clr_reg_1),
        .I3(out[0]),
        .I4(plllock_rx_sync),
        .I5(gtwiz_reset_rx_done_int_reg_0),
        .O(gtwiz_reset_rx_done_int_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(USER_CPLLLOCK_OUT_reg),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_rx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFEFFF0000010F)) 
    sm_reset_rx_cdr_to_clr_i_1
       (.I0(out[2]),
        .I1(sm_reset_rx_cdr_to_clr_reg),
        .I2(out[1]),
        .I3(out[0]),
        .I4(\FSM_sequential_sm_reset_rx_reg[2] ),
        .I5(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_clr_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    sm_reset_rx_cdr_to_clr_i_2
       (.I0(sm_reset_rx_timer_sat),
        .I1(sm_reset_rx_timer_clr_reg_0),
        .I2(plllock_rx_sync),
        .I3(out[1]),
        .O(sm_reset_rx_cdr_to_clr_reg));
  LUT6 #(
    .INIT(64'hFCCFEEFF0CC0EE0F)) 
    sm_reset_rx_timer_clr_i_1
       (.I0(sm_reset_rx_timer_clr_i_2_n_0),
        .I1(sm_reset_rx_timer_sat_reg),
        .I2(out[0]),
        .I3(out[1]),
        .I4(out[2]),
        .I5(sm_reset_rx_timer_clr_reg_0),
        .O(sm_reset_rx_timer_clr_reg));
  (* SOFT_HLUTNM = "soft_lutpair359" *) 
  LUT4 #(
    .INIT(16'h4044)) 
    sm_reset_rx_timer_clr_i_2
       (.I0(sm_reset_rx_timer_clr_reg_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(plllock_rx_sync),
        .I3(out[0]),
        .O(sm_reset_rx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_22
   (plllock_tx_sync,
    gttxreset_out_reg,
    gtwiz_reset_tx_done_int_reg,
    sm_reset_tx_timer_clr_reg,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_clk_freerun_in,
    out,
    sm_reset_tx_timer_sat,
    sm_reset_tx_timer_clr_reg_0,
    sm_reset_tx_timer_sat_reg,
    gtwiz_reset_tx_done_int_reg_0,
    i_in_out_reg_0);
  output plllock_tx_sync;
  output gttxreset_out_reg;
  output gtwiz_reset_tx_done_int_reg;
  output sm_reset_tx_timer_clr_reg;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input sm_reset_tx_timer_sat;
  input sm_reset_tx_timer_clr_reg_0;
  input sm_reset_tx_timer_sat_reg;
  input gtwiz_reset_tx_done_int_reg_0;
  input i_in_out_reg_0;

  wire gttxreset_out_reg;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire gtwiz_reset_tx_done_int_reg;
  wire gtwiz_reset_tx_done_int_reg_0;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire plllock_tx_sync;
  wire sm_reset_tx_timer_clr_i_2_n_0;
  wire sm_reset_tx_timer_clr_reg;
  wire sm_reset_tx_timer_clr_reg_0;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_reg;

  LUT6 #(
    .INIT(64'hFFFFA2AAFFFF5555)) 
    gttxreset_out_i_2
       (.I0(out[0]),
        .I1(sm_reset_tx_timer_sat),
        .I2(sm_reset_tx_timer_clr_reg_0),
        .I3(plllock_tx_sync),
        .I4(out[2]),
        .I5(out[1]),
        .O(gttxreset_out_reg));
  LUT6 #(
    .INIT(64'hFFFFCFFF00A00000)) 
    gtwiz_reset_tx_done_int_i_1
       (.I0(sm_reset_tx_timer_sat_reg),
        .I1(plllock_tx_sync),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(gtwiz_reset_tx_done_int_reg_0),
        .O(gtwiz_reset_tx_done_int_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_qpll0lock_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(plllock_tx_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF13FF13301300133)) 
    sm_reset_tx_timer_clr_i_1
       (.I0(sm_reset_tx_timer_clr_i_2_n_0),
        .I1(i_in_out_reg_0),
        .I2(out[2]),
        .I3(out[1]),
        .I4(out[0]),
        .I5(sm_reset_tx_timer_clr_reg_0),
        .O(sm_reset_tx_timer_clr_reg));
  LUT4 #(
    .INIT(16'hDFDD)) 
    sm_reset_tx_timer_clr_i_2
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg_0),
        .I2(plllock_tx_sync),
        .I3(out[0]),
        .O(sm_reset_tx_timer_clr_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_23
   (gtwiz_reset_rx_cdr_stable_out,
    rxprogdivreset_out_reg,
    rxprogdivreset_out_reg_0,
    DEN_O_reg,
    gtwiz_reset_clk_freerun_in,
    out,
    gtwiz_reset_rx_any_sync,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    sm_reset_rx_cdr_to_sat);
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output rxprogdivreset_out_reg;
  output rxprogdivreset_out_reg_0;
  input DEN_O_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input gtwiz_reset_rx_any_sync;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input sm_reset_rx_cdr_to_sat;

  wire DEN_O_reg;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [2:0]out;
  wire rxprogdivreset_out_reg;
  wire rxprogdivreset_out_reg_0;
  wire sm_reset_rx_cdr_to_sat;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(DEN_O_reg),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(gtwiz_reset_rx_cdr_stable_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000310)) 
    rxprogdivreset_out_i_1
       (.I0(rxprogdivreset_out_reg_0),
        .I1(out[2]),
        .I2(out[1]),
        .I3(out[0]),
        .I4(gtwiz_reset_rx_any_sync),
        .I5(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(rxprogdivreset_out_reg));
  LUT3 #(
    .INIT(8'h02)) 
    sm_reset_rx_cdr_to_clr_i_3
       (.I0(out[2]),
        .I1(sm_reset_rx_cdr_to_sat),
        .I2(gtwiz_reset_rx_cdr_stable_out),
        .O(rxprogdivreset_out_reg_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_33
   (drprst_in_sync,
    E,
    \addr_i_reg[2] ,
    D,
    drprst_in,
    drpclk_in,
    \drp_state_reg[6] ,
    drpen_in,
    \DRPADDR_reg[4] ,
    drpaddr_in,
    \gen_cal_rx_en.cpll_cal_state_reg[27] );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]\addr_i_reg[2] ;
  output [1:0]D;
  input [0:0]drprst_in;
  input [0:0]drpclk_in;
  input \drp_state_reg[6] ;
  input [0:0]drpen_in;
  input \DRPADDR_reg[4] ;
  input [1:0]drpaddr_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;

  wire [1:0]D;
  wire \DRPADDR_reg[4] ;
  wire [0:0]E;
  wire [0:0]\addr_i_reg[2] ;
  wire \drp_state_reg[6] ;
  wire [1:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_i[1]_i_1__1 
       (.I0(drprst_in_sync),
        .I1(\DRPADDR_reg[4] ),
        .I2(drpaddr_in[0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1__1 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(\addr_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr_i[2]_i_2__1 
       (.I0(drpaddr_in[1]),
        .I1(drprst_in_sync),
        .I2(\DRPADDR_reg[4] ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drprst_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1__1 
       (.I0(drprst_in_sync),
        .I1(\drp_state_reg[6] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_36
   (cal_fail_store_reg,
    USER_CPLLLOCK_OUT_reg,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    \cpll_cal_state_reg[25] ,
    Q,
    SR,
    mask_user_in_reg);
  output cal_fail_store_reg;
  output USER_CPLLLOCK_OUT_reg;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input \cpll_cal_state_reg[25] ;
  input [5:0]Q;
  input [0:0]SR;
  input mask_user_in_reg;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [5:0]Q;
  wire [0:0]SR;
  wire USER_CPLLLOCK_OUT_reg;
  wire cal_fail_store_reg;
  wire [13:13]cal_on_tx_debug_out;
  wire \cpll_cal_state_reg[25] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1__1
       (.I0(Q[0]),
        .I1(cal_on_tx_debug_out),
        .I2(SR),
        .I3(Q[5]),
        .I4(mask_user_in_reg),
        .O(USER_CPLLLOCK_OUT_reg));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    cal_fail_store_i_4__1
       (.I0(\cpll_cal_state_reg[25] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(cal_on_tx_debug_out),
        .I5(Q[4]),
        .O(cal_fail_store_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(cal_on_tx_debug_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_37
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    mask_user_in_reg);
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input mask_user_in_reg;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1__1 
       (.I0(txoutclksel_int),
        .I1(mask_user_in_reg),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_38
   (D,
    txoutclksel_in,
    drpclk_in,
    mask_user_in_reg);
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input mask_user_in_reg;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;
  wire [0:0]txoutclksel_in;
  wire [1:1]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1__1 
       (.I0(user_txoutclksel_sync),
        .I1(mask_user_in_reg),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_39
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    mask_user_in_reg);
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input mask_user_in_reg;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1__1 
       (.I0(txoutclksel_int),
        .I1(mask_user_in_reg),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_40
   (\cpll_cal_state_reg[19] ,
    D,
    freq_counter_rst_reg,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    drpclk_in,
    \cpll_cal_state_reg[19]_0 ,
    \cpll_cal_state_reg[0] ,
    \cpll_cal_state_reg[17] ,
    Q,
    \cpll_cal_state_reg[0]_0 ,
    \cpll_cal_state_reg[29] ,
    \cpll_cal_state_reg[22] ,
    \cpll_cal_state_reg[23] ,
    \wait_ctr_reg[19] ,
    \wait_ctr_reg[6] ,
    \cpll_cal_state_reg[28] ,
    cal_fail_store_reg);
  output \cpll_cal_state_reg[19] ;
  output [3:0]D;
  output freq_counter_rst_reg;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input \cpll_cal_state_reg[19]_0 ;
  input \cpll_cal_state_reg[0] ;
  input \cpll_cal_state_reg[17] ;
  input [12:0]Q;
  input \cpll_cal_state_reg[0]_0 ;
  input \cpll_cal_state_reg[29] ;
  input \cpll_cal_state_reg[22] ;
  input \cpll_cal_state_reg[23] ;
  input \wait_ctr_reg[19] ;
  input \wait_ctr_reg[6] ;
  input \cpll_cal_state_reg[28] ;
  input cal_fail_store_reg;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [12:0]Q;
  wire cal_fail_store_reg;
  wire \cpll_cal_state[29]_i_2__1_n_0 ;
  wire \cpll_cal_state[30]_i_2__1_n_0 ;
  wire \cpll_cal_state[31]_i_6__1_n_0 ;
  wire \cpll_cal_state_reg[0] ;
  wire \cpll_cal_state_reg[0]_0 ;
  wire \cpll_cal_state_reg[17] ;
  wire \cpll_cal_state_reg[19] ;
  wire \cpll_cal_state_reg[19]_0 ;
  wire \cpll_cal_state_reg[22] ;
  wire \cpll_cal_state_reg[23] ;
  wire \cpll_cal_state_reg[28] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_i_4__1_n_0;
  wire freq_counter_rst_reg;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \wait_ctr_reg[19] ;
  wire \wait_ctr_reg[6] ;

  LUT6 #(
    .INIT(64'h4000404040004000)) 
    \cpll_cal_state[19]_i_1__1 
       (.I0(\cpll_cal_state_reg[19]_0 ),
        .I1(\cpll_cal_state_reg[0] ),
        .I2(\cpll_cal_state_reg[17] ),
        .I3(Q[4]),
        .I4(\cpll_cal_state_reg[19] ),
        .I5(Q[5]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cpll_cal_state[29]_i_1__1 
       (.I0(Q[6]),
        .I1(\cpll_cal_state_reg[0]_0 ),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(\cpll_cal_state_reg[22] ),
        .I4(\cpll_cal_state_reg[23] ),
        .I5(\cpll_cal_state[29]_i_2__1_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB8BB)) 
    \cpll_cal_state[29]_i_2__1 
       (.I0(\wait_ctr_reg[6] ),
        .I1(Q[9]),
        .I2(\cpll_cal_state_reg[19] ),
        .I3(Q[10]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\cpll_cal_state[29]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cpll_cal_state[30]_i_1__1 
       (.I0(Q[6]),
        .I1(\cpll_cal_state_reg[0]_0 ),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(\cpll_cal_state_reg[22] ),
        .I4(\cpll_cal_state_reg[23] ),
        .I5(\cpll_cal_state[30]_i_2__1_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hABFBFBFB)) 
    \cpll_cal_state[30]_i_2__1 
       (.I0(\cpll_cal_state_reg[28] ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(cal_fail_store_reg),
        .I4(\cpll_cal_state_reg[19] ),
        .O(\cpll_cal_state[30]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cpll_cal_state[31]_i_1__1 
       (.I0(Q[6]),
        .I1(\cpll_cal_state_reg[0]_0 ),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(\cpll_cal_state_reg[22] ),
        .I4(\cpll_cal_state_reg[23] ),
        .I5(\cpll_cal_state[31]_i_6__1_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFBFFFBAAFBFFFB)) 
    \cpll_cal_state[31]_i_6__1 
       (.I0(\cpll_cal_state_reg[28] ),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\cpll_cal_state_reg[19] ),
        .I5(cal_fail_store_reg),
        .O(\cpll_cal_state[31]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF444F)) 
    freq_counter_rst_i_2__1
       (.I0(\wait_ctr_reg[19] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(freq_counter_rst_i_4__1_n_0),
        .I4(Q[0]),
        .O(freq_counter_rst_reg));
  LUT4 #(
    .INIT(16'hEFFF)) 
    freq_counter_rst_i_4__1
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\cpll_cal_state_reg[19] ),
        .O(freq_counter_rst_i_4__1_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\cpll_cal_state_reg[19] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_41
   (\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ,
    in0,
    drpclk_in,
    txprogdivreset_int,
    mask_user_in_reg);
  output \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  input in0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input mask_user_in_reg;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire mask_user_in_reg;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1__1 
       (.I0(txprogdivreset_int),
        .I1(mask_user_in_reg),
        .I2(user_txprogdivreset_sync),
        .O(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_44
   (\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    SR,
    Q,
    \gen_cal_rx_en.mask_user_in_reg );
  output \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  output \gen_cal_rx_en.cal_fail_store_reg ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [0:0]SR;
  input [6:0]Q;
  input \gen_cal_rx_en.mask_user_in_reg ;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [13:13]cal_on_rx_debug_out;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.mask_user_in_reg ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00010000)) 
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_i_1__1 
       (.I0(SR),
        .I1(Q[0]),
        .I2(\gen_cal_rx_en.mask_user_in_reg ),
        .I3(Q[6]),
        .I4(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gen_cal_rx_en.cal_fail_store_i_3__1 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\gen_cal_rx_en.cal_fail_store_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(cal_on_rx_debug_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_45
   (D,
    GTHE4_CHANNEL_RXPMARESETDONE,
    drpclk_in,
    \gen_cal_rx_en.wait_ctr_reg[10] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \gen_cal_rx_en.cpll_cal_state_reg[12] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[2] );
  output [3:0]D;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.wait_ctr_reg[10] ;
  input [5:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  input \gen_cal_rx_en.wait_ctr_reg[2] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [5:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cpll_cal_state[17]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg[2] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT6 #(
    .INIT(64'h4444004000000040)) 
    \gen_cal_rx_en.cpll_cal_state[14]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[0]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I2(Q[1]),
        .I3(i_in_out_reg_n_0),
        .I4(Q[0]),
        .I5(\gen_cal_rx_en.wait_ctr_reg[2] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0400040004000000)) 
    \gen_cal_rx_en.cpll_cal_state[15]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[0]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I2(Q[0]),
        .I3(i_in_out_reg_n_0),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000004040400)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I2(i_in_out_reg_n_0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000F0000000800)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[10] ),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[17]_i_3__1_n_0 ),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEEFFF)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_3__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .I1(Q[2]),
        .I2(i_in_out_reg_n_0),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[17]_i_3__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_46
   (D,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[19] ,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    drpclk_in,
    \gen_cal_rx_en.wait_ctr_reg[10] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[15] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[21] ,
    \gen_cal_rx_en.cpll_cal_state_reg[24] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[12] ,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    \gen_cal_rx_en.cpll_cal_state_reg[15]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[2] );
  output [3:0]D;
  output \gen_cal_rx_en.freq_counter_rst_reg ;
  output \gen_cal_rx_en.cpll_cal_state_reg[19] ;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.wait_ctr_reg[10] ;
  input [10:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[15] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  input \gen_cal_rx_en.cal_fail_store_reg ;
  input \gen_cal_rx_en.cpll_cal_state_reg[21] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[24] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[27]_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[15]_0 ;
  input \gen_cal_rx_en.wait_ctr_reg[2] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [10:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[15] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[15]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[19] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[21] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[24] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27]_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.wait_ctr_reg[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg[2] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT6 #(
    .INIT(64'h0000000004070404)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[10] ),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[15] ),
        .I3(i_in_out_reg_n_0),
        .I4(Q[3]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_2__1 
       (.I0(i_in_out_reg_n_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[15]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[19] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_1__1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_2__1_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF55F3)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_2__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[2] ),
        .I1(Q[10]),
        .I2(i_in_out_reg_n_0),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_1__1 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I2(Q[0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[21] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_5__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[24] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[27]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I2(Q[0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[21] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_5__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[24] ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_5__1 
       (.I0(Q[10]),
        .I1(i_in_out_reg_n_0),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \gen_cal_rx_en.freq_counter_rst_i_3__1 
       (.I0(Q[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[15] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(i_in_out_reg_n_0),
        .O(\gen_cal_rx_en.freq_counter_rst_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_48
   (drprst_in_sync,
    E,
    \addr_i_reg[2] ,
    D,
    drprst_in,
    drpclk_in,
    \drp_state_reg[6] ,
    drpen_in,
    \DRPADDR_reg[4] ,
    drpaddr_in,
    \gen_cal_rx_en.cpll_cal_state_reg[27] );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]\addr_i_reg[2] ;
  output [1:0]D;
  input [0:0]drprst_in;
  input [0:0]drpclk_in;
  input \drp_state_reg[6] ;
  input [0:0]drpen_in;
  input \DRPADDR_reg[4] ;
  input [1:0]drpaddr_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;

  wire [1:0]D;
  wire \DRPADDR_reg[4] ;
  wire [0:0]E;
  wire [0:0]\addr_i_reg[2] ;
  wire \drp_state_reg[6] ;
  wire [1:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_i[1]_i_1__0 
       (.I0(drprst_in_sync),
        .I1(\DRPADDR_reg[4] ),
        .I2(drpaddr_in[0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1__0 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(\addr_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr_i[2]_i_2__0 
       (.I0(drpaddr_in[1]),
        .I1(drprst_in_sync),
        .I2(\DRPADDR_reg[4] ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drprst_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1__0 
       (.I0(drprst_in_sync),
        .I1(\drp_state_reg[6] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_55
   (cal_fail_store_reg,
    USER_CPLLLOCK_OUT_reg,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    \cpll_cal_state_reg[25] ,
    Q,
    SR,
    mask_user_in_reg);
  output cal_fail_store_reg;
  output USER_CPLLLOCK_OUT_reg;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input \cpll_cal_state_reg[25] ;
  input [5:0]Q;
  input [0:0]SR;
  input mask_user_in_reg;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [5:0]Q;
  wire [0:0]SR;
  wire USER_CPLLLOCK_OUT_reg;
  wire cal_fail_store_reg;
  wire [13:13]cal_on_tx_debug_out;
  wire \cpll_cal_state_reg[25] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1__0
       (.I0(Q[0]),
        .I1(cal_on_tx_debug_out),
        .I2(SR),
        .I3(Q[5]),
        .I4(mask_user_in_reg),
        .O(USER_CPLLLOCK_OUT_reg));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    cal_fail_store_i_4__0
       (.I0(\cpll_cal_state_reg[25] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(cal_on_tx_debug_out),
        .I5(Q[4]),
        .O(cal_fail_store_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(cal_on_tx_debug_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_56
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    mask_user_in_reg);
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input mask_user_in_reg;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1__0 
       (.I0(txoutclksel_int),
        .I1(mask_user_in_reg),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_57
   (D,
    txoutclksel_in,
    drpclk_in,
    mask_user_in_reg);
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input mask_user_in_reg;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;
  wire [0:0]txoutclksel_in;
  wire [1:1]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1__0 
       (.I0(user_txoutclksel_sync),
        .I1(mask_user_in_reg),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_58
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    mask_user_in_reg);
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input mask_user_in_reg;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1__0 
       (.I0(txoutclksel_int),
        .I1(mask_user_in_reg),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_59
   (\cpll_cal_state_reg[19] ,
    D,
    freq_counter_rst_reg,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    drpclk_in,
    \cpll_cal_state_reg[19]_0 ,
    \cpll_cal_state_reg[0] ,
    \cpll_cal_state_reg[17] ,
    Q,
    \cpll_cal_state_reg[0]_0 ,
    \cpll_cal_state_reg[29] ,
    \cpll_cal_state_reg[22] ,
    \cpll_cal_state_reg[23] ,
    \wait_ctr_reg[19] ,
    \wait_ctr_reg[6] ,
    \cpll_cal_state_reg[28] ,
    cal_fail_store_reg);
  output \cpll_cal_state_reg[19] ;
  output [3:0]D;
  output freq_counter_rst_reg;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input \cpll_cal_state_reg[19]_0 ;
  input \cpll_cal_state_reg[0] ;
  input \cpll_cal_state_reg[17] ;
  input [12:0]Q;
  input \cpll_cal_state_reg[0]_0 ;
  input \cpll_cal_state_reg[29] ;
  input \cpll_cal_state_reg[22] ;
  input \cpll_cal_state_reg[23] ;
  input \wait_ctr_reg[19] ;
  input \wait_ctr_reg[6] ;
  input \cpll_cal_state_reg[28] ;
  input cal_fail_store_reg;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [12:0]Q;
  wire cal_fail_store_reg;
  wire \cpll_cal_state[29]_i_2__0_n_0 ;
  wire \cpll_cal_state[30]_i_2__0_n_0 ;
  wire \cpll_cal_state[31]_i_6__0_n_0 ;
  wire \cpll_cal_state_reg[0] ;
  wire \cpll_cal_state_reg[0]_0 ;
  wire \cpll_cal_state_reg[17] ;
  wire \cpll_cal_state_reg[19] ;
  wire \cpll_cal_state_reg[19]_0 ;
  wire \cpll_cal_state_reg[22] ;
  wire \cpll_cal_state_reg[23] ;
  wire \cpll_cal_state_reg[28] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_i_4__0_n_0;
  wire freq_counter_rst_reg;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \wait_ctr_reg[19] ;
  wire \wait_ctr_reg[6] ;

  LUT6 #(
    .INIT(64'h4000404040004000)) 
    \cpll_cal_state[19]_i_1__0 
       (.I0(\cpll_cal_state_reg[19]_0 ),
        .I1(\cpll_cal_state_reg[0] ),
        .I2(\cpll_cal_state_reg[17] ),
        .I3(Q[4]),
        .I4(\cpll_cal_state_reg[19] ),
        .I5(Q[5]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cpll_cal_state[29]_i_1__0 
       (.I0(Q[6]),
        .I1(\cpll_cal_state_reg[0]_0 ),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(\cpll_cal_state_reg[22] ),
        .I4(\cpll_cal_state_reg[23] ),
        .I5(\cpll_cal_state[29]_i_2__0_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB8BB)) 
    \cpll_cal_state[29]_i_2__0 
       (.I0(\wait_ctr_reg[6] ),
        .I1(Q[9]),
        .I2(\cpll_cal_state_reg[19] ),
        .I3(Q[10]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\cpll_cal_state[29]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cpll_cal_state[30]_i_1__0 
       (.I0(Q[6]),
        .I1(\cpll_cal_state_reg[0]_0 ),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(\cpll_cal_state_reg[22] ),
        .I4(\cpll_cal_state_reg[23] ),
        .I5(\cpll_cal_state[30]_i_2__0_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hABFBFBFB)) 
    \cpll_cal_state[30]_i_2__0 
       (.I0(\cpll_cal_state_reg[28] ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(cal_fail_store_reg),
        .I4(\cpll_cal_state_reg[19] ),
        .O(\cpll_cal_state[30]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cpll_cal_state[31]_i_1__0 
       (.I0(Q[6]),
        .I1(\cpll_cal_state_reg[0]_0 ),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(\cpll_cal_state_reg[22] ),
        .I4(\cpll_cal_state_reg[23] ),
        .I5(\cpll_cal_state[31]_i_6__0_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFBFFFBAAFBFFFB)) 
    \cpll_cal_state[31]_i_6__0 
       (.I0(\cpll_cal_state_reg[28] ),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\cpll_cal_state_reg[19] ),
        .I5(cal_fail_store_reg),
        .O(\cpll_cal_state[31]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF444F)) 
    freq_counter_rst_i_2__0
       (.I0(\wait_ctr_reg[19] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(freq_counter_rst_i_4__0_n_0),
        .I4(Q[0]),
        .O(freq_counter_rst_reg));
  LUT4 #(
    .INIT(16'hEFFF)) 
    freq_counter_rst_i_4__0
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\cpll_cal_state_reg[19] ),
        .O(freq_counter_rst_i_4__0_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\cpll_cal_state_reg[19] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_60
   (\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ,
    in0,
    drpclk_in,
    txprogdivreset_int,
    mask_user_in_reg);
  output \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  input in0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input mask_user_in_reg;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire mask_user_in_reg;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1__0 
       (.I0(txprogdivreset_int),
        .I1(mask_user_in_reg),
        .I2(user_txprogdivreset_sync),
        .O(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_63
   (\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    SR,
    Q,
    \gen_cal_rx_en.mask_user_in_reg );
  output \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  output \gen_cal_rx_en.cal_fail_store_reg ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [0:0]SR;
  input [6:0]Q;
  input \gen_cal_rx_en.mask_user_in_reg ;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [13:13]cal_on_rx_debug_out;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.mask_user_in_reg ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00010000)) 
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_i_1__0 
       (.I0(SR),
        .I1(Q[0]),
        .I2(\gen_cal_rx_en.mask_user_in_reg ),
        .I3(Q[6]),
        .I4(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gen_cal_rx_en.cal_fail_store_i_3__0 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\gen_cal_rx_en.cal_fail_store_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(cal_on_rx_debug_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_64
   (D,
    GTHE4_CHANNEL_RXPMARESETDONE,
    drpclk_in,
    \gen_cal_rx_en.wait_ctr_reg[10] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \gen_cal_rx_en.cpll_cal_state_reg[12] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[2] );
  output [3:0]D;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.wait_ctr_reg[10] ;
  input [5:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  input \gen_cal_rx_en.wait_ctr_reg[2] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [5:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cpll_cal_state[17]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg[2] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT6 #(
    .INIT(64'h4444004000000040)) 
    \gen_cal_rx_en.cpll_cal_state[14]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[0]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I2(Q[1]),
        .I3(i_in_out_reg_n_0),
        .I4(Q[0]),
        .I5(\gen_cal_rx_en.wait_ctr_reg[2] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0400040004000000)) 
    \gen_cal_rx_en.cpll_cal_state[15]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[0]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I2(Q[0]),
        .I3(i_in_out_reg_n_0),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000004040400)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I2(i_in_out_reg_n_0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000F0000000800)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[10] ),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[17]_i_3__0_n_0 ),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEEFFF)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_3__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .I1(Q[2]),
        .I2(i_in_out_reg_n_0),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[17]_i_3__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_65
   (D,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[19] ,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    drpclk_in,
    \gen_cal_rx_en.wait_ctr_reg[10] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[15] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[21] ,
    \gen_cal_rx_en.cpll_cal_state_reg[24] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[12] ,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    \gen_cal_rx_en.cpll_cal_state_reg[15]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[2] );
  output [3:0]D;
  output \gen_cal_rx_en.freq_counter_rst_reg ;
  output \gen_cal_rx_en.cpll_cal_state_reg[19] ;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.wait_ctr_reg[10] ;
  input [10:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[15] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  input \gen_cal_rx_en.cal_fail_store_reg ;
  input \gen_cal_rx_en.cpll_cal_state_reg[21] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[24] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[27]_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[15]_0 ;
  input \gen_cal_rx_en.wait_ctr_reg[2] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [10:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[15] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[15]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[19] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[21] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[24] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27]_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.wait_ctr_reg[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg[2] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT6 #(
    .INIT(64'h0000000004070404)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[10] ),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[15] ),
        .I3(i_in_out_reg_n_0),
        .I4(Q[3]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_2__0 
       (.I0(i_in_out_reg_n_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[15]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[19] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_1__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_2__0_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF55F3)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_2__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[2] ),
        .I1(Q[10]),
        .I2(i_in_out_reg_n_0),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_1__0 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I2(Q[0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[21] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_5__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[24] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[27]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I2(Q[0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[21] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_5__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[24] ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_5__0 
       (.I0(Q[10]),
        .I1(i_in_out_reg_n_0),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \gen_cal_rx_en.freq_counter_rst_i_3__0 
       (.I0(Q[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[15] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(i_in_out_reg_n_0),
        .O(\gen_cal_rx_en.freq_counter_rst_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_67
   (drprst_in_sync,
    E,
    \addr_i_reg[2] ,
    D,
    drprst_in,
    drpclk_in,
    \drp_state_reg[6] ,
    drpen_in,
    \DRPADDR_reg[4] ,
    drpaddr_in,
    \gen_cal_rx_en.cpll_cal_state_reg[27] );
  output drprst_in_sync;
  output [0:0]E;
  output [0:0]\addr_i_reg[2] ;
  output [1:0]D;
  input [0:0]drprst_in;
  input [0:0]drpclk_in;
  input \drp_state_reg[6] ;
  input [0:0]drpen_in;
  input \DRPADDR_reg[4] ;
  input [1:0]drpaddr_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;

  wire [1:0]D;
  wire \DRPADDR_reg[4] ;
  wire [0:0]E;
  wire [0:0]\addr_i_reg[2] ;
  wire \drp_state_reg[6] ;
  wire [1:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpen_in;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \addr_i[1]_i_1 
       (.I0(drprst_in_sync),
        .I1(\DRPADDR_reg[4] ),
        .I2(drpaddr_in[0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[2]_i_1 
       (.I0(drprst_in_sync),
        .I1(drpen_in),
        .O(\addr_i_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h20)) 
    \addr_i[2]_i_2 
       (.I0(drpaddr_in[1]),
        .I1(drprst_in_sync),
        .I2(\DRPADDR_reg[4] ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drprst_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(drprst_in_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \timeout_cntr[7]_i_1 
       (.I0(drprst_in_sync),
        .I1(\drp_state_reg[6] ),
        .O(E));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_7
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_74
   (cal_fail_store_reg,
    USER_CPLLLOCK_OUT_reg,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    \cpll_cal_state_reg[25] ,
    Q,
    SR,
    mask_user_in_reg);
  output cal_fail_store_reg;
  output USER_CPLLLOCK_OUT_reg;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input \cpll_cal_state_reg[25] ;
  input [5:0]Q;
  input [0:0]SR;
  input mask_user_in_reg;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [5:0]Q;
  wire [0:0]SR;
  wire USER_CPLLLOCK_OUT_reg;
  wire cal_fail_store_reg;
  wire [13:13]cal_on_tx_debug_out;
  wire \cpll_cal_state_reg[25] ;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;

  LUT5 #(
    .INIT(32'h00000004)) 
    USER_CPLLLOCK_OUT_i_1
       (.I0(Q[0]),
        .I1(cal_on_tx_debug_out),
        .I2(SR),
        .I3(Q[5]),
        .I4(mask_user_in_reg),
        .O(USER_CPLLLOCK_OUT_reg));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    cal_fail_store_i_4
       (.I0(\cpll_cal_state_reg[25] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(cal_on_tx_debug_out),
        .I5(Q[4]),
        .O(cal_fail_store_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(cal_on_tx_debug_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_75
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    mask_user_in_reg);
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input mask_user_in_reg;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [0:0]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1 
       (.I0(txoutclksel_int),
        .I1(mask_user_in_reg),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_76
   (D,
    txoutclksel_in,
    drpclk_in,
    mask_user_in_reg);
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input mask_user_in_reg;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;
  wire [0:0]txoutclksel_in;
  wire [1:1]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1 
       (.I0(user_txoutclksel_sync),
        .I1(mask_user_in_reg),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_77
   (D,
    txoutclksel_in,
    drpclk_in,
    txoutclksel_int,
    mask_user_in_reg);
  output [0:0]D;
  input [0:0]txoutclksel_in;
  input [0:0]drpclk_in;
  input [0:0]txoutclksel_int;
  input mask_user_in_reg;

  wire [0:0]D;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire mask_user_in_reg;
  wire [0:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire [2:2]user_txoutclksel_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(txoutclksel_in),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txoutclksel_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1 
       (.I0(txoutclksel_int),
        .I1(mask_user_in_reg),
        .I2(user_txoutclksel_sync),
        .O(D));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_78
   (\cpll_cal_state_reg[19] ,
    D,
    freq_counter_rst_reg,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    drpclk_in,
    \cpll_cal_state_reg[19]_0 ,
    \cpll_cal_state_reg[0] ,
    \cpll_cal_state_reg[17] ,
    Q,
    \cpll_cal_state_reg[0]_0 ,
    \cpll_cal_state_reg[29] ,
    \cpll_cal_state_reg[22] ,
    \cpll_cal_state_reg[23] ,
    \wait_ctr_reg[19] ,
    \wait_ctr_reg[6] ,
    \cpll_cal_state_reg[28] ,
    cal_fail_store_reg);
  output \cpll_cal_state_reg[19] ;
  output [3:0]D;
  output freq_counter_rst_reg;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input \cpll_cal_state_reg[19]_0 ;
  input \cpll_cal_state_reg[0] ;
  input \cpll_cal_state_reg[17] ;
  input [12:0]Q;
  input \cpll_cal_state_reg[0]_0 ;
  input \cpll_cal_state_reg[29] ;
  input \cpll_cal_state_reg[22] ;
  input \cpll_cal_state_reg[23] ;
  input \wait_ctr_reg[19] ;
  input \wait_ctr_reg[6] ;
  input \cpll_cal_state_reg[28] ;
  input cal_fail_store_reg;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [12:0]Q;
  wire cal_fail_store_reg;
  wire \cpll_cal_state[29]_i_2_n_0 ;
  wire \cpll_cal_state[30]_i_2_n_0 ;
  wire \cpll_cal_state[31]_i_6_n_0 ;
  wire \cpll_cal_state_reg[0] ;
  wire \cpll_cal_state_reg[0]_0 ;
  wire \cpll_cal_state_reg[17] ;
  wire \cpll_cal_state_reg[19] ;
  wire \cpll_cal_state_reg[19]_0 ;
  wire \cpll_cal_state_reg[22] ;
  wire \cpll_cal_state_reg[23] ;
  wire \cpll_cal_state_reg[28] ;
  wire \cpll_cal_state_reg[29] ;
  wire [0:0]drpclk_in;
  wire freq_counter_rst_i_4_n_0;
  wire freq_counter_rst_reg;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire \wait_ctr_reg[19] ;
  wire \wait_ctr_reg[6] ;

  LUT6 #(
    .INIT(64'h4000404040004000)) 
    \cpll_cal_state[19]_i_1 
       (.I0(\cpll_cal_state_reg[19]_0 ),
        .I1(\cpll_cal_state_reg[0] ),
        .I2(\cpll_cal_state_reg[17] ),
        .I3(Q[4]),
        .I4(\cpll_cal_state_reg[19] ),
        .I5(Q[5]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cpll_cal_state[29]_i_1 
       (.I0(Q[6]),
        .I1(\cpll_cal_state_reg[0]_0 ),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(\cpll_cal_state_reg[22] ),
        .I4(\cpll_cal_state_reg[23] ),
        .I5(\cpll_cal_state[29]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFB8BB)) 
    \cpll_cal_state[29]_i_2 
       (.I0(\wait_ctr_reg[6] ),
        .I1(Q[9]),
        .I2(\cpll_cal_state_reg[19] ),
        .I3(Q[10]),
        .I4(Q[8]),
        .I5(Q[7]),
        .O(\cpll_cal_state[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cpll_cal_state[30]_i_1 
       (.I0(Q[6]),
        .I1(\cpll_cal_state_reg[0]_0 ),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(\cpll_cal_state_reg[22] ),
        .I4(\cpll_cal_state_reg[23] ),
        .I5(\cpll_cal_state[30]_i_2_n_0 ),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hABFBFBFB)) 
    \cpll_cal_state[30]_i_2 
       (.I0(\cpll_cal_state_reg[28] ),
        .I1(Q[11]),
        .I2(Q[10]),
        .I3(cal_fail_store_reg),
        .I4(\cpll_cal_state_reg[19] ),
        .O(\cpll_cal_state[30]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    \cpll_cal_state[31]_i_1 
       (.I0(Q[6]),
        .I1(\cpll_cal_state_reg[0]_0 ),
        .I2(\cpll_cal_state_reg[29] ),
        .I3(\cpll_cal_state_reg[22] ),
        .I4(\cpll_cal_state_reg[23] ),
        .I5(\cpll_cal_state[31]_i_6_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFBFFFBAAFBFFFB)) 
    \cpll_cal_state[31]_i_6 
       (.I0(\cpll_cal_state_reg[28] ),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(Q[10]),
        .I4(\cpll_cal_state_reg[19] ),
        .I5(cal_fail_store_reg),
        .O(\cpll_cal_state[31]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF444F)) 
    freq_counter_rst_i_2
       (.I0(\wait_ctr_reg[19] ),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(freq_counter_rst_i_4_n_0),
        .I4(Q[0]),
        .O(freq_counter_rst_reg));
  LUT4 #(
    .INIT(16'hEFFF)) 
    freq_counter_rst_i_4
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(\cpll_cal_state_reg[19] ),
        .O(freq_counter_rst_i_4_n_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\cpll_cal_state_reg[19] ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_79
   (\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ,
    in0,
    drpclk_in,
    txprogdivreset_int,
    mask_user_in_reg);
  output \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  input in0;
  input [0:0]drpclk_in;
  input txprogdivreset_int;
  input mask_user_in_reg;

  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire in0;
  wire mask_user_in_reg;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ;
  wire txprogdivreset_int;
  wire user_txprogdivreset_sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(in0),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(user_txprogdivreset_sync),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hB8)) 
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1 
       (.I0(txprogdivreset_int),
        .I1(mask_user_in_reg),
        .I2(user_txprogdivreset_sync),
        .O(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg ));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_8
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    rxresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [0:0]rxresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]rxresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rxresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_82
   (\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    GTHE4_CHANNEL_CPLLLOCK,
    drpclk_in,
    SR,
    Q,
    \gen_cal_rx_en.mask_user_in_reg );
  output \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  output \gen_cal_rx_en.cal_fail_store_reg ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]drpclk_in;
  input [0:0]SR;
  input [6:0]Q;
  input \gen_cal_rx_en.mask_user_in_reg ;

  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [6:0]Q;
  wire [0:0]SR;
  wire [13:13]cal_on_rx_debug_out;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.mask_user_in_reg ;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT5 #(
    .INIT(32'h00010000)) 
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_i_1 
       (.I0(SR),
        .I1(Q[0]),
        .I2(\gen_cal_rx_en.mask_user_in_reg ),
        .I3(Q[6]),
        .I4(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg ));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \gen_cal_rx_en.cal_fail_store_i_3 
       (.I0(cal_on_rx_debug_out),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(\gen_cal_rx_en.cal_fail_store_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_CPLLLOCK),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(cal_on_rx_debug_out),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_83
   (D,
    GTHE4_CHANNEL_RXPMARESETDONE,
    drpclk_in,
    \gen_cal_rx_en.wait_ctr_reg[10] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \gen_cal_rx_en.cpll_cal_state_reg[12] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[2] );
  output [3:0]D;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.wait_ctr_reg[10] ;
  input [5:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  input \gen_cal_rx_en.wait_ctr_reg[2] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [5:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cpll_cal_state[17]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg[2] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT6 #(
    .INIT(64'h4444004000000040)) 
    \gen_cal_rx_en.cpll_cal_state[14]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[0]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I2(Q[1]),
        .I3(i_in_out_reg_n_0),
        .I4(Q[0]),
        .I5(\gen_cal_rx_en.wait_ctr_reg[2] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0400040004000000)) 
    \gen_cal_rx_en.cpll_cal_state[15]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[0]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I2(Q[0]),
        .I3(i_in_out_reg_n_0),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h0000000004040400)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I2(i_in_out_reg_n_0),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h00000F0000000800)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[10] ),
        .I1(Q[4]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[17]_i_3_n_0 ),
        .I5(Q[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hEFEEEFEEEFEEEFFF)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_3 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .I1(Q[2]),
        .I2(i_in_out_reg_n_0),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[17]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_84
   (D,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[19] ,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    drpclk_in,
    \gen_cal_rx_en.wait_ctr_reg[10] ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[15] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[21] ,
    \gen_cal_rx_en.cpll_cal_state_reg[24] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[12] ,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    \gen_cal_rx_en.cpll_cal_state_reg[15]_0 ,
    \gen_cal_rx_en.wait_ctr_reg[2] );
  output [3:0]D;
  output \gen_cal_rx_en.freq_counter_rst_reg ;
  output \gen_cal_rx_en.cpll_cal_state_reg[19] ;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]drpclk_in;
  input \gen_cal_rx_en.wait_ctr_reg[10] ;
  input [10:0]Q;
  input \gen_cal_rx_en.cpll_cal_state_reg[15] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  input \gen_cal_rx_en.cal_fail_store_reg ;
  input \gen_cal_rx_en.cpll_cal_state_reg[21] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[24] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[27]_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[15]_0 ;
  input \gen_cal_rx_en.wait_ctr_reg[2] ;

  wire [3:0]D;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [10:0]Q;
  wire [0:0]drpclk_in;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cpll_cal_state[25]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[15] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[15]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[19] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[21] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[24] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27]_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.wait_ctr_reg[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg[2] ;
  (* async_reg = "true" *) wire i_in_meta;
  wire i_in_out_reg_n_0;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;

  LUT6 #(
    .INIT(64'h0000000004070404)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[10] ),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[15] ),
        .I3(i_in_out_reg_n_0),
        .I4(Q[3]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_2 
       (.I0(i_in_out_reg_n_0),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[15]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[19] ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(Q[0]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I5(\gen_cal_rx_en.cpll_cal_state[25]_i_2_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF55F3)) 
    \gen_cal_rx_en.cpll_cal_state[25]_i_2 
       (.I0(\gen_cal_rx_en.wait_ctr_reg[2] ),
        .I1(Q[10]),
        .I2(i_in_out_reg_n_0),
        .I3(Q[9]),
        .I4(Q[7]),
        .I5(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_1 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I2(Q[0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[21] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_5_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[24] ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[27]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I2(Q[0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[21] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_5_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[24] ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_5 
       (.I0(Q[10]),
        .I1(i_in_out_reg_n_0),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hABAAAAAA)) 
    \gen_cal_rx_en.freq_counter_rst_i_3 
       (.I0(Q[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[15] ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(i_in_out_reg_n_0),
        .O(\gen_cal_rx_en.freq_counter_rst_reg ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(i_in_out_reg_n_0),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_bit_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_9
   (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ,
    txresetdone_out,
    gtwiz_reset_clk_freerun_in);
  output [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  input [0:0]txresetdone_out;
  input [0:0]gtwiz_reset_clk_freerun_in;

  wire [0:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire i_in_meta;
  (* async_reg = "true" *) wire i_in_sync1;
  (* async_reg = "true" *) wire i_in_sync2;
  (* async_reg = "true" *) wire i_in_sync3;
  wire [0:0]txresetdone_out;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(txresetdone_out),
        .Q(i_in_meta),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    i_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync3),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_meta),
        .Q(i_in_sync1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync1),
        .Q(i_in_sync2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    i_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(i_in_sync2),
        .Q(i_in_sync3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gte4_drp_arb" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gte4_drp_arb
   (GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    \arb_state_reg[2]_0 ,
    Q,
    \timeout_cntr_reg[0]_0 ,
    done_reg_0,
    done_reg_1,
    done_reg_2,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[0]_0 ,
    status_store_reg,
    cal_on_tx_drdy,
    cal_on_rx_drdy,
    drprdy_out,
    i_in_meta_reg,
    i_in_meta_reg_0,
    drprst_in_sync,
    drpclk_in,
    \drp_state_reg[1]_0 ,
    drpwe_in,
    drpen_in,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.den_reg ,
    cal_on_tx_drpwe_out,
    den_reg,
    GTHE4_CHANNEL_DRPRDY,
    drpaddr_in,
    E,
    D,
    i_in_out_reg,
    \DRPADDR_reg[2] ,
    \daddr_reg[7]_0 ,
    \gen_cal_rx_en.daddr_reg[8] ,
    \DRPADDR_reg[8] ,
    \DRPADDR_reg[7] ,
    \DRPADDR_reg[6] ,
    \DRPADDR_reg[5] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[3] ,
    \DRPADDR_reg[0] ,
    \di_reg[15]_0 ,
    \gen_cal_rx_en.di_reg[15] ,
    drpdi_in,
    \DRPDI_reg[15] );
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output \arb_state_reg[2]_0 ;
  output [1:0]Q;
  output \timeout_cntr_reg[0]_0 ;
  output done_reg_0;
  output done_reg_1;
  output done_reg_2;
  output \addr_i_reg[4]_0 ;
  output \addr_i_reg[0]_0 ;
  output [47:0]status_store_reg;
  output cal_on_tx_drdy;
  output cal_on_rx_drdy;
  output [0:0]drprdy_out;
  output [9:0]i_in_meta_reg;
  output [15:0]i_in_meta_reg_0;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input \drp_state_reg[1]_0 ;
  input [0:0]drpwe_in;
  input [0:0]drpen_in;
  input cal_on_rx_drpwe_out;
  input \gen_cal_rx_en.den_reg ;
  input cal_on_tx_drpwe_out;
  input den_reg;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [9:0]drpaddr_in;
  input [0:0]E;
  input [15:0]D;
  input [0:0]i_in_out_reg;
  input [1:0]\DRPADDR_reg[2] ;
  input [6:0]\daddr_reg[7]_0 ;
  input [2:0]\gen_cal_rx_en.daddr_reg[8] ;
  input \DRPADDR_reg[8] ;
  input \DRPADDR_reg[7] ;
  input \DRPADDR_reg[6] ;
  input \DRPADDR_reg[5] ;
  input \DRPADDR_reg[4] ;
  input \DRPADDR_reg[3] ;
  input \DRPADDR_reg[0] ;
  input [15:0]\di_reg[15]_0 ;
  input [15:0]\gen_cal_rx_en.di_reg[15] ;
  input [14:0]drpdi_in;
  input \DRPDI_reg[15] ;

  wire [15:0]D;
  wire \DADDR_O[9]_i_1__1_n_0 ;
  wire DEN_O_i_1__1_n_0;
  wire DEN_O_i_2__1_n_0;
  wire \DI_O[15]_i_1__1_n_0 ;
  wire [47:32]DO_USR_O0;
  wire \DRDY_USR_O[0]_i_1__1_n_0 ;
  wire \DRDY_USR_O[1]_i_1__1_n_0 ;
  wire \DRDY_USR_O[2]_i_1__1_n_0 ;
  wire \DRDY_USR_O[2]_i_2__1_n_0 ;
  wire \DRPADDR_reg[0] ;
  wire [1:0]\DRPADDR_reg[2] ;
  wire \DRPADDR_reg[3] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[5] ;
  wire \DRPADDR_reg[6] ;
  wire \DRPADDR_reg[7] ;
  wire \DRPADDR_reg[8] ;
  wire \DRPDI_reg[15] ;
  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [1:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg[4]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2__1_n_0 ;
  wire \arb_state_reg[2]_0 ;
  wire \arb_state_reg_n_0_[0] ;
  wire \arb_state_reg_n_0_[1] ;
  wire \arb_state_reg_n_0_[2] ;
  wire \arb_state_reg_n_0_[3] ;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpwe_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpwe_out;
  wire daddr;
  wire [9:0]daddr0;
  wire [6:0]\daddr_reg[7]_0 ;
  wire \daddr_reg_n_0_[0] ;
  wire \daddr_reg_n_0_[1] ;
  wire \daddr_reg_n_0_[2] ;
  wire \daddr_reg_n_0_[3] ;
  wire \daddr_reg_n_0_[4] ;
  wire \daddr_reg_n_0_[5] ;
  wire \daddr_reg_n_0_[6] ;
  wire \daddr_reg_n_0_[7] ;
  wire \daddr_reg_n_0_[8] ;
  wire \daddr_reg_n_0_[9] ;
  wire [47:0]data_i;
  wire den_reg;
  wire [15:0]di;
  wire [15:0]di0;
  wire [5:4]di1;
  wire [15:0]\di_reg[15]_0 ;
  wire do_r;
  wire done_i_5__1_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_2;
  wire [5:0]drp_state;
  wire \drp_state[0]_i_2__3_n_0 ;
  wire \drp_state[2]_i_2__1_n_0 ;
  wire \drp_state[4]_i_2__1_n_0 ;
  wire \drp_state[5]_i_2__4_n_0 ;
  wire \drp_state[6]_i_2__4_n_0 ;
  wire \drp_state[6]_i_3__1_n_0 ;
  wire \drp_state_reg[1]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2__1_n_0 ;
  wire \en[1]_i_2__1_n_0 ;
  wire \en[2]_i_2__1_n_0 ;
  wire [2:0]\gen_cal_rx_en.daddr_reg[8] ;
  wire \gen_cal_rx_en.den_reg ;
  wire [15:0]\gen_cal_rx_en.di_reg[15] ;
  wire [9:0]i_in_meta_reg;
  wire [15:0]i_in_meta_reg_0;
  wire [0:0]i_in_out_reg;
  wire \idx[0]__0_i_1__1_n_0 ;
  wire \idx[1]__0_i_1__1_n_0 ;
  wire \idx[1]__0_i_2__1_n_0 ;
  wire [47:15]p_0_in;
  wire rd_i_1__1_n_0;
  wire rd_reg_n_0;
  wire [47:0]status_store_reg;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[5]_i_2__1_n_0 ;
  wire \timeout_cntr[7]_i_4__1_n_0 ;
  wire \timeout_cntr_reg[0]_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1__1_n_0 ;
  wire \we[1]_i_1__1_n_0 ;
  wire \we[2]_i_1__1_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[1] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_i_2__4_n_0;
  wire wr_i_3__1_n_0;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000000000104)) 
    \DADDR_O[9]_i_1__1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(Q[0]),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(Q[1]),
        .I5(\drp_state_reg_n_0_[5] ),
        .O(\DADDR_O[9]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[0] ),
        .Q(i_in_meta_reg[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[1] ),
        .Q(i_in_meta_reg[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[2] ),
        .Q(i_in_meta_reg[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[3] ),
        .Q(i_in_meta_reg[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[4] ),
        .Q(i_in_meta_reg[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[5] ),
        .Q(i_in_meta_reg[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[6] ),
        .Q(i_in_meta_reg[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[7] ),
        .Q(i_in_meta_reg[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[8] ),
        .Q(i_in_meta_reg[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__1_n_0 ),
        .D(\daddr_reg_n_0_[9] ),
        .Q(i_in_meta_reg[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1__1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(Q[0]),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2__1
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__1_n_0),
        .D(DEN_O_i_2__1_n_0),
        .Q(GTHE4_CHANNEL_DRPEN),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1__1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[0]),
        .Q(i_in_meta_reg_0[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[10]),
        .Q(i_in_meta_reg_0[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[11]),
        .Q(i_in_meta_reg_0[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[12]),
        .Q(i_in_meta_reg_0[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[13]),
        .Q(i_in_meta_reg_0[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[14]),
        .Q(i_in_meta_reg_0[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[15]),
        .Q(i_in_meta_reg_0[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[1]),
        .Q(i_in_meta_reg_0[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[2]),
        .Q(i_in_meta_reg_0[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[3]),
        .Q(i_in_meta_reg_0[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[4]),
        .Q(i_in_meta_reg_0[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[5]),
        .Q(i_in_meta_reg_0[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[6]),
        .Q(i_in_meta_reg_0[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[7]),
        .Q(i_in_meta_reg_0[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[8]),
        .Q(i_in_meta_reg_0[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__1_n_0 ),
        .D(di[9]),
        .Q(i_in_meta_reg_0[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DO_USR_O[15]_i_1__1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[5]),
        .I5(di1[4]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[31]_i_1__1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \DO_USR_O[47]_i_1__1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[47]));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[32]),
        .Q(status_store_reg[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[42]),
        .Q(status_store_reg[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[43]),
        .Q(status_store_reg[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[44]),
        .Q(status_store_reg[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[45]),
        .Q(status_store_reg[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[46]),
        .Q(status_store_reg[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[47]),
        .Q(status_store_reg[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[16] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[32]),
        .Q(status_store_reg[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[17] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[33]),
        .Q(status_store_reg[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[18] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[34]),
        .Q(status_store_reg[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[19] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[35]),
        .Q(status_store_reg[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[33]),
        .Q(status_store_reg[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[20] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[36]),
        .Q(status_store_reg[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[21] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[37]),
        .Q(status_store_reg[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[22] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[38]),
        .Q(status_store_reg[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[23] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[39]),
        .Q(status_store_reg[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[24] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[40]),
        .Q(status_store_reg[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[25] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[41]),
        .Q(status_store_reg[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[26] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[42]),
        .Q(status_store_reg[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[27] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[43]),
        .Q(status_store_reg[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[28] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[44]),
        .Q(status_store_reg[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[29] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[45]),
        .Q(status_store_reg[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[34]),
        .Q(status_store_reg[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[30] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[46]),
        .Q(status_store_reg[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[31] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[47]),
        .Q(status_store_reg[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[32]),
        .Q(status_store_reg[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[33]),
        .Q(status_store_reg[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[34]),
        .Q(status_store_reg[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[35]),
        .Q(status_store_reg[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[36]),
        .Q(status_store_reg[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[37]),
        .Q(status_store_reg[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[38]),
        .Q(status_store_reg[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[39]),
        .Q(status_store_reg[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[35]),
        .Q(status_store_reg[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[40]),
        .Q(status_store_reg[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[41]),
        .Q(status_store_reg[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[42]),
        .Q(status_store_reg[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[43]),
        .Q(status_store_reg[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[44]),
        .Q(status_store_reg[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[45]),
        .Q(status_store_reg[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[46]),
        .Q(status_store_reg[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[47]),
        .Q(status_store_reg[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[36]),
        .Q(status_store_reg[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[37]),
        .Q(status_store_reg[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[38]),
        .Q(status_store_reg[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[39]),
        .Q(status_store_reg[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[40]),
        .Q(status_store_reg[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[41]),
        .Q(status_store_reg[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFBFFFF00020000)) 
    \DRDY_USR_O[0]_i_1__1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\idx[0]__0_i_1__1_n_0 ),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00020000)) 
    \DRDY_USR_O[1]_i_1__1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\idx[1]__0_i_2__1_n_0 ),
        .I5(cal_on_rx_drdy),
        .O(\DRDY_USR_O[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1__1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[2]_i_2__1_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2__1 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\DRDY_USR_O[2]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1__1_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[1]_i_1__1_n_0 ),
        .Q(cal_on_rx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1__1_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__1_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(GTHE4_CHANNEL_DRPWE),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \addr_i[1]_i_3__1 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[5]),
        .I4(drpaddr_in[0]),
        .I5(drpaddr_in[1]),
        .O(\addr_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \addr_i[2]_i_5__1 
       (.I0(drpaddr_in[7]),
        .I1(drpaddr_in[6]),
        .I2(drpaddr_in[9]),
        .I3(drpaddr_in[8]),
        .I4(drpaddr_in[2]),
        .I5(drpaddr_in[3]),
        .O(\addr_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[0] ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.daddr_reg[8] [0]),
        .Q(addr_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.daddr_reg[8] [1]),
        .Q(addr_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.daddr_reg[8] [2]),
        .Q(addr_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(i_in_out_reg),
        .D(\DRPADDR_reg[2] [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(i_in_out_reg),
        .D(\DRPADDR_reg[2] [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[3] ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[4] ),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[5] ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[6] ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[7] ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[8] ),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[9]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEED)) 
    \arb_state[0]_i_1__1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .O(arb_state[0]));
  LUT6 #(
    .INIT(64'h0005000000020002)) 
    \arb_state[1]_i_1__1 
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg[2]_0 ),
        .I2(\arb_state_reg_n_0_[2] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state[3]_i_2__1_n_0 ),
        .I5(\arb_state_reg_n_0_[0] ),
        .O(arb_state[1]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \arb_state[2]_i_1__1 
       (.I0(\arb_state_reg[2]_0 ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[2] ),
        .O(arb_state[2]));
  LUT5 #(
    .INIT(32'h00040104)) 
    \arb_state[3]_i_1__1 
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\arb_state[3]_i_2__1_n_0 ),
        .O(arb_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arb_state[3]_i_2__1 
       (.I0(en[2]),
        .I1(di1[5]),
        .I2(en[1]),
        .I3(di1[4]),
        .I4(en[0]),
        .O(\arb_state[3]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[0]),
        .Q(\arb_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[1]),
        .Q(\arb_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[2]),
        .Q(\arb_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[3]),
        .Q(\arb_state_reg_n_0_[3] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[0]_i_1__1 
       (.I0(addr_i[26]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[0]),
        .O(daddr0[0]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \daddr[1]_i_1__3 
       (.I0(addr_i[21]),
        .I1(addr_i[1]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[17]),
        .O(daddr0[1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \daddr[2]_i_1__1 
       (.I0(addr_i[12]),
        .I1(addr_i[22]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[2]),
        .O(daddr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[3]_i_1__3 
       (.I0(addr_i[23]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[3]),
        .O(daddr0[3]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \daddr[4]_i_1__3 
       (.I0(addr_i[4]),
        .I1(addr_i[24]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[18]),
        .O(daddr0[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[5]_i_1__1 
       (.I0(addr_i[25]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[5]),
        .O(daddr0[5]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \daddr[6]_i_1__1 
       (.I0(addr_i[26]),
        .I1(addr_i[6]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[17]),
        .O(daddr0[6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \daddr[7]_i_1__4 
       (.I0(addr_i[27]),
        .I1(addr_i[7]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[17]),
        .O(daddr0[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \daddr[8]_i_1__1 
       (.I0(addr_i[18]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[8]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \daddr[9]_i_1__1 
       (.I0(\arb_state[3]_i_2__1_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[0] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[2] ),
        .O(daddr));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \daddr[9]_i_2__1 
       (.I0(addr_i[9]),
        .I1(di1[4]),
        .I2(di1[5]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[0]),
        .Q(\daddr_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[1]),
        .Q(\daddr_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[2]),
        .Q(\daddr_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[3]),
        .Q(\daddr_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[4]),
        .Q(\daddr_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[5]),
        .Q(\daddr_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[6]),
        .Q(\daddr_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[7]),
        .Q(\daddr_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[8]),
        .Q(\daddr_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[9]),
        .Q(\daddr_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPDI_reg[15] ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [0]),
        .Q(data_i[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [1]),
        .Q(data_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [2]),
        .Q(data_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [3]),
        .Q(data_i[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [4]),
        .Q(data_i[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [5]),
        .Q(data_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [6]),
        .Q(data_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [7]),
        .Q(data_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [8]),
        .Q(data_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[25] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [9]),
        .Q(data_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[26] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [10]),
        .Q(data_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[27] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [11]),
        .Q(data_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[28] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [12]),
        .Q(data_i[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[29] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [13]),
        .Q(data_i[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[30] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [14]),
        .Q(data_i[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[31] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [15]),
        .Q(data_i[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \di[0]_i_1__1 
       (.I0(data_i[16]),
        .I1(data_i[32]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[0]),
        .O(di0[0]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[10]_i_1__1 
       (.I0(data_i[42]),
        .I1(data_i[10]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[26]),
        .O(di0[10]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \di[11]_i_1__1 
       (.I0(data_i[27]),
        .I1(data_i[11]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[43]),
        .O(di0[11]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[12]_i_1__1 
       (.I0(data_i[12]),
        .I1(data_i[28]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[44]),
        .O(di0[12]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \di[13]_i_1__1 
       (.I0(data_i[29]),
        .I1(data_i[45]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[13]),
        .O(di0[13]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \di[14]_i_1__1 
       (.I0(data_i[30]),
        .I1(data_i[14]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[46]),
        .O(di0[14]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[15]_i_1__1 
       (.I0(data_i[47]),
        .I1(data_i[15]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[31]),
        .O(di0[15]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[1]_i_1__1 
       (.I0(data_i[1]),
        .I1(data_i[17]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[33]),
        .O(di0[1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \di[2]_i_1__1 
       (.I0(data_i[18]),
        .I1(data_i[34]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[2]),
        .O(di0[2]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \di[3]_i_1__1 
       (.I0(data_i[19]),
        .I1(data_i[3]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[35]),
        .O(di0[3]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[4]_i_1__1 
       (.I0(data_i[4]),
        .I1(data_i[20]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[36]),
        .O(di0[4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[5]_i_1__1 
       (.I0(data_i[37]),
        .I1(data_i[5]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[21]),
        .O(di0[5]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[6]_i_1__1 
       (.I0(data_i[38]),
        .I1(data_i[6]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[22]),
        .O(di0[6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[7]_i_1__1 
       (.I0(data_i[39]),
        .I1(data_i[7]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[23]),
        .O(di0[7]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \di[8]_i_1__1 
       (.I0(data_i[8]),
        .I1(data_i[40]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[24]),
        .O(di0[8]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[9]_i_1__1 
       (.I0(data_i[9]),
        .I1(data_i[25]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[41]),
        .O(di0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[0]),
        .Q(di[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[10]),
        .Q(di[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[11]),
        .Q(di[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[12]),
        .Q(di[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[13]),
        .Q(di[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[14]),
        .Q(di[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[15]),
        .Q(di[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[1]),
        .Q(di[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[2]),
        .Q(di[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[3]),
        .Q(di[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[4]),
        .Q(di[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[5]),
        .Q(di[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[6]),
        .Q(di[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[7]),
        .Q(di[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[8]),
        .Q(di[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[9]),
        .Q(di[9]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hBBABBBBB)) 
    done_i_2__1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(GTHE4_CHANNEL_DRPRDY),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(\timeout_cntr[7]_i_4__1_n_0 ),
        .I4(\timeout_cntr_reg_n_0_[7] ),
        .O(done_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000334)) 
    done_i_3__1
       (.I0(\drp_state[6]_i_2__4_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(Q[1]),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_3__1_n_0 ),
        .O(done_reg_1));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    done_i_4__1
       (.I0(done_i_5__1_n_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .I2(\drp_state[4]_i_2__1_n_0 ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state[6]_i_2__4_n_0 ),
        .O(done_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    done_i_5__1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(Q[1]),
        .O(done_i_5__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state_reg[1]_0 ),
        .Q(\arb_state_reg[2]_0 ),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEA)) 
    \drp_state[0]_i_1__3 
       (.I0(\drp_state[0]_i_2__3_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(Q[1]),
        .O(drp_state[0]));
  LUT6 #(
    .INIT(64'hFFCDFFFFCC33CCCC)) 
    \drp_state[0]_i_2__3 
       (.I0(rd_reg_n_0),
        .I1(Q[0]),
        .I2(wr_reg_n_0),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(DEN_O_i_2__1_n_0),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__4 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\drp_state[2]_i_2__1_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  LUT6 #(
    .INIT(64'h0002000000080008)) 
    \drp_state[2]_i_1__1 
       (.I0(\drp_state[2]_i_2__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state[6]_i_2__4_n_0 ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(drp_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[2]_i_2__1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__4 
       (.I0(\drp_state[4]_i_2__1_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2__1 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\drp_state[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000002C)) 
    \drp_state[5]_i_1__4 
       (.I0(\drp_state[6]_i_2__4_n_0 ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state[5]_i_2__4_n_0 ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2__4 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .O(\drp_state[5]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \drp_state[6]_i_1__3 
       (.I0(\drp_state[6]_i_2__4_n_0 ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(Q[1]),
        .I3(\drp_state[6]_i_3__1_n_0 ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(do_r));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \drp_state[6]_i_2__4 
       (.I0(\timeout_cntr_reg_n_0_[7] ),
        .I1(\timeout_cntr[7]_i_4__1_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(GTHE4_CHANNEL_DRPRDY),
        .O(\drp_state[6]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[6]_i_3__1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(\drp_state[6]_i_3__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(do_r),
        .Q(Q[1]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hABAA)) 
    \en[0]_i_1__1 
       (.I0(drpen_in),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(\arb_state_reg[2]_0 ),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \en[0]_i_2__1 
       (.I0(drpen_in),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\en[0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \en[1]_i_1__1 
       (.I0(\gen_cal_rx_en.den_reg ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(we[1]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \en[1]_i_2__1 
       (.I0(\gen_cal_rx_en.den_reg ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\en[1]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1__1 
       (.I0(den_reg),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2__1 
       (.I0(den_reg),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\en[2]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2__1_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\en[1]_i_2__1_n_0 ),
        .Q(en[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2__1_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]__0_i_1__1 
       (.I0(di1[5]),
        .I1(di1[4]),
        .O(\idx[0]__0_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \idx[1]__0_i_1__1 
       (.I0(\arb_state_reg_n_0_[0] ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(\idx[1]__0_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]__0_i_2__1 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\idx[1]__0_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0]__0 
       (.C(drpclk_in),
        .CE(\idx[1]__0_i_1__1_n_0 ),
        .D(\idx[0]__0_i_1__1_n_0 ),
        .Q(di1[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1]__0 
       (.C(drpclk_in),
        .CE(\idx[1]__0_i_1__1_n_0 ),
        .D(\idx[1]__0_i_2__1_n_0 ),
        .Q(di1[5]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    rd_i_1__1
       (.I0(wr_i_3__1_n_0),
        .I1(\we_reg_n_0_[0] ),
        .I2(di1[4]),
        .I3(\we_reg_n_0_[1] ),
        .I4(di1[5]),
        .I5(\we_reg_n_0_[2] ),
        .O(rd_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(rd_i_1__1_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1__1 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2__1_n_0),
        .O(timeout_cntr[4]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h9990)) 
    \timeout_cntr[5]_i_1__1 
       (.I0(\timeout_cntr[5]_i_2__1_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \timeout_cntr[5]_i_2__1 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .O(\timeout_cntr[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT4 #(
    .INIT(16'h9990)) 
    \timeout_cntr[6]_i_1__1 
       (.I0(\timeout_cntr[7]_i_4__1_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hD2D2D200)) 
    \timeout_cntr[7]_i_2__1 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr[7]_i_4__1_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[7] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3__1 
       (.I0(Q[1]),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\timeout_cntr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \timeout_cntr[7]_i_4__1 
       (.I0(\timeout_cntr_reg_n_0_[4] ),
        .I1(\timeout_cntr_reg_n_0_[2] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[1] ),
        .I4(\timeout_cntr_reg_n_0_[3] ),
        .I5(\timeout_cntr_reg_n_0_[5] ),
        .O(\timeout_cntr[7]_i_4__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \we[0]_i_1__1 
       (.I0(drpwe_in),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\we[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \we[1]_i_1__1 
       (.I0(cal_on_rx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\we[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1__1 
       (.I0(cal_on_tx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\we[2]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1__1_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\we[1]_i_1__1_n_0 ),
        .Q(\we_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1__1_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0006)) 
    wr_i_1__1
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(wr));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    wr_i_2__4
       (.I0(\we_reg_n_0_[0] ),
        .I1(di1[4]),
        .I2(\we_reg_n_0_[1] ),
        .I3(di1[5]),
        .I4(\we_reg_n_0_[2] ),
        .I5(wr_i_3__1_n_0),
        .O(wr_i_2__4_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    wr_i_3__1
       (.I0(en[0]),
        .I1(di1[4]),
        .I2(en[1]),
        .I3(di1[5]),
        .I4(en[2]),
        .I5(\arb_state_reg_n_0_[1] ),
        .O(wr_i_3__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(wr_i_2__4_n_0),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gte4_drp_arb" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gte4_drp_arb_49
   (GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    \arb_state_reg[2]_0 ,
    Q,
    \timeout_cntr_reg[0]_0 ,
    done_reg_0,
    done_reg_1,
    done_reg_2,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[0]_0 ,
    status_store_reg,
    cal_on_tx_drdy,
    cal_on_rx_drdy,
    drprdy_out,
    i_in_meta_reg,
    i_in_meta_reg_0,
    drprst_in_sync,
    drpclk_in,
    \drp_state_reg[1]_0 ,
    drpwe_in,
    drpen_in,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.den_reg ,
    cal_on_tx_drpwe_out,
    den_reg,
    GTHE4_CHANNEL_DRPRDY,
    drpaddr_in,
    E,
    D,
    i_in_out_reg,
    \DRPADDR_reg[2] ,
    \daddr_reg[7]_0 ,
    \gen_cal_rx_en.daddr_reg[8] ,
    \DRPADDR_reg[8] ,
    \DRPADDR_reg[7] ,
    \DRPADDR_reg[6] ,
    \DRPADDR_reg[5] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[3] ,
    \DRPADDR_reg[0] ,
    \di_reg[15]_0 ,
    \gen_cal_rx_en.di_reg[15] ,
    drpdi_in,
    \DRPDI_reg[15] );
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output \arb_state_reg[2]_0 ;
  output [1:0]Q;
  output \timeout_cntr_reg[0]_0 ;
  output done_reg_0;
  output done_reg_1;
  output done_reg_2;
  output \addr_i_reg[4]_0 ;
  output \addr_i_reg[0]_0 ;
  output [47:0]status_store_reg;
  output cal_on_tx_drdy;
  output cal_on_rx_drdy;
  output [0:0]drprdy_out;
  output [9:0]i_in_meta_reg;
  output [15:0]i_in_meta_reg_0;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input \drp_state_reg[1]_0 ;
  input [0:0]drpwe_in;
  input [0:0]drpen_in;
  input cal_on_rx_drpwe_out;
  input \gen_cal_rx_en.den_reg ;
  input cal_on_tx_drpwe_out;
  input den_reg;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [9:0]drpaddr_in;
  input [0:0]E;
  input [15:0]D;
  input [0:0]i_in_out_reg;
  input [1:0]\DRPADDR_reg[2] ;
  input [6:0]\daddr_reg[7]_0 ;
  input [2:0]\gen_cal_rx_en.daddr_reg[8] ;
  input \DRPADDR_reg[8] ;
  input \DRPADDR_reg[7] ;
  input \DRPADDR_reg[6] ;
  input \DRPADDR_reg[5] ;
  input \DRPADDR_reg[4] ;
  input \DRPADDR_reg[3] ;
  input \DRPADDR_reg[0] ;
  input [15:0]\di_reg[15]_0 ;
  input [15:0]\gen_cal_rx_en.di_reg[15] ;
  input [14:0]drpdi_in;
  input \DRPDI_reg[15] ;

  wire [15:0]D;
  wire \DADDR_O[9]_i_1__0_n_0 ;
  wire DEN_O_i_1__0_n_0;
  wire DEN_O_i_2__0_n_0;
  wire \DI_O[15]_i_1__0_n_0 ;
  wire [47:32]DO_USR_O0;
  wire \DRDY_USR_O[0]_i_1__0_n_0 ;
  wire \DRDY_USR_O[1]_i_1__0_n_0 ;
  wire \DRDY_USR_O[2]_i_1__0_n_0 ;
  wire \DRDY_USR_O[2]_i_2__0_n_0 ;
  wire \DRPADDR_reg[0] ;
  wire [1:0]\DRPADDR_reg[2] ;
  wire \DRPADDR_reg[3] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[5] ;
  wire \DRPADDR_reg[6] ;
  wire \DRPADDR_reg[7] ;
  wire \DRPADDR_reg[8] ;
  wire \DRPDI_reg[15] ;
  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [1:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg[4]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2__0_n_0 ;
  wire \arb_state_reg[2]_0 ;
  wire \arb_state_reg_n_0_[0] ;
  wire \arb_state_reg_n_0_[1] ;
  wire \arb_state_reg_n_0_[2] ;
  wire \arb_state_reg_n_0_[3] ;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpwe_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpwe_out;
  wire daddr;
  wire [9:0]daddr0;
  wire [6:0]\daddr_reg[7]_0 ;
  wire \daddr_reg_n_0_[0] ;
  wire \daddr_reg_n_0_[1] ;
  wire \daddr_reg_n_0_[2] ;
  wire \daddr_reg_n_0_[3] ;
  wire \daddr_reg_n_0_[4] ;
  wire \daddr_reg_n_0_[5] ;
  wire \daddr_reg_n_0_[6] ;
  wire \daddr_reg_n_0_[7] ;
  wire \daddr_reg_n_0_[8] ;
  wire \daddr_reg_n_0_[9] ;
  wire [47:0]data_i;
  wire den_reg;
  wire [15:0]di;
  wire [15:0]di0;
  wire [5:4]di1;
  wire [15:0]\di_reg[15]_0 ;
  wire do_r;
  wire done_i_5__0_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_2;
  wire [5:0]drp_state;
  wire \drp_state[0]_i_2__1_n_0 ;
  wire \drp_state[2]_i_2__0_n_0 ;
  wire \drp_state[4]_i_2__0_n_0 ;
  wire \drp_state[5]_i_2__2_n_0 ;
  wire \drp_state[6]_i_2__2_n_0 ;
  wire \drp_state[6]_i_3__0_n_0 ;
  wire \drp_state_reg[1]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2__0_n_0 ;
  wire \en[1]_i_2__0_n_0 ;
  wire \en[2]_i_2__0_n_0 ;
  wire [2:0]\gen_cal_rx_en.daddr_reg[8] ;
  wire \gen_cal_rx_en.den_reg ;
  wire [15:0]\gen_cal_rx_en.di_reg[15] ;
  wire [9:0]i_in_meta_reg;
  wire [15:0]i_in_meta_reg_0;
  wire [0:0]i_in_out_reg;
  wire \idx[0]__0_i_1__0_n_0 ;
  wire \idx[1]__0_i_1__0_n_0 ;
  wire \idx[1]__0_i_2__0_n_0 ;
  wire [47:15]p_0_in;
  wire rd_i_1__0__0_n_0;
  wire rd_reg_n_0;
  wire [47:0]status_store_reg;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[5]_i_2__0_n_0 ;
  wire \timeout_cntr[7]_i_4__0_n_0 ;
  wire \timeout_cntr_reg[0]_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1__0_n_0 ;
  wire \we[1]_i_1__0_n_0 ;
  wire \we[2]_i_1__0_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[1] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_i_2__2_n_0;
  wire wr_i_3__0_n_0;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000000000104)) 
    \DADDR_O[9]_i_1__0 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(Q[0]),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(Q[1]),
        .I5(\drp_state_reg_n_0_[5] ),
        .O(\DADDR_O[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[0] ),
        .Q(i_in_meta_reg[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[1] ),
        .Q(i_in_meta_reg[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[2] ),
        .Q(i_in_meta_reg[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[3] ),
        .Q(i_in_meta_reg[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[4] ),
        .Q(i_in_meta_reg[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[5] ),
        .Q(i_in_meta_reg[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[6] ),
        .Q(i_in_meta_reg[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[7] ),
        .Q(i_in_meta_reg[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[8] ),
        .Q(i_in_meta_reg[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1__0_n_0 ),
        .D(\daddr_reg_n_0_[9] ),
        .Q(i_in_meta_reg[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1__0
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(Q[0]),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2__0
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__0_n_0),
        .D(DEN_O_i_2__0_n_0),
        .Q(GTHE4_CHANNEL_DRPEN),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1__0 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[0]),
        .Q(i_in_meta_reg_0[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[10]),
        .Q(i_in_meta_reg_0[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[11]),
        .Q(i_in_meta_reg_0[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[12]),
        .Q(i_in_meta_reg_0[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[13]),
        .Q(i_in_meta_reg_0[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[14]),
        .Q(i_in_meta_reg_0[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[15]),
        .Q(i_in_meta_reg_0[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[1]),
        .Q(i_in_meta_reg_0[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[2]),
        .Q(i_in_meta_reg_0[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[3]),
        .Q(i_in_meta_reg_0[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[4]),
        .Q(i_in_meta_reg_0[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[5]),
        .Q(i_in_meta_reg_0[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[6]),
        .Q(i_in_meta_reg_0[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[7]),
        .Q(i_in_meta_reg_0[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[8]),
        .Q(i_in_meta_reg_0[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1__0_n_0 ),
        .D(di[9]),
        .Q(i_in_meta_reg_0[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DO_USR_O[15]_i_1__0 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[5]),
        .I5(di1[4]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[31]_i_1__0 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \DO_USR_O[47]_i_1__0 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[47]));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[32]),
        .Q(status_store_reg[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[42]),
        .Q(status_store_reg[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[43]),
        .Q(status_store_reg[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[44]),
        .Q(status_store_reg[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[45]),
        .Q(status_store_reg[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[46]),
        .Q(status_store_reg[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[47]),
        .Q(status_store_reg[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[16] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[32]),
        .Q(status_store_reg[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[17] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[33]),
        .Q(status_store_reg[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[18] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[34]),
        .Q(status_store_reg[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[19] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[35]),
        .Q(status_store_reg[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[33]),
        .Q(status_store_reg[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[20] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[36]),
        .Q(status_store_reg[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[21] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[37]),
        .Q(status_store_reg[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[22] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[38]),
        .Q(status_store_reg[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[23] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[39]),
        .Q(status_store_reg[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[24] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[40]),
        .Q(status_store_reg[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[25] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[41]),
        .Q(status_store_reg[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[26] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[42]),
        .Q(status_store_reg[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[27] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[43]),
        .Q(status_store_reg[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[28] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[44]),
        .Q(status_store_reg[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[29] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[45]),
        .Q(status_store_reg[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[34]),
        .Q(status_store_reg[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[30] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[46]),
        .Q(status_store_reg[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[31] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[47]),
        .Q(status_store_reg[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[32]),
        .Q(status_store_reg[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[33]),
        .Q(status_store_reg[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[34]),
        .Q(status_store_reg[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[35]),
        .Q(status_store_reg[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[36]),
        .Q(status_store_reg[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[37]),
        .Q(status_store_reg[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[38]),
        .Q(status_store_reg[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[39]),
        .Q(status_store_reg[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[35]),
        .Q(status_store_reg[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[40]),
        .Q(status_store_reg[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[41]),
        .Q(status_store_reg[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[42]),
        .Q(status_store_reg[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[43]),
        .Q(status_store_reg[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[44]),
        .Q(status_store_reg[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[45]),
        .Q(status_store_reg[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[46]),
        .Q(status_store_reg[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[47]),
        .Q(status_store_reg[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[36]),
        .Q(status_store_reg[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[37]),
        .Q(status_store_reg[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[38]),
        .Q(status_store_reg[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[39]),
        .Q(status_store_reg[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[40]),
        .Q(status_store_reg[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[41]),
        .Q(status_store_reg[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFBFFFF00020000)) 
    \DRDY_USR_O[0]_i_1__0 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\idx[0]__0_i_1__0_n_0 ),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00020000)) 
    \DRDY_USR_O[1]_i_1__0 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\idx[1]__0_i_2__0_n_0 ),
        .I5(cal_on_rx_drdy),
        .O(\DRDY_USR_O[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1__0 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[2]_i_2__0_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2__0 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\DRDY_USR_O[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1__0_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[1]_i_1__0_n_0 ),
        .Q(cal_on_rx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1__0_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1__0_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(GTHE4_CHANNEL_DRPWE),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \addr_i[1]_i_3__0 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[5]),
        .I4(drpaddr_in[0]),
        .I5(drpaddr_in[1]),
        .O(\addr_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \addr_i[2]_i_5__0 
       (.I0(drpaddr_in[7]),
        .I1(drpaddr_in[6]),
        .I2(drpaddr_in[9]),
        .I3(drpaddr_in[8]),
        .I4(drpaddr_in[2]),
        .I5(drpaddr_in[3]),
        .O(\addr_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[0] ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.daddr_reg[8] [0]),
        .Q(addr_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.daddr_reg[8] [1]),
        .Q(addr_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.daddr_reg[8] [2]),
        .Q(addr_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(i_in_out_reg),
        .D(\DRPADDR_reg[2] [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(i_in_out_reg),
        .D(\DRPADDR_reg[2] [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[3] ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[4] ),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[5] ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[6] ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[7] ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[8] ),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[9]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEED)) 
    \arb_state[0]_i_1__0 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .O(arb_state[0]));
  LUT6 #(
    .INIT(64'h0005000000020002)) 
    \arb_state[1]_i_1__0 
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg[2]_0 ),
        .I2(\arb_state_reg_n_0_[2] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state[3]_i_2__0_n_0 ),
        .I5(\arb_state_reg_n_0_[0] ),
        .O(arb_state[1]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \arb_state[2]_i_1__0 
       (.I0(\arb_state_reg[2]_0 ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[2] ),
        .O(arb_state[2]));
  LUT5 #(
    .INIT(32'h00040104)) 
    \arb_state[3]_i_1__0 
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\arb_state[3]_i_2__0_n_0 ),
        .O(arb_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arb_state[3]_i_2__0 
       (.I0(en[2]),
        .I1(di1[5]),
        .I2(en[1]),
        .I3(di1[4]),
        .I4(en[0]),
        .O(\arb_state[3]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[0]),
        .Q(\arb_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[1]),
        .Q(\arb_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[2]),
        .Q(\arb_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[3]),
        .Q(\arb_state_reg_n_0_[3] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[0]_i_1__0 
       (.I0(addr_i[26]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[0]),
        .O(daddr0[0]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \daddr[1]_i_1__1 
       (.I0(addr_i[21]),
        .I1(addr_i[1]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[17]),
        .O(daddr0[1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \daddr[2]_i_1__0 
       (.I0(addr_i[12]),
        .I1(addr_i[22]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[2]),
        .O(daddr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[3]_i_1__1 
       (.I0(addr_i[23]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[3]),
        .O(daddr0[3]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \daddr[4]_i_1__1 
       (.I0(addr_i[4]),
        .I1(addr_i[24]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[18]),
        .O(daddr0[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[5]_i_1__0 
       (.I0(addr_i[25]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[5]),
        .O(daddr0[5]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \daddr[6]_i_1__0 
       (.I0(addr_i[26]),
        .I1(addr_i[6]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[17]),
        .O(daddr0[6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \daddr[7]_i_1__2 
       (.I0(addr_i[27]),
        .I1(addr_i[7]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[17]),
        .O(daddr0[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \daddr[8]_i_1__0 
       (.I0(addr_i[18]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[8]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \daddr[9]_i_1__0 
       (.I0(\arb_state[3]_i_2__0_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[0] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[2] ),
        .O(daddr));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \daddr[9]_i_2__0 
       (.I0(addr_i[9]),
        .I1(di1[4]),
        .I2(di1[5]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[0]),
        .Q(\daddr_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[1]),
        .Q(\daddr_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[2]),
        .Q(\daddr_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[3]),
        .Q(\daddr_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[4]),
        .Q(\daddr_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[5]),
        .Q(\daddr_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[6]),
        .Q(\daddr_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[7]),
        .Q(\daddr_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[8]),
        .Q(\daddr_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[9]),
        .Q(\daddr_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPDI_reg[15] ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [0]),
        .Q(data_i[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [1]),
        .Q(data_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [2]),
        .Q(data_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [3]),
        .Q(data_i[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [4]),
        .Q(data_i[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [5]),
        .Q(data_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [6]),
        .Q(data_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [7]),
        .Q(data_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [8]),
        .Q(data_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[25] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [9]),
        .Q(data_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[26] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [10]),
        .Q(data_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[27] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [11]),
        .Q(data_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[28] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [12]),
        .Q(data_i[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[29] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [13]),
        .Q(data_i[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[30] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [14]),
        .Q(data_i[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[31] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [15]),
        .Q(data_i[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \di[0]_i_1__0 
       (.I0(data_i[16]),
        .I1(data_i[32]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[0]),
        .O(di0[0]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[10]_i_1__0 
       (.I0(data_i[42]),
        .I1(data_i[10]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[26]),
        .O(di0[10]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \di[11]_i_1__0 
       (.I0(data_i[27]),
        .I1(data_i[11]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[43]),
        .O(di0[11]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[12]_i_1__0 
       (.I0(data_i[12]),
        .I1(data_i[28]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[44]),
        .O(di0[12]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \di[13]_i_1__0 
       (.I0(data_i[29]),
        .I1(data_i[45]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[13]),
        .O(di0[13]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \di[14]_i_1__0 
       (.I0(data_i[30]),
        .I1(data_i[14]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[46]),
        .O(di0[14]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[15]_i_1__0 
       (.I0(data_i[47]),
        .I1(data_i[15]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[31]),
        .O(di0[15]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[1]_i_1__0 
       (.I0(data_i[1]),
        .I1(data_i[17]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[33]),
        .O(di0[1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \di[2]_i_1__0 
       (.I0(data_i[18]),
        .I1(data_i[34]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[2]),
        .O(di0[2]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \di[3]_i_1__0 
       (.I0(data_i[19]),
        .I1(data_i[3]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[35]),
        .O(di0[3]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[4]_i_1__0 
       (.I0(data_i[4]),
        .I1(data_i[20]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[36]),
        .O(di0[4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[5]_i_1__0 
       (.I0(data_i[37]),
        .I1(data_i[5]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[21]),
        .O(di0[5]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[6]_i_1__0 
       (.I0(data_i[38]),
        .I1(data_i[6]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[22]),
        .O(di0[6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[7]_i_1__0 
       (.I0(data_i[39]),
        .I1(data_i[7]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[23]),
        .O(di0[7]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \di[8]_i_1__0 
       (.I0(data_i[8]),
        .I1(data_i[40]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[24]),
        .O(di0[8]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[9]_i_1__0 
       (.I0(data_i[9]),
        .I1(data_i[25]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[41]),
        .O(di0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[0]),
        .Q(di[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[10]),
        .Q(di[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[11]),
        .Q(di[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[12]),
        .Q(di[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[13]),
        .Q(di[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[14]),
        .Q(di[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[15]),
        .Q(di[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[1]),
        .Q(di[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[2]),
        .Q(di[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[3]),
        .Q(di[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[4]),
        .Q(di[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[5]),
        .Q(di[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[6]),
        .Q(di[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[7]),
        .Q(di[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[8]),
        .Q(di[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[9]),
        .Q(di[9]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT5 #(
    .INIT(32'hBBABBBBB)) 
    done_i_2__0
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(GTHE4_CHANNEL_DRPRDY),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(\timeout_cntr[7]_i_4__0_n_0 ),
        .I4(\timeout_cntr_reg_n_0_[7] ),
        .O(done_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000334)) 
    done_i_3__0
       (.I0(\drp_state[6]_i_2__2_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(Q[1]),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_3__0_n_0 ),
        .O(done_reg_1));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    done_i_4__0
       (.I0(done_i_5__0_n_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .I2(\drp_state[4]_i_2__0_n_0 ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state[6]_i_2__2_n_0 ),
        .O(done_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    done_i_5__0
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(Q[1]),
        .O(done_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state_reg[1]_0 ),
        .Q(\arb_state_reg[2]_0 ),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEA)) 
    \drp_state[0]_i_1__1 
       (.I0(\drp_state[0]_i_2__1_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(Q[1]),
        .O(drp_state[0]));
  LUT6 #(
    .INIT(64'hFFCDFFFFCC33CCCC)) 
    \drp_state[0]_i_2__1 
       (.I0(rd_reg_n_0),
        .I1(Q[0]),
        .I2(wr_reg_n_0),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(DEN_O_i_2__0_n_0),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__2 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\drp_state[2]_i_2__0_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  LUT6 #(
    .INIT(64'h0002000000080008)) 
    \drp_state[2]_i_1__0 
       (.I0(\drp_state[2]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state[6]_i_2__2_n_0 ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(drp_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[2]_i_2__0 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__2 
       (.I0(\drp_state[4]_i_2__0_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2__0 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\drp_state[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000002C)) 
    \drp_state[5]_i_1__2 
       (.I0(\drp_state[6]_i_2__2_n_0 ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state[5]_i_2__2_n_0 ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2__2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .O(\drp_state[5]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \drp_state[6]_i_1__1 
       (.I0(\drp_state[6]_i_2__2_n_0 ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(Q[1]),
        .I3(\drp_state[6]_i_3__0_n_0 ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(do_r));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \drp_state[6]_i_2__2 
       (.I0(\timeout_cntr_reg_n_0_[7] ),
        .I1(\timeout_cntr[7]_i_4__0_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(GTHE4_CHANNEL_DRPRDY),
        .O(\drp_state[6]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[6]_i_3__0 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(\drp_state[6]_i_3__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(do_r),
        .Q(Q[1]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hABAA)) 
    \en[0]_i_1__0 
       (.I0(drpen_in),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(\arb_state_reg[2]_0 ),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \en[0]_i_2__0 
       (.I0(drpen_in),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\en[0]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \en[1]_i_1__0 
       (.I0(\gen_cal_rx_en.den_reg ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(we[1]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \en[1]_i_2__0 
       (.I0(\gen_cal_rx_en.den_reg ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\en[1]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1__0 
       (.I0(den_reg),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2__0 
       (.I0(den_reg),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\en[2]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2__0_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\en[1]_i_2__0_n_0 ),
        .Q(en[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2__0_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]__0_i_1__0 
       (.I0(di1[5]),
        .I1(di1[4]),
        .O(\idx[0]__0_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \idx[1]__0_i_1__0 
       (.I0(\arb_state_reg_n_0_[0] ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(\idx[1]__0_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]__0_i_2__0 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\idx[1]__0_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0]__0 
       (.C(drpclk_in),
        .CE(\idx[1]__0_i_1__0_n_0 ),
        .D(\idx[0]__0_i_1__0_n_0 ),
        .Q(di1[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1]__0 
       (.C(drpclk_in),
        .CE(\idx[1]__0_i_1__0_n_0 ),
        .D(\idx[1]__0_i_2__0_n_0 ),
        .Q(di1[5]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    rd_i_1__0__0
       (.I0(wr_i_3__0_n_0),
        .I1(\we_reg_n_0_[0] ),
        .I2(di1[4]),
        .I3(\we_reg_n_0_[1] ),
        .I4(di1[5]),
        .I5(\we_reg_n_0_[2] ),
        .O(rd_i_1__0__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(rd_i_1__0__0_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1__0 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2__0_n_0),
        .O(timeout_cntr[4]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'h9990)) 
    \timeout_cntr[5]_i_1__0 
       (.I0(\timeout_cntr[5]_i_2__0_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \timeout_cntr[5]_i_2__0 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .O(\timeout_cntr[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'h9990)) 
    \timeout_cntr[6]_i_1__0 
       (.I0(\timeout_cntr[7]_i_4__0_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hD2D2D200)) 
    \timeout_cntr[7]_i_2__0 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr[7]_i_4__0_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[7] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3__0 
       (.I0(Q[1]),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\timeout_cntr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \timeout_cntr[7]_i_4__0 
       (.I0(\timeout_cntr_reg_n_0_[4] ),
        .I1(\timeout_cntr_reg_n_0_[2] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[1] ),
        .I4(\timeout_cntr_reg_n_0_[3] ),
        .I5(\timeout_cntr_reg_n_0_[5] ),
        .O(\timeout_cntr[7]_i_4__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \we[0]_i_1__0 
       (.I0(drpwe_in),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\we[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \we[1]_i_1__0 
       (.I0(cal_on_rx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\we[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1__0 
       (.I0(cal_on_tx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\we[2]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1__0_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\we[1]_i_1__0_n_0 ),
        .Q(\we_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1__0_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0006)) 
    wr_i_1__0__0
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(wr));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    wr_i_2__2
       (.I0(\we_reg_n_0_[0] ),
        .I1(di1[4]),
        .I2(\we_reg_n_0_[1] ),
        .I3(di1[5]),
        .I4(\we_reg_n_0_[2] ),
        .I5(wr_i_3__0_n_0),
        .O(wr_i_2__2_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    wr_i_3__0
       (.I0(en[0]),
        .I1(di1[4]),
        .I2(en[1]),
        .I3(di1[5]),
        .I4(en[2]),
        .I5(\arb_state_reg_n_0_[1] ),
        .O(wr_i_3__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(wr_i_2__2_n_0),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gte4_drp_arb" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gte4_drp_arb_68
   (GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    \arb_state_reg[2]_0 ,
    Q,
    \timeout_cntr_reg[0]_0 ,
    done_reg_0,
    done_reg_1,
    done_reg_2,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[0]_0 ,
    status_store_reg,
    cal_on_tx_drdy,
    cal_on_rx_drdy,
    drprdy_out,
    i_in_meta_reg,
    i_in_meta_reg_0,
    drprst_in_sync,
    drpclk_in,
    \drp_state_reg[1]_0 ,
    drpwe_in,
    drpen_in,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.den_reg ,
    cal_on_tx_drpwe_out,
    den_reg,
    GTHE4_CHANNEL_DRPRDY,
    drpaddr_in,
    E,
    D,
    i_in_out_reg,
    \DRPADDR_reg[2] ,
    \daddr_reg[7]_0 ,
    \gen_cal_rx_en.daddr_reg[8] ,
    \DRPADDR_reg[8] ,
    \DRPADDR_reg[7] ,
    \DRPADDR_reg[6] ,
    \DRPADDR_reg[5] ,
    \DRPADDR_reg[4] ,
    \DRPADDR_reg[3] ,
    \DRPADDR_reg[0] ,
    \di_reg[15]_0 ,
    \gen_cal_rx_en.di_reg[15] ,
    drpdi_in,
    \DRPDI_reg[15] );
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output \arb_state_reg[2]_0 ;
  output [1:0]Q;
  output \timeout_cntr_reg[0]_0 ;
  output done_reg_0;
  output done_reg_1;
  output done_reg_2;
  output \addr_i_reg[4]_0 ;
  output \addr_i_reg[0]_0 ;
  output [47:0]status_store_reg;
  output cal_on_tx_drdy;
  output cal_on_rx_drdy;
  output [0:0]drprdy_out;
  output [9:0]i_in_meta_reg;
  output [15:0]i_in_meta_reg_0;
  input drprst_in_sync;
  input [0:0]drpclk_in;
  input \drp_state_reg[1]_0 ;
  input [0:0]drpwe_in;
  input [0:0]drpen_in;
  input cal_on_rx_drpwe_out;
  input \gen_cal_rx_en.den_reg ;
  input cal_on_tx_drpwe_out;
  input den_reg;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [9:0]drpaddr_in;
  input [0:0]E;
  input [15:0]D;
  input [0:0]i_in_out_reg;
  input [1:0]\DRPADDR_reg[2] ;
  input [6:0]\daddr_reg[7]_0 ;
  input [2:0]\gen_cal_rx_en.daddr_reg[8] ;
  input \DRPADDR_reg[8] ;
  input \DRPADDR_reg[7] ;
  input \DRPADDR_reg[6] ;
  input \DRPADDR_reg[5] ;
  input \DRPADDR_reg[4] ;
  input \DRPADDR_reg[3] ;
  input \DRPADDR_reg[0] ;
  input [15:0]\di_reg[15]_0 ;
  input [15:0]\gen_cal_rx_en.di_reg[15] ;
  input [14:0]drpdi_in;
  input \DRPDI_reg[15] ;

  wire [15:0]D;
  wire \DADDR_O[9]_i_1_n_0 ;
  wire DEN_O_i_1_n_0;
  wire DEN_O_i_2_n_0;
  wire \DI_O[15]_i_1_n_0 ;
  wire [47:32]DO_USR_O0;
  wire \DRDY_USR_O[0]_i_1_n_0 ;
  wire \DRDY_USR_O[1]_i_1_n_0 ;
  wire \DRDY_USR_O[2]_i_1_n_0 ;
  wire \DRDY_USR_O[2]_i_2_n_0 ;
  wire \DRPADDR_reg[0] ;
  wire [1:0]\DRPADDR_reg[2] ;
  wire \DRPADDR_reg[3] ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[5] ;
  wire \DRPADDR_reg[6] ;
  wire \DRPADDR_reg[7] ;
  wire \DRPADDR_reg[8] ;
  wire \DRPDI_reg[15] ;
  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [1:0]Q;
  wire [27:0]addr_i;
  wire \addr_i_reg[0]_0 ;
  wire \addr_i_reg[4]_0 ;
  wire [3:0]arb_state;
  wire \arb_state[3]_i_2_n_0 ;
  wire \arb_state_reg[2]_0 ;
  wire \arb_state_reg_n_0_[0] ;
  wire \arb_state_reg_n_0_[1] ;
  wire \arb_state_reg_n_0_[2] ;
  wire \arb_state_reg_n_0_[3] ;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpwe_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpwe_out;
  wire daddr;
  wire [9:0]daddr0;
  wire [6:0]\daddr_reg[7]_0 ;
  wire \daddr_reg_n_0_[0] ;
  wire \daddr_reg_n_0_[1] ;
  wire \daddr_reg_n_0_[2] ;
  wire \daddr_reg_n_0_[3] ;
  wire \daddr_reg_n_0_[4] ;
  wire \daddr_reg_n_0_[5] ;
  wire \daddr_reg_n_0_[6] ;
  wire \daddr_reg_n_0_[7] ;
  wire \daddr_reg_n_0_[8] ;
  wire \daddr_reg_n_0_[9] ;
  wire [47:0]data_i;
  wire den_reg;
  wire [15:0]di;
  wire [15:0]di0;
  wire [5:4]di1;
  wire [15:0]\di_reg[15]_0 ;
  wire do_r;
  wire done_i_5_n_0;
  wire done_reg_0;
  wire done_reg_1;
  wire done_reg_2;
  wire [5:0]drp_state;
  wire \drp_state[0]_i_2_n_0 ;
  wire \drp_state[2]_i_2_n_0 ;
  wire \drp_state[4]_i_2_n_0 ;
  wire \drp_state[5]_i_2__0_n_0 ;
  wire \drp_state[6]_i_2__0_n_0 ;
  wire \drp_state[6]_i_3_n_0 ;
  wire \drp_state_reg[1]_0 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[2] ;
  wire \drp_state_reg_n_0_[4] ;
  wire \drp_state_reg_n_0_[5] ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [14:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire [2:0]en;
  wire \en[0]_i_2_n_0 ;
  wire \en[1]_i_2_n_0 ;
  wire \en[2]_i_2_n_0 ;
  wire [2:0]\gen_cal_rx_en.daddr_reg[8] ;
  wire \gen_cal_rx_en.den_reg ;
  wire [15:0]\gen_cal_rx_en.di_reg[15] ;
  wire [9:0]i_in_meta_reg;
  wire [15:0]i_in_meta_reg_0;
  wire [0:0]i_in_out_reg;
  wire \idx[0]__0_i_1_n_0 ;
  wire \idx[1]__0_i_1_n_0 ;
  wire \idx[1]__0_i_2_n_0 ;
  wire [47:15]p_0_in;
  wire rd_i_1_n_0;
  wire rd_reg_n_0;
  wire [47:0]status_store_reg;
  wire [7:0]timeout_cntr;
  wire \timeout_cntr[5]_i_2_n_0 ;
  wire \timeout_cntr[7]_i_4_n_0 ;
  wire \timeout_cntr_reg[0]_0 ;
  wire \timeout_cntr_reg_n_0_[0] ;
  wire \timeout_cntr_reg_n_0_[1] ;
  wire \timeout_cntr_reg_n_0_[2] ;
  wire \timeout_cntr_reg_n_0_[3] ;
  wire \timeout_cntr_reg_n_0_[4] ;
  wire \timeout_cntr_reg_n_0_[5] ;
  wire \timeout_cntr_reg_n_0_[6] ;
  wire \timeout_cntr_reg_n_0_[7] ;
  wire [2:0]we;
  wire \we[0]_i_1_n_0 ;
  wire \we[1]_i_1_n_0 ;
  wire \we[2]_i_1_n_0 ;
  wire \we_reg_n_0_[0] ;
  wire \we_reg_n_0_[1] ;
  wire \we_reg_n_0_[2] ;
  wire wr;
  wire wr_i_2__0_n_0;
  wire wr_i_3_n_0;
  wire wr_reg_n_0;

  LUT6 #(
    .INIT(64'h0000000000000104)) 
    \DADDR_O[9]_i_1 
       (.I0(\drp_state_reg_n_0_[2] ),
        .I1(Q[0]),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(Q[1]),
        .I5(\drp_state_reg_n_0_[5] ),
        .O(\DADDR_O[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[0] ),
        .Q(i_in_meta_reg[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[1] ),
        .Q(i_in_meta_reg[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[2] ),
        .Q(i_in_meta_reg[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[3] ),
        .Q(i_in_meta_reg[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[4] ),
        .Q(i_in_meta_reg[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[5] ),
        .Q(i_in_meta_reg[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[6] ),
        .Q(i_in_meta_reg[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[7] ),
        .Q(i_in_meta_reg[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[8] ),
        .Q(i_in_meta_reg[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DADDR_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DADDR_O[9]_i_1_n_0 ),
        .D(\daddr_reg_n_0_[9] ),
        .Q(i_in_meta_reg[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000116)) 
    DEN_O_i_1
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(Q[0]),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(Q[1]),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(DEN_O_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'h1)) 
    DEN_O_i_2
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .O(DEN_O_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DEN_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1_n_0),
        .D(DEN_O_i_2_n_0),
        .Q(GTHE4_CHANNEL_DRPEN),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \DI_O[15]_i_1 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(Q[1]),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(\DI_O[15]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[0] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[0]),
        .Q(i_in_meta_reg_0[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[10] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[10]),
        .Q(i_in_meta_reg_0[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[11] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[11]),
        .Q(i_in_meta_reg_0[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[12] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[12]),
        .Q(i_in_meta_reg_0[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[13] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[13]),
        .Q(i_in_meta_reg_0[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[14] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[14]),
        .Q(i_in_meta_reg_0[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[15] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[15]),
        .Q(i_in_meta_reg_0[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[1] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[1]),
        .Q(i_in_meta_reg_0[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[2] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[2]),
        .Q(i_in_meta_reg_0[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[3] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[3]),
        .Q(i_in_meta_reg_0[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[4] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[4]),
        .Q(i_in_meta_reg_0[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[5] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[5]),
        .Q(i_in_meta_reg_0[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[6] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[6]),
        .Q(i_in_meta_reg_0[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[7] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[7]),
        .Q(i_in_meta_reg_0[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[8] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[8]),
        .Q(i_in_meta_reg_0[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DI_O_reg[9] 
       (.C(drpclk_in),
        .CE(\DI_O[15]_i_1_n_0 ),
        .D(di[9]),
        .Q(i_in_meta_reg_0[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \DO_USR_O[15]_i_1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[5]),
        .I5(di1[4]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    \DO_USR_O[31]_i_1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[31]));
  LUT6 #(
    .INIT(64'h0000000400000000)) 
    \DO_USR_O[47]_i_1 
       (.I0(\arb_state_reg_n_0_[3] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(di1[4]),
        .I5(di1[5]),
        .O(p_0_in[47]));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[32]),
        .Q(status_store_reg[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[10] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[42]),
        .Q(status_store_reg[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[11] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[43]),
        .Q(status_store_reg[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[12] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[44]),
        .Q(status_store_reg[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[13] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[45]),
        .Q(status_store_reg[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[14] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[46]),
        .Q(status_store_reg[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[15] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[47]),
        .Q(status_store_reg[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[16] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[32]),
        .Q(status_store_reg[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[17] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[33]),
        .Q(status_store_reg[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[18] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[34]),
        .Q(status_store_reg[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[19] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[35]),
        .Q(status_store_reg[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[33]),
        .Q(status_store_reg[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[20] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[36]),
        .Q(status_store_reg[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[21] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[37]),
        .Q(status_store_reg[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[22] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[38]),
        .Q(status_store_reg[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[23] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[39]),
        .Q(status_store_reg[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[24] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[40]),
        .Q(status_store_reg[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[25] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[41]),
        .Q(status_store_reg[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[26] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[42]),
        .Q(status_store_reg[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[27] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[43]),
        .Q(status_store_reg[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[28] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[44]),
        .Q(status_store_reg[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[29] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[45]),
        .Q(status_store_reg[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[34]),
        .Q(status_store_reg[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[30] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[46]),
        .Q(status_store_reg[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[31] 
       (.C(drpclk_in),
        .CE(p_0_in[31]),
        .D(DO_USR_O0[47]),
        .Q(status_store_reg[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[32] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[32]),
        .Q(status_store_reg[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[33] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[33]),
        .Q(status_store_reg[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[34] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[34]),
        .Q(status_store_reg[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[35] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[35]),
        .Q(status_store_reg[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[36] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[36]),
        .Q(status_store_reg[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[37] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[37]),
        .Q(status_store_reg[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[38] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[38]),
        .Q(status_store_reg[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[39] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[39]),
        .Q(status_store_reg[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[3] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[35]),
        .Q(status_store_reg[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[40] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[40]),
        .Q(status_store_reg[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[41] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[41]),
        .Q(status_store_reg[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[42] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[42]),
        .Q(status_store_reg[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[43] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[43]),
        .Q(status_store_reg[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[44] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[44]),
        .Q(status_store_reg[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[45] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[45]),
        .Q(status_store_reg[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[46] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[46]),
        .Q(status_store_reg[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[47] 
       (.C(drpclk_in),
        .CE(p_0_in[47]),
        .D(DO_USR_O0[47]),
        .Q(status_store_reg[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[4] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[36]),
        .Q(status_store_reg[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[5] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[37]),
        .Q(status_store_reg[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[6] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[38]),
        .Q(status_store_reg[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[7] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[39]),
        .Q(status_store_reg[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[8] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[40]),
        .Q(status_store_reg[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DO_USR_O_reg[9] 
       (.C(drpclk_in),
        .CE(p_0_in[15]),
        .D(DO_USR_O0[41]),
        .Q(status_store_reg[9]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'hFFFBFFFF00020000)) 
    \DRDY_USR_O[0]_i_1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\idx[0]__0_i_1_n_0 ),
        .I5(drprdy_out),
        .O(\DRDY_USR_O[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFBFFFF00020000)) 
    \DRDY_USR_O[1]_i_1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\idx[1]__0_i_2_n_0 ),
        .I5(cal_on_rx_drdy),
        .O(\DRDY_USR_O[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFB00000002)) 
    \DRDY_USR_O[2]_i_1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\DRDY_USR_O[2]_i_2_n_0 ),
        .I5(cal_on_tx_drdy),
        .O(\DRDY_USR_O[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \DRDY_USR_O[2]_i_2 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\DRDY_USR_O[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[0]_i_1_n_0 ),
        .Q(drprdy_out),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[1]_i_1_n_0 ),
        .Q(cal_on_rx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \DRDY_USR_O_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DRDY_USR_O[2]_i_1_n_0 ),
        .Q(cal_on_tx_drdy),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    DWE_O_reg
       (.C(drpclk_in),
        .CE(DEN_O_i_1_n_0),
        .D(\drp_state_reg_n_0_[4] ),
        .Q(GTHE4_CHANNEL_DRPWE),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \addr_i[1]_i_3 
       (.I0(drpaddr_in[8]),
        .I1(drpaddr_in[9]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[5]),
        .I4(drpaddr_in[0]),
        .I5(drpaddr_in[1]),
        .O(\addr_i_reg[4]_0 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \addr_i[2]_i_5 
       (.I0(drpaddr_in[7]),
        .I1(drpaddr_in[6]),
        .I2(drpaddr_in[9]),
        .I3(drpaddr_in[8]),
        .I4(drpaddr_in[2]),
        .I5(drpaddr_in[3]),
        .O(\addr_i_reg[0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[0] ),
        .Q(addr_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.daddr_reg[8] [0]),
        .Q(addr_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.daddr_reg[8] [1]),
        .Q(addr_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.daddr_reg[8] [2]),
        .Q(addr_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[1] 
       (.C(drpclk_in),
        .CE(i_in_out_reg),
        .D(\DRPADDR_reg[2] [0]),
        .Q(addr_i[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[21] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [0]),
        .Q(addr_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[22] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [1]),
        .Q(addr_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[23] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [2]),
        .Q(addr_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[24] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [3]),
        .Q(addr_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[25] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [4]),
        .Q(addr_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[26] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [5]),
        .Q(addr_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[27] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\daddr_reg[7]_0 [6]),
        .Q(addr_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[2] 
       (.C(drpclk_in),
        .CE(i_in_out_reg),
        .D(\DRPADDR_reg[2] [1]),
        .Q(addr_i[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[3] ),
        .Q(addr_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[4] ),
        .Q(addr_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[5] ),
        .Q(addr_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[6] ),
        .Q(addr_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[7] ),
        .Q(addr_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPADDR_reg[8] ),
        .Q(addr_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \addr_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpaddr_in[9]),
        .Q(addr_i[9]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hFEED)) 
    \arb_state[0]_i_1 
       (.I0(\arb_state_reg_n_0_[2] ),
        .I1(\arb_state_reg_n_0_[3] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .O(arb_state[0]));
  LUT6 #(
    .INIT(64'h0005000000020002)) 
    \arb_state[1]_i_1 
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg[2]_0 ),
        .I2(\arb_state_reg_n_0_[2] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state[3]_i_2_n_0 ),
        .I5(\arb_state_reg_n_0_[0] ),
        .O(arb_state[1]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \arb_state[2]_i_1 
       (.I0(\arb_state_reg[2]_0 ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[1] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[2] ),
        .O(arb_state[2]));
  LUT5 #(
    .INIT(32'h00040104)) 
    \arb_state[3]_i_1 
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[2] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[0] ),
        .I4(\arb_state[3]_i_2_n_0 ),
        .O(arb_state[3]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \arb_state[3]_i_2 
       (.I0(en[2]),
        .I1(di1[5]),
        .I2(en[1]),
        .I3(di1[4]),
        .I4(en[0]),
        .O(\arb_state[3]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \arb_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[0]),
        .Q(\arb_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[1]),
        .Q(\arb_state_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[2]),
        .Q(\arb_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \arb_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(arb_state[3]),
        .Q(\arb_state_reg_n_0_[3] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[0]_i_1 
       (.I0(addr_i[26]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[0]),
        .O(daddr0[0]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \daddr[1]_i_1 
       (.I0(addr_i[21]),
        .I1(addr_i[1]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[17]),
        .O(daddr0[1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \daddr[2]_i_1 
       (.I0(addr_i[12]),
        .I1(addr_i[22]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[2]),
        .O(daddr0[2]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[3]_i_1 
       (.I0(addr_i[23]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[3]),
        .O(daddr0[3]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \daddr[4]_i_1 
       (.I0(addr_i[4]),
        .I1(addr_i[24]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(addr_i[18]),
        .O(daddr0[4]));
  LUT4 #(
    .INIT(16'h0B08)) 
    \daddr[5]_i_1 
       (.I0(addr_i[25]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[5]),
        .O(daddr0[5]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \daddr[6]_i_1 
       (.I0(addr_i[26]),
        .I1(addr_i[6]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[17]),
        .O(daddr0[6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \daddr[7]_i_1__0 
       (.I0(addr_i[27]),
        .I1(addr_i[7]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(addr_i[17]),
        .O(daddr0[7]));
  LUT4 #(
    .INIT(16'h2320)) 
    \daddr[8]_i_1 
       (.I0(addr_i[18]),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(addr_i[8]),
        .O(daddr0[8]));
  LUT5 #(
    .INIT(32'h00000020)) 
    \daddr[9]_i_1 
       (.I0(\arb_state[3]_i_2_n_0 ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[0] ),
        .I3(\arb_state_reg_n_0_[3] ),
        .I4(\arb_state_reg_n_0_[2] ),
        .O(daddr));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \daddr[9]_i_2 
       (.I0(addr_i[9]),
        .I1(di1[4]),
        .I2(di1[5]),
        .O(daddr0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[0]),
        .Q(\daddr_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[1]),
        .Q(\daddr_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[2]),
        .Q(\daddr_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[3]),
        .Q(\daddr_reg_n_0_[3] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[4]),
        .Q(\daddr_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[5]),
        .Q(\daddr_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[6]),
        .Q(\daddr_reg_n_0_[6] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[7]),
        .Q(\daddr_reg_n_0_[7] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[8]),
        .Q(\daddr_reg_n_0_[8] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(daddr0[9]),
        .Q(\daddr_reg_n_0_[9] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[0] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[0]),
        .Q(data_i[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[10] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[10]),
        .Q(data_i[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[11] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[11]),
        .Q(data_i[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[12] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[12]),
        .Q(data_i[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[13] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[13]),
        .Q(data_i[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[14] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[14]),
        .Q(data_i[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[15] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(\DRPDI_reg[15] ),
        .Q(data_i[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [0]),
        .Q(data_i[16]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [1]),
        .Q(data_i[17]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [2]),
        .Q(data_i[18]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [3]),
        .Q(data_i[19]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[1] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[1]),
        .Q(data_i[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [4]),
        .Q(data_i[20]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [5]),
        .Q(data_i[21]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [6]),
        .Q(data_i[22]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [7]),
        .Q(data_i[23]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [8]),
        .Q(data_i[24]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[25] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [9]),
        .Q(data_i[25]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[26] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [10]),
        .Q(data_i[26]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[27] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [11]),
        .Q(data_i[27]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[28] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [12]),
        .Q(data_i[28]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[29] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [13]),
        .Q(data_i[29]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[2] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[2]),
        .Q(data_i[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[30] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [14]),
        .Q(data_i[30]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[31] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.den_reg ),
        .D(\gen_cal_rx_en.di_reg[15] [15]),
        .Q(data_i[31]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[32] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [0]),
        .Q(data_i[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[33] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [1]),
        .Q(data_i[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[34] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [2]),
        .Q(data_i[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[35] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [3]),
        .Q(data_i[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[36] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [4]),
        .Q(data_i[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[37] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [5]),
        .Q(data_i[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[38] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [6]),
        .Q(data_i[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[39] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [7]),
        .Q(data_i[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[3] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[3]),
        .Q(data_i[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[40] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [8]),
        .Q(data_i[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[41] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [9]),
        .Q(data_i[41]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[42] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [10]),
        .Q(data_i[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[43] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [11]),
        .Q(data_i[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[44] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [12]),
        .Q(data_i[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[45] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [13]),
        .Q(data_i[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[46] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [14]),
        .Q(data_i[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[47] 
       (.C(drpclk_in),
        .CE(den_reg),
        .D(\di_reg[15]_0 [15]),
        .Q(data_i[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[4] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[4]),
        .Q(data_i[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[5] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[5]),
        .Q(data_i[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[6] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[6]),
        .Q(data_i[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[7] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[7]),
        .Q(data_i[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[8] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[8]),
        .Q(data_i[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \data_i_reg[9] 
       (.C(drpclk_in),
        .CE(drpen_in),
        .D(drpdi_in[9]),
        .Q(data_i[9]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \di[0]_i_1 
       (.I0(data_i[16]),
        .I1(data_i[32]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[0]),
        .O(di0[0]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[10]_i_1 
       (.I0(data_i[42]),
        .I1(data_i[10]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[26]),
        .O(di0[10]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \di[11]_i_1 
       (.I0(data_i[27]),
        .I1(data_i[11]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[43]),
        .O(di0[11]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[12]_i_1 
       (.I0(data_i[12]),
        .I1(data_i[28]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[44]),
        .O(di0[12]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \di[13]_i_1 
       (.I0(data_i[29]),
        .I1(data_i[45]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[13]),
        .O(di0[13]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \di[14]_i_1 
       (.I0(data_i[30]),
        .I1(data_i[14]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[46]),
        .O(di0[14]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[15]_i_1 
       (.I0(data_i[47]),
        .I1(data_i[15]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[31]),
        .O(di0[15]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[1]_i_1 
       (.I0(data_i[1]),
        .I1(data_i[17]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[33]),
        .O(di0[1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \di[2]_i_1 
       (.I0(data_i[18]),
        .I1(data_i[34]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[2]),
        .O(di0[2]));
  LUT5 #(
    .INIT(32'h0FAC00AC)) 
    \di[3]_i_1 
       (.I0(data_i[19]),
        .I1(data_i[3]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[35]),
        .O(di0[3]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[4]_i_1 
       (.I0(data_i[4]),
        .I1(data_i[20]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[36]),
        .O(di0[4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[5]_i_1 
       (.I0(data_i[37]),
        .I1(data_i[5]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[21]),
        .O(di0[5]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[6]_i_1 
       (.I0(data_i[38]),
        .I1(data_i[6]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[22]),
        .O(di0[6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \di[7]_i_1 
       (.I0(data_i[39]),
        .I1(data_i[7]),
        .I2(di1[4]),
        .I3(di1[5]),
        .I4(data_i[23]),
        .O(di0[7]));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \di[8]_i_1 
       (.I0(data_i[8]),
        .I1(data_i[40]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[24]),
        .O(di0[8]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \di[9]_i_1 
       (.I0(data_i[9]),
        .I1(data_i[25]),
        .I2(di1[5]),
        .I3(di1[4]),
        .I4(data_i[41]),
        .O(di0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[0]),
        .Q(di[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[10]),
        .Q(di[10]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[11]),
        .Q(di[11]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[12]),
        .Q(di[12]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[13]),
        .Q(di[13]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[14]),
        .Q(di[14]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[15]),
        .Q(di[15]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[1]),
        .Q(di[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[2]),
        .Q(di[2]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[3]),
        .Q(di[3]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[4]),
        .Q(di[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[5]),
        .Q(di[5]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[6]),
        .Q(di[6]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[7]),
        .Q(di[7]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[8]),
        .Q(di[8]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(daddr),
        .D(di0[9]),
        .Q(di[9]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[0] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[0]),
        .Q(DO_USR_O0[32]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[10] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[10]),
        .Q(DO_USR_O0[42]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[11] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[11]),
        .Q(DO_USR_O0[43]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[12] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[12]),
        .Q(DO_USR_O0[44]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[13] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[13]),
        .Q(DO_USR_O0[45]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[14] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[14]),
        .Q(DO_USR_O0[46]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[15] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[15]),
        .Q(DO_USR_O0[47]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[1] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[1]),
        .Q(DO_USR_O0[33]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[2] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[2]),
        .Q(DO_USR_O0[34]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[3] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[3]),
        .Q(DO_USR_O0[35]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[4] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[4]),
        .Q(DO_USR_O0[36]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[5] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[5]),
        .Q(DO_USR_O0[37]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[6] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[6]),
        .Q(DO_USR_O0[38]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[7] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[7]),
        .Q(DO_USR_O0[39]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[8] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[8]),
        .Q(DO_USR_O0[40]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \do_r_reg[9] 
       (.C(drpclk_in),
        .CE(do_r),
        .D(D[9]),
        .Q(DO_USR_O0[41]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hBBABBBBB)) 
    done_i_2
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(GTHE4_CHANNEL_DRPRDY),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(\timeout_cntr[7]_i_4_n_0 ),
        .I4(\timeout_cntr_reg_n_0_[7] ),
        .O(done_reg_2));
  LUT6 #(
    .INIT(64'h0000000000000334)) 
    done_i_3
       (.I0(\drp_state[6]_i_2__0_n_0 ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(Q[1]),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state[6]_i_3_n_0 ),
        .O(done_reg_1));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    done_i_4
       (.I0(done_i_5_n_0),
        .I1(\drp_state_reg_n_0_[0] ),
        .I2(\drp_state[4]_i_2_n_0 ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(\drp_state[6]_i_2__0_n_0 ),
        .O(done_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    done_i_5
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[2] ),
        .I3(Q[0]),
        .I4(\drp_state_reg_n_0_[0] ),
        .I5(Q[1]),
        .O(done_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    done_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state_reg[1]_0 ),
        .Q(\arb_state_reg[2]_0 ),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFEEA)) 
    \drp_state[0]_i_1 
       (.I0(\drp_state[0]_i_2_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[4] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(Q[1]),
        .O(drp_state[0]));
  LUT6 #(
    .INIT(64'hFFCDFFFFCC33CCCC)) 
    \drp_state[0]_i_2 
       (.I0(rd_reg_n_0),
        .I1(Q[0]),
        .I2(wr_reg_n_0),
        .I3(\drp_state_reg_n_0_[4] ),
        .I4(DEN_O_i_2_n_0),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\drp_state[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \drp_state[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\drp_state[2]_i_2_n_0 ),
        .I3(rd_reg_n_0),
        .I4(\drp_state_reg_n_0_[2] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  LUT6 #(
    .INIT(64'h0002000000080008)) 
    \drp_state[2]_i_1 
       (.I0(\drp_state[2]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state[6]_i_2__0_n_0 ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(drp_state[2]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[2]_i_2 
       (.I0(\drp_state_reg_n_0_[5] ),
        .I1(\drp_state_reg_n_0_[4] ),
        .O(\drp_state[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \drp_state[4]_i_1__0 
       (.I0(\drp_state[4]_i_2_n_0 ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(rd_reg_n_0),
        .I4(wr_reg_n_0),
        .O(drp_state[4]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \drp_state[4]_i_2 
       (.I0(\drp_state_reg_n_0_[4] ),
        .I1(\drp_state_reg_n_0_[5] ),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\drp_state[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000002C)) 
    \drp_state[5]_i_1__0 
       (.I0(\drp_state[6]_i_2__0_n_0 ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state[5]_i_2__0_n_0 ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[5]_i_2__0 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[1]),
        .O(\drp_state[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000100010000)) 
    \drp_state[6]_i_1 
       (.I0(\drp_state[6]_i_2__0_n_0 ),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(Q[1]),
        .I3(\drp_state[6]_i_3_n_0 ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(do_r));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h00DF)) 
    \drp_state[6]_i_2__0 
       (.I0(\timeout_cntr_reg_n_0_[7] ),
        .I1(\timeout_cntr[7]_i_4_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[6] ),
        .I3(GTHE4_CHANNEL_DRPRDY),
        .O(\drp_state[6]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[6]_i_3 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(Q[0]),
        .O(\drp_state[6]_i_3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .Q(\drp_state_reg_n_0_[0] ),
        .S(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[1]),
        .Q(Q[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[2]),
        .Q(\drp_state_reg_n_0_[2] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[4]),
        .Q(\drp_state_reg_n_0_[4] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[5]),
        .Q(\drp_state_reg_n_0_[5] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(do_r),
        .Q(Q[1]),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'hABAA)) 
    \en[0]_i_1 
       (.I0(drpen_in),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(\arb_state_reg[2]_0 ),
        .O(we[0]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \en[0]_i_2 
       (.I0(drpen_in),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\en[0]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hAEAA)) 
    \en[1]_i_1 
       (.I0(\gen_cal_rx_en.den_reg ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(we[1]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \en[1]_i_2 
       (.I0(\gen_cal_rx_en.den_reg ),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\en[1]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \en[2]_i_1 
       (.I0(den_reg),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(we[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \en[2]_i_2 
       (.I0(den_reg),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\en[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\en[0]_i_2_n_0 ),
        .Q(en[0]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\en[1]_i_2_n_0 ),
        .Q(en[1]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \en_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\en[2]_i_2_n_0 ),
        .Q(en[2]),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \idx[0]__0_i_1 
       (.I0(di1[5]),
        .I1(di1[4]),
        .O(\idx[0]__0_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0010)) 
    \idx[1]__0_i_1 
       (.I0(\arb_state_reg_n_0_[0] ),
        .I1(\arb_state_reg_n_0_[1] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(\idx[1]__0_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \idx[1]__0_i_2 
       (.I0(di1[4]),
        .I1(di1[5]),
        .O(\idx[1]__0_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[0]__0 
       (.C(drpclk_in),
        .CE(\idx[1]__0_i_1_n_0 ),
        .D(\idx[0]__0_i_1_n_0 ),
        .Q(di1[4]),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \idx_reg[1]__0 
       (.C(drpclk_in),
        .CE(\idx[1]__0_i_1_n_0 ),
        .D(\idx[1]__0_i_2_n_0 ),
        .Q(di1[5]),
        .R(drprst_in_sync));
  LUT6 #(
    .INIT(64'h000002A2AAAA02A2)) 
    rd_i_1
       (.I0(wr_i_3_n_0),
        .I1(\we_reg_n_0_[0] ),
        .I2(di1[4]),
        .I3(\we_reg_n_0_[1] ),
        .I4(di1[5]),
        .I5(\we_reg_n_0_[2] ),
        .O(rd_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(rd_i_1_n_0),
        .Q(rd_reg_n_0),
        .R(drprst_in_sync));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \timeout_cntr[0]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[2] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .O(timeout_cntr[0]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h6660)) 
    \timeout_cntr[1]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[0] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h78787800)) 
    \timeout_cntr[2]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[1] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[2] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[2]));
  LUT6 #(
    .INIT(64'h7F807F807F800000)) 
    \timeout_cntr[3]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[2] ),
        .I1(\timeout_cntr_reg_n_0_[0] ),
        .I2(\timeout_cntr_reg_n_0_[1] ),
        .I3(\timeout_cntr_reg_n_0_[3] ),
        .I4(\drp_state_reg_n_0_[5] ),
        .I5(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[3]));
  LUT6 #(
    .INIT(64'h000000007FFF8000)) 
    \timeout_cntr[4]_i_1 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .I5(DEN_O_i_2_n_0),
        .O(timeout_cntr[4]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h9990)) 
    \timeout_cntr[5]_i_1 
       (.I0(\timeout_cntr[5]_i_2_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[5] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[5]));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    \timeout_cntr[5]_i_2 
       (.I0(\timeout_cntr_reg_n_0_[3] ),
        .I1(\timeout_cntr_reg_n_0_[1] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[2] ),
        .I4(\timeout_cntr_reg_n_0_[4] ),
        .O(\timeout_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h9990)) 
    \timeout_cntr[6]_i_1 
       (.I0(\timeout_cntr[7]_i_4_n_0 ),
        .I1(\timeout_cntr_reg_n_0_[6] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[6]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hD2D2D200)) 
    \timeout_cntr[7]_i_2 
       (.I0(\timeout_cntr_reg_n_0_[6] ),
        .I1(\timeout_cntr[7]_i_4_n_0 ),
        .I2(\timeout_cntr_reg_n_0_[7] ),
        .I3(\drp_state_reg_n_0_[5] ),
        .I4(\drp_state_reg_n_0_[2] ),
        .O(timeout_cntr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE9)) 
    \timeout_cntr[7]_i_3 
       (.I0(Q[1]),
        .I1(\drp_state_reg_n_0_[4] ),
        .I2(\drp_state_reg_n_0_[5] ),
        .I3(\drp_state_reg_n_0_[2] ),
        .I4(Q[0]),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(\timeout_cntr_reg[0]_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \timeout_cntr[7]_i_4 
       (.I0(\timeout_cntr_reg_n_0_[4] ),
        .I1(\timeout_cntr_reg_n_0_[2] ),
        .I2(\timeout_cntr_reg_n_0_[0] ),
        .I3(\timeout_cntr_reg_n_0_[1] ),
        .I4(\timeout_cntr_reg_n_0_[3] ),
        .I5(\timeout_cntr_reg_n_0_[5] ),
        .O(\timeout_cntr[7]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[0] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[0]),
        .Q(\timeout_cntr_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[1] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[1]),
        .Q(\timeout_cntr_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[2] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[2]),
        .Q(\timeout_cntr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[3] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[3]),
        .Q(\timeout_cntr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[4] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[4]),
        .Q(\timeout_cntr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[5] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[5]),
        .Q(\timeout_cntr_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[6] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[6]),
        .Q(\timeout_cntr_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \timeout_cntr_reg[7] 
       (.C(drpclk_in),
        .CE(E),
        .D(timeout_cntr[7]),
        .Q(\timeout_cntr_reg_n_0_[7] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \we[0]_i_1 
       (.I0(drpwe_in),
        .I1(di1[5]),
        .I2(di1[4]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\we[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hA2AA)) 
    \we[1]_i_1 
       (.I0(cal_on_rx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\we[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \we[2]_i_1 
       (.I0(cal_on_tx_drpwe_out),
        .I1(di1[4]),
        .I2(di1[5]),
        .I3(\arb_state_reg[2]_0 ),
        .O(\we[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[0] 
       (.C(drpclk_in),
        .CE(we[0]),
        .D(\we[0]_i_1_n_0 ),
        .Q(\we_reg_n_0_[0] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[1] 
       (.C(drpclk_in),
        .CE(we[1]),
        .D(\we[1]_i_1_n_0 ),
        .Q(\we_reg_n_0_[1] ),
        .R(drprst_in_sync));
  FDRE #(
    .INIT(1'b0)) 
    \we_reg[2] 
       (.C(drpclk_in),
        .CE(we[2]),
        .D(\we[2]_i_1_n_0 ),
        .Q(\we_reg_n_0_[2] ),
        .R(drprst_in_sync));
  LUT4 #(
    .INIT(16'h0006)) 
    wr_i_1
       (.I0(\arb_state_reg_n_0_[1] ),
        .I1(\arb_state_reg_n_0_[0] ),
        .I2(\arb_state_reg_n_0_[3] ),
        .I3(\arb_state_reg_n_0_[2] ),
        .O(wr));
  LUT6 #(
    .INIT(64'hFFE200E200000000)) 
    wr_i_2__0
       (.I0(\we_reg_n_0_[0] ),
        .I1(di1[4]),
        .I2(\we_reg_n_0_[1] ),
        .I3(di1[5]),
        .I4(\we_reg_n_0_[2] ),
        .I5(wr_i_3_n_0),
        .O(wr_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h00000000FFE200E2)) 
    wr_i_3
       (.I0(en[0]),
        .I1(di1[4]),
        .I2(en[1]),
        .I3(di1[5]),
        .I4(en[2]),
        .I5(\arb_state_reg_n_0_[1] ),
        .O(wr_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(wr),
        .D(wr_i_2__0_n_0),
        .Q(wr_reg_n_0),
        .R(drprst_in_sync));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_channel" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_channel
   (rxprgdivresetdone_out,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    rxpmaresetdone_out,
    GTHE4_CHANNEL_RXPMARESETDONE,
    \gen_powergood_delay.intclk_rrst_n_r_reg[0] ,
    GTHE4_CHANNEL_GTPOWERGOOD,
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ,
    \gen_powergood_delay.intclk_rrst_n_r_reg[0]_1 ,
    bufgtce_out,
    bufgtreset_out,
    cpllfbclklost_out,
    GTHE4_CHANNEL_CPLLLOCK,
    cpllrefclklost_out,
    dmonitoroutclk_out,
    GTHE4_CHANNEL_DRPRDY,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtrefclkmonitor_out,
    pcierategen3_out,
    pcierateidle_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    phystatus_out,
    powerpresent_out,
    resetexception_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxckcaldone_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    GTHE4_CHANNEL_RXOUTCLKPCS,
    rxphaligndone_out,
    rxphalignerr_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    GTHE4_CHANNEL_TXSYNCOUT,
    rxdata_out,
    dmonitorout_out,
    GTHE4_CHANNEL_DRPDO,
    pcsrsvdout_out,
    pinrsrvdas_out,
    rxctrl0_out,
    rxctrl1_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    rxclkcorcnt_out,
    rxdatavalid_out,
    rxheadervalid_out,
    rxstartofseq_out,
    txbufstatus_out,
    bufgtcemask_out,
    bufgtrstmask_out,
    rxbufstatus_out,
    rxstatus_out,
    rxchbondo_out,
    rxheader_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdataextendrsvd_out,
    rxmonitorout_out,
    bufgtdiv_out,
    cal_on_rx_debug_out,
    cal_on_rx_debug_out_0,
    cal_on_rx_debug_out_1,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    GTHE4_CHANNEL_CPLLPD,
    GTHE4_CHANNEL_CPLLRESET,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    GTHE4_CHANNEL_DRPEN,
    drprst_in,
    GTHE4_CHANNEL_DRPWE,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    GTHE4_CHANNEL_GTRXRESET,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    GTHE4_CHANNEL_GTTXRESET,
    gttxresetsel_in,
    incpctrl_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    GTHE4_CHANNEL_RXCDRHOLD,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxchbonden_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosovrden_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    GTHE4_CHANNEL_RXPMARESET,
    rxpolarity_in,
    rxprbscntreset_in,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    rxqpien_in,
    GTHE4_CHANNEL_RXRATEMODE,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxtermination_in,
    GTHE4_CHANNEL_RXUSERRDY,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tx8b10ben_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txdccforcestart_in,
    txdccreset_in,
    txdetectrx_in,
    GTHE4_CHANNEL_TXDLYSRESET,
    txelecidle_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txpcsreset_in,
    txpdelecidlemode_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpisopd_in,
    txpmareset_in,
    txpolarity_in,
    txprbsforceerr_in,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    txqpibiasen_in,
    txqpiweakpup_in,
    txratemode_in,
    txswing_in,
    GTHE4_CHANNEL_TXSYNCALLIN,
    GTHE4_CHANNEL_TXUSERRDY,
    txusrclk_in,
    txusrclk2_in,
    gtwiz_userdata_tx_in,
    GTHE4_CHANNEL_DRPDI,
    gtrsvd_in,
    pcsrsvdin_in,
    tstin_in,
    rxdfeagcctrl_in,
    rxelecidlemode_in,
    rxmonitorsel_in,
    GTHE4_CHANNEL_RXPD,
    rxpllclksel_in,
    rxsysclksel_in,
    txdeemph_in,
    txpd_in,
    txpllclksel_in,
    txsysclksel_in,
    cpllrefclksel_in,
    loopback_in,
    rxchbondlevel_in,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    GTHE4_CHANNEL_RXRATE,
    txmargin_in,
    GTHE4_CHANNEL_TXOUTCLKSEL,
    txrate_in,
    rxdfecfokfcnum_in,
    rxprbssel_in,
    txprbssel_in,
    rxchbondi_in,
    txdiffctrl_in,
    txpippmstepsize_in,
    txpostcursor_in,
    txprecursor_in,
    txheader_in,
    rxckcalstart_in,
    txmaincursor_in,
    txsequence_in,
    tx8b10bbypass_in,
    txctrl2_in,
    txdataextendrsvd_in,
    GTHE4_CHANNEL_DRPADDR,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3,
    lopt_4,
    lopt_5,
    lopt_6,
    lopt_7,
    lopt_8,
    lopt_9,
    lopt_10,
    lopt_11,
    lopt_12,
    lopt_13,
    lopt_14,
    lopt_15);
  output [2:0]rxprgdivresetdone_out;
  output [2:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  output [2:0]rxpmaresetdone_out;
  output [2:0]GTHE4_CHANNEL_RXPMARESETDONE;
  output \gen_powergood_delay.intclk_rrst_n_r_reg[0] ;
  output [2:0]GTHE4_CHANNEL_GTPOWERGOOD;
  output \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  output \gen_powergood_delay.intclk_rrst_n_r_reg[0]_1 ;
  output [2:0]bufgtce_out;
  output [2:0]bufgtreset_out;
  output [2:0]cpllfbclklost_out;
  output [2:0]GTHE4_CHANNEL_CPLLLOCK;
  output [2:0]cpllrefclklost_out;
  output [2:0]dmonitoroutclk_out;
  output [2:0]GTHE4_CHANNEL_DRPRDY;
  output [2:0]eyescandataerror_out;
  output [2:0]gthtxn_out;
  output [2:0]gthtxp_out;
  output [2:0]gtrefclkmonitor_out;
  output [2:0]pcierategen3_out;
  output [2:0]pcierateidle_out;
  output [2:0]pciesynctxsyncdone_out;
  output [2:0]pcieusergen3rdy_out;
  output [2:0]pcieuserphystatusrst_out;
  output [2:0]pcieuserratestart_out;
  output [2:0]phystatus_out;
  output [2:0]powerpresent_out;
  output [2:0]resetexception_out;
  output [2:0]rxbyteisaligned_out;
  output [2:0]rxbyterealign_out;
  output [2:0]rxcdrlock_out;
  output [2:0]rxcdrphdone_out;
  output [2:0]rxchanbondseq_out;
  output [2:0]rxchanisaligned_out;
  output [2:0]rxchanrealign_out;
  output [2:0]rxckcaldone_out;
  output [2:0]rxcominitdet_out;
  output [2:0]rxcommadet_out;
  output [2:0]rxcomsasdet_out;
  output [2:0]rxcomwakedet_out;
  output [2:0]rxdlysresetdone_out;
  output [2:0]rxelecidle_out;
  output [2:0]rxlfpstresetdet_out;
  output [2:0]rxlfpsu2lpexitdet_out;
  output [2:0]rxlfpsu3wakedet_out;
  output [2:0]rxosintdone_out;
  output [2:0]rxosintstarted_out;
  output [2:0]rxosintstrobedone_out;
  output [2:0]rxosintstrobestarted_out;
  output [2:0]rxoutclk_out;
  output [2:0]rxoutclkfabric_out;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  output [2:0]rxphaligndone_out;
  output [2:0]rxphalignerr_out;
  output [2:0]rxprbserr_out;
  output [2:0]rxprbslocked_out;
  output [2:0]rxqpisenn_out;
  output [2:0]rxqpisenp_out;
  output [2:0]rxratedone_out;
  output [2:0]rxrecclkout_out;
  output [2:0]rxresetdone_out;
  output [2:0]rxsliderdy_out;
  output [2:0]rxslipdone_out;
  output [2:0]rxslipoutclkrdy_out;
  output [2:0]rxslippmardy_out;
  output [2:0]rxsyncdone_out;
  output [2:0]rxsyncout_out;
  output [2:0]rxvalid_out;
  output [2:0]txcomfinish_out;
  output [2:0]txdccdone_out;
  output [2:0]txdlysresetdone_out;
  output [2:0]txoutclk_out;
  output [2:0]txoutclkfabric_out;
  output [2:0]txoutclkpcs_out;
  output [2:0]txphaligndone_out;
  output [2:0]txphinitdone_out;
  output [2:0]txpmaresetdone_out;
  output [2:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  output [2:0]txqpisenn_out;
  output [2:0]txqpisenp_out;
  output [2:0]txratedone_out;
  output [2:0]txresetdone_out;
  output [2:0]txsyncdone_out;
  output [2:0]GTHE4_CHANNEL_TXSYNCOUT;
  output [383:0]rxdata_out;
  output [47:0]dmonitorout_out;
  output [47:0]GTHE4_CHANNEL_DRPDO;
  output [47:0]pcsrsvdout_out;
  output [47:0]pinrsrvdas_out;
  output [47:0]rxctrl0_out;
  output [47:0]rxctrl1_out;
  output [5:0]pcierateqpllpd_out;
  output [5:0]pcierateqpllreset_out;
  output [5:0]rxclkcorcnt_out;
  output [5:0]rxdatavalid_out;
  output [5:0]rxheadervalid_out;
  output [5:0]rxstartofseq_out;
  output [5:0]txbufstatus_out;
  output [8:0]bufgtcemask_out;
  output [8:0]bufgtrstmask_out;
  output [8:0]rxbufstatus_out;
  output [8:0]rxstatus_out;
  output [14:0]rxchbondo_out;
  output [17:0]rxheader_out;
  output [23:0]rxctrl2_out;
  output [23:0]rxctrl3_out;
  output [23:0]rxdataextendrsvd_out;
  output [23:0]rxmonitorout_out;
  output [26:0]bufgtdiv_out;
  input [0:0]cal_on_rx_debug_out;
  input [0:0]cal_on_rx_debug_out_0;
  input [0:0]cal_on_rx_debug_out_1;
  input [2:0]cdrstepdir_in;
  input [2:0]cdrstepsq_in;
  input [2:0]cdrstepsx_in;
  input [2:0]cfgreset_in;
  input [2:0]clkrsvd0_in;
  input [2:0]clkrsvd1_in;
  input [2:0]cpllfreqlock_in;
  input [2:0]cplllockdetclk_in;
  input [2:0]cplllocken_in;
  input [2:0]GTHE4_CHANNEL_CPLLPD;
  input [2:0]GTHE4_CHANNEL_CPLLRESET;
  input [2:0]dmonfiforeset_in;
  input [2:0]dmonitorclk_in;
  input [2:0]drpclk_in;
  input [2:0]GTHE4_CHANNEL_DRPEN;
  input [2:0]drprst_in;
  input [2:0]GTHE4_CHANNEL_DRPWE;
  input [2:0]eyescanreset_in;
  input [2:0]eyescantrigger_in;
  input [2:0]freqos_in;
  input [2:0]gtgrefclk_in;
  input [2:0]gthrxn_in;
  input [2:0]gthrxp_in;
  input [2:0]gtnorthrefclk0_in;
  input [2:0]gtnorthrefclk1_in;
  input [2:0]gtrefclk0_in;
  input [2:0]gtrefclk1_in;
  input [2:0]GTHE4_CHANNEL_GTRXRESET;
  input [2:0]gtrxresetsel_in;
  input [2:0]gtsouthrefclk0_in;
  input [2:0]gtsouthrefclk1_in;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input [2:0]gttxresetsel_in;
  input [2:0]incpctrl_in;
  input [2:0]pcieeqrxeqadaptdone_in;
  input [2:0]pcierstidle_in;
  input [2:0]pciersttxsyncstart_in;
  input [2:0]pcieuserratedone_in;
  input [2:0]qpll0clk_in;
  input [2:0]qpll0freqlock_in;
  input [2:0]qpll0refclk_in;
  input [2:0]qpll1clk_in;
  input [2:0]qpll1freqlock_in;
  input [2:0]qpll1refclk_in;
  input [2:0]resetovrd_in;
  input [2:0]rx8b10ben_in;
  input [2:0]rxafecfoken_in;
  input [2:0]rxbufreset_in;
  input [2:0]rxcdrfreqreset_in;
  input [2:0]GTHE4_CHANNEL_RXCDRHOLD;
  input [2:0]rxcdrovrden_in;
  input [2:0]rxcdrreset_in;
  input [2:0]rxchbonden_in;
  input [2:0]rxchbondmaster_in;
  input [2:0]rxchbondslave_in;
  input [2:0]rxckcalreset_in;
  input [2:0]rxcommadeten_in;
  input [2:0]rxdfeagchold_in;
  input [2:0]rxdfeagcovrden_in;
  input [2:0]rxdfecfokfen_in;
  input [2:0]rxdfecfokfpulse_in;
  input [2:0]rxdfecfokhold_in;
  input [2:0]rxdfecfokovren_in;
  input [2:0]rxdfekhhold_in;
  input [2:0]rxdfekhovrden_in;
  input [2:0]rxdfelfhold_in;
  input [2:0]rxdfelfovrden_in;
  input [2:0]rxdfelpmreset_in;
  input [2:0]rxdfetap10hold_in;
  input [2:0]rxdfetap10ovrden_in;
  input [2:0]rxdfetap11hold_in;
  input [2:0]rxdfetap11ovrden_in;
  input [2:0]rxdfetap12hold_in;
  input [2:0]rxdfetap12ovrden_in;
  input [2:0]rxdfetap13hold_in;
  input [2:0]rxdfetap13ovrden_in;
  input [2:0]rxdfetap14hold_in;
  input [2:0]rxdfetap14ovrden_in;
  input [2:0]rxdfetap15hold_in;
  input [2:0]rxdfetap15ovrden_in;
  input [2:0]rxdfetap2hold_in;
  input [2:0]rxdfetap2ovrden_in;
  input [2:0]rxdfetap3hold_in;
  input [2:0]rxdfetap3ovrden_in;
  input [2:0]rxdfetap4hold_in;
  input [2:0]rxdfetap4ovrden_in;
  input [2:0]rxdfetap5hold_in;
  input [2:0]rxdfetap5ovrden_in;
  input [2:0]rxdfetap6hold_in;
  input [2:0]rxdfetap6ovrden_in;
  input [2:0]rxdfetap7hold_in;
  input [2:0]rxdfetap7ovrden_in;
  input [2:0]rxdfetap8hold_in;
  input [2:0]rxdfetap8ovrden_in;
  input [2:0]rxdfetap9hold_in;
  input [2:0]rxdfetap9ovrden_in;
  input [2:0]rxdfeuthold_in;
  input [2:0]rxdfeutovrden_in;
  input [2:0]rxdfevphold_in;
  input [2:0]rxdfevpovrden_in;
  input [2:0]rxdfexyden_in;
  input [2:0]rxdlybypass_in;
  input [2:0]rxdlyen_in;
  input [2:0]rxdlyovrden_in;
  input [2:0]rxdlysreset_in;
  input [2:0]rxeqtraining_in;
  input [2:0]rxgearboxslip_in;
  input [2:0]rxlatclk_in;
  input [2:0]rxlpmen_in;
  input [2:0]rxlpmgchold_in;
  input [2:0]rxlpmgcovrden_in;
  input [2:0]rxlpmhfhold_in;
  input [2:0]rxlpmhfovrden_in;
  input [2:0]rxlpmlfhold_in;
  input [2:0]rxlpmlfklovrden_in;
  input [2:0]rxlpmoshold_in;
  input [2:0]rxlpmosovrden_in;
  input [2:0]rxmcommaalignen_in;
  input [2:0]rxoobreset_in;
  input [2:0]rxoscalreset_in;
  input [2:0]rxoshold_in;
  input [2:0]rxosovrden_in;
  input [2:0]rxpcommaalignen_in;
  input [2:0]rxpcsreset_in;
  input [2:0]rxphalign_in;
  input [2:0]rxphalignen_in;
  input [2:0]rxphdlypd_in;
  input [2:0]rxphdlyreset_in;
  input [2:0]rxphovrden_in;
  input [2:0]GTHE4_CHANNEL_RXPMARESET;
  input [2:0]rxpolarity_in;
  input [2:0]rxprbscntreset_in;
  input [2:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  input [2:0]rxqpien_in;
  input [2:0]GTHE4_CHANNEL_RXRATEMODE;
  input [2:0]rxslide_in;
  input [2:0]rxslipoutclk_in;
  input [2:0]rxslippma_in;
  input [2:0]rxsyncallin_in;
  input [2:0]rxsyncin_in;
  input [2:0]rxsyncmode_in;
  input [2:0]rxtermination_in;
  input [0:0]GTHE4_CHANNEL_RXUSERRDY;
  input [2:0]rxusrclk_in;
  input [2:0]rxusrclk2_in;
  input [2:0]sigvalidclk_in;
  input [2:0]tx8b10ben_in;
  input [2:0]txcominit_in;
  input [2:0]txcomsas_in;
  input [2:0]txcomwake_in;
  input [2:0]txdccforcestart_in;
  input [2:0]txdccreset_in;
  input [2:0]txdetectrx_in;
  input [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  input [2:0]txelecidle_in;
  input [2:0]txinhibit_in;
  input [2:0]txlatclk_in;
  input [2:0]txlfpstreset_in;
  input [2:0]txlfpsu2lpexit_in;
  input [2:0]txlfpsu3wake_in;
  input [2:0]txmuxdcdexhold_in;
  input [2:0]txmuxdcdorwren_in;
  input [2:0]txoneszeros_in;
  input [2:0]txpcsreset_in;
  input [2:0]txpdelecidlemode_in;
  input [2:0]txpippmen_in;
  input [2:0]txpippmovrden_in;
  input [2:0]txpippmpd_in;
  input [2:0]txpippmsel_in;
  input [2:0]txpisopd_in;
  input [2:0]txpmareset_in;
  input [2:0]txpolarity_in;
  input [2:0]txprbsforceerr_in;
  input [2:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  input [2:0]txqpibiasen_in;
  input [2:0]txqpiweakpup_in;
  input [2:0]txratemode_in;
  input [2:0]txswing_in;
  input [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input [2:0]txusrclk_in;
  input [2:0]txusrclk2_in;
  input [59:0]gtwiz_userdata_tx_in;
  input [47:0]GTHE4_CHANNEL_DRPDI;
  input [47:0]gtrsvd_in;
  input [47:0]pcsrsvdin_in;
  input [59:0]tstin_in;
  input [5:0]rxdfeagcctrl_in;
  input [5:0]rxelecidlemode_in;
  input [5:0]rxmonitorsel_in;
  input [5:0]GTHE4_CHANNEL_RXPD;
  input [5:0]rxpllclksel_in;
  input [5:0]rxsysclksel_in;
  input [5:0]txdeemph_in;
  input [5:0]txpd_in;
  input [5:0]txpllclksel_in;
  input [5:0]txsysclksel_in;
  input [8:0]cpllrefclksel_in;
  input [8:0]loopback_in;
  input [8:0]rxchbondlevel_in;
  input [8:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  input [8:0]GTHE4_CHANNEL_RXRATE;
  input [8:0]txmargin_in;
  input [8:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  input [8:0]txrate_in;
  input [11:0]rxdfecfokfcnum_in;
  input [11:0]rxprbssel_in;
  input [11:0]txprbssel_in;
  input [14:0]rxchbondi_in;
  input [14:0]txdiffctrl_in;
  input [14:0]txpippmstepsize_in;
  input [14:0]txpostcursor_in;
  input [14:0]txprecursor_in;
  input [17:0]txheader_in;
  input [20:0]rxckcalstart_in;
  input [20:0]txmaincursor_in;
  input [20:0]txsequence_in;
  input [23:0]tx8b10bbypass_in;
  input [23:0]txctrl2_in;
  input [23:0]txdataextendrsvd_in;
  input [29:0]GTHE4_CHANNEL_DRPADDR;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;
  input lopt_4;
  output lopt_5;
  output lopt_6;
  input lopt_7;
  output lopt_8;
  output lopt_9;
  output lopt_10;
  output lopt_11;
  output lopt_12;
  output lopt_13;
  output lopt_14;
  output lopt_15;

  wire [2:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [2:0]GTHE4_CHANNEL_CPLLPD;
  wire [2:0]GTHE4_CHANNEL_CPLLRESET;
  wire [29:0]GTHE4_CHANNEL_DRPADDR;
  wire [47:0]GTHE4_CHANNEL_DRPDI;
  wire [47:0]GTHE4_CHANNEL_DRPDO;
  wire [2:0]GTHE4_CHANNEL_DRPEN;
  wire [2:0]GTHE4_CHANNEL_DRPRDY;
  wire [2:0]GTHE4_CHANNEL_DRPWE;
  wire [2:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [2:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [2:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKPCS;
  wire [8:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [5:0]GTHE4_CHANNEL_RXPD;
  wire [2:0]GTHE4_CHANNEL_RXPMARESET;
  wire [2:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [2:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [2:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [8:0]GTHE4_CHANNEL_RXRATE;
  wire [2:0]GTHE4_CHANNEL_RXRATEMODE;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire [8:0]GTHE4_CHANNEL_TXOUTCLKSEL;
  wire [2:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [2:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  wire [2:0]GTHE4_CHANNEL_TXSYNCOUT;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire [2:0]bufgtce_out;
  wire [8:0]bufgtcemask_out;
  wire [26:0]bufgtdiv_out;
  wire [2:0]bufgtreset_out;
  wire [8:0]bufgtrstmask_out;
  wire [0:0]cal_on_rx_debug_out;
  wire [0:0]cal_on_rx_debug_out_0;
  wire [0:0]cal_on_rx_debug_out_1;
  wire [2:0]cdrstepdir_in;
  wire [2:0]cdrstepsq_in;
  wire [2:0]cdrstepsx_in;
  wire [2:0]cfgreset_in;
  wire [2:0]clkrsvd0_in;
  wire [2:0]clkrsvd1_in;
  wire [2:0]cpllfbclklost_out;
  wire [2:0]cpllfreqlock_in;
  wire [2:0]cplllockdetclk_in;
  wire [2:0]cplllocken_in;
  wire [2:0]cpllrefclklost_out;
  wire [8:0]cpllrefclksel_in;
  wire [2:0]dmonfiforeset_in;
  wire [2:0]dmonitorclk_in;
  wire [47:0]dmonitorout_out;
  wire [2:0]dmonitoroutclk_out;
  wire [2:0]drpclk_in;
  wire [2:0]drprst_in;
  wire [2:0]eyescandataerror_out;
  wire [2:0]eyescanreset_in;
  wire [2:0]eyescantrigger_in;
  wire [2:0]freqos_in;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[0] ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ;
  wire \gen_powergood_delay.intclk_rrst_n_r_reg[0]_1 ;
  wire [2:0]gtgrefclk_in;
  wire [2:0]gthrxn_in;
  wire [2:0]gthrxp_in;
  wire [2:0]gthtxn_out;
  wire [2:0]gthtxp_out;
  wire [2:0]gtnorthrefclk0_in;
  wire [2:0]gtnorthrefclk1_in;
  wire [2:0]gtrefclk0_in;
  wire [2:0]gtrefclk1_in;
  wire [2:0]gtrefclkmonitor_out;
  wire [47:0]gtrsvd_in;
  wire [2:0]gtrxresetsel_in;
  wire [2:0]gtsouthrefclk0_in;
  wire [2:0]gtsouthrefclk1_in;
  wire [2:0]gttxresetsel_in;
  wire [59:0]gtwiz_userdata_tx_in;
  wire [2:0]incpctrl_in;
  wire [8:0]loopback_in;
  wire lopt;
  wire lopt_1;
  wire \^lopt_2 ;
  wire \^lopt_3 ;
  wire [2:0]pcieeqrxeqadaptdone_in;
  wire [2:0]pcierategen3_out;
  wire [2:0]pcierateidle_out;
  wire [5:0]pcierateqpllpd_out;
  wire [5:0]pcierateqpllreset_out;
  wire [2:0]pcierstidle_in;
  wire [2:0]pciersttxsyncstart_in;
  wire [2:0]pciesynctxsyncdone_out;
  wire [2:0]pcieusergen3rdy_out;
  wire [2:0]pcieuserphystatusrst_out;
  wire [2:0]pcieuserratedone_in;
  wire [2:0]pcieuserratestart_out;
  wire [47:0]pcsrsvdin_in;
  wire [47:0]pcsrsvdout_out;
  wire [2:0]phystatus_out;
  wire [47:0]pinrsrvdas_out;
  wire [2:0]powerpresent_out;
  wire [2:0]qpll0clk_in;
  wire [2:0]qpll0freqlock_in;
  wire [2:0]qpll0refclk_in;
  wire [2:0]qpll1clk_in;
  wire [2:0]qpll1freqlock_in;
  wire [2:0]qpll1refclk_in;
  wire [2:0]resetexception_out;
  wire [2:0]resetovrd_in;
  wire [2:0]rx8b10ben_in;
  wire [2:0]rxafecfoken_in;
  wire [2:0]rxbufreset_in;
  wire [8:0]rxbufstatus_out;
  wire [2:0]rxbyteisaligned_out;
  wire [2:0]rxbyterealign_out;
  wire [2:0]rxcdrfreqreset_in;
  wire [2:0]rxcdrlock_out;
  wire [2:0]rxcdrovrden_in;
  wire [2:0]rxcdrphdone_out;
  wire [2:0]rxcdrreset_in;
  wire [2:0]rxchanbondseq_out;
  wire [2:0]rxchanisaligned_out;
  wire [2:0]rxchanrealign_out;
  wire [2:0]rxchbonden_in;
  wire [14:0]rxchbondi_in;
  wire [8:0]rxchbondlevel_in;
  wire [2:0]rxchbondmaster_in;
  wire [14:0]rxchbondo_out;
  wire [2:0]rxchbondslave_in;
  wire [2:0]rxckcaldone_out;
  wire [2:0]rxckcalreset_in;
  wire [20:0]rxckcalstart_in;
  wire [5:0]rxclkcorcnt_out;
  wire [2:0]rxcominitdet_out;
  wire [2:0]rxcommadet_out;
  wire [2:0]rxcommadeten_in;
  wire [2:0]rxcomsasdet_out;
  wire [2:0]rxcomwakedet_out;
  wire [47:0]rxctrl0_out;
  wire [47:0]rxctrl1_out;
  wire [23:0]rxctrl2_out;
  wire [23:0]rxctrl3_out;
  wire [383:0]rxdata_out;
  wire [23:0]rxdataextendrsvd_out;
  wire [5:0]rxdatavalid_out;
  wire [5:0]rxdfeagcctrl_in;
  wire [2:0]rxdfeagchold_in;
  wire [2:0]rxdfeagcovrden_in;
  wire [11:0]rxdfecfokfcnum_in;
  wire [2:0]rxdfecfokfen_in;
  wire [2:0]rxdfecfokfpulse_in;
  wire [2:0]rxdfecfokhold_in;
  wire [2:0]rxdfecfokovren_in;
  wire [2:0]rxdfekhhold_in;
  wire [2:0]rxdfekhovrden_in;
  wire [2:0]rxdfelfhold_in;
  wire [2:0]rxdfelfovrden_in;
  wire [2:0]rxdfelpmreset_in;
  wire [2:0]rxdfetap10hold_in;
  wire [2:0]rxdfetap10ovrden_in;
  wire [2:0]rxdfetap11hold_in;
  wire [2:0]rxdfetap11ovrden_in;
  wire [2:0]rxdfetap12hold_in;
  wire [2:0]rxdfetap12ovrden_in;
  wire [2:0]rxdfetap13hold_in;
  wire [2:0]rxdfetap13ovrden_in;
  wire [2:0]rxdfetap14hold_in;
  wire [2:0]rxdfetap14ovrden_in;
  wire [2:0]rxdfetap15hold_in;
  wire [2:0]rxdfetap15ovrden_in;
  wire [2:0]rxdfetap2hold_in;
  wire [2:0]rxdfetap2ovrden_in;
  wire [2:0]rxdfetap3hold_in;
  wire [2:0]rxdfetap3ovrden_in;
  wire [2:0]rxdfetap4hold_in;
  wire [2:0]rxdfetap4ovrden_in;
  wire [2:0]rxdfetap5hold_in;
  wire [2:0]rxdfetap5ovrden_in;
  wire [2:0]rxdfetap6hold_in;
  wire [2:0]rxdfetap6ovrden_in;
  wire [2:0]rxdfetap7hold_in;
  wire [2:0]rxdfetap7ovrden_in;
  wire [2:0]rxdfetap8hold_in;
  wire [2:0]rxdfetap8ovrden_in;
  wire [2:0]rxdfetap9hold_in;
  wire [2:0]rxdfetap9ovrden_in;
  wire [2:0]rxdfeuthold_in;
  wire [2:0]rxdfeutovrden_in;
  wire [2:0]rxdfevphold_in;
  wire [2:0]rxdfevpovrden_in;
  wire [2:0]rxdfexyden_in;
  wire [2:0]rxdlybypass_in;
  wire [2:0]rxdlyen_in;
  wire [2:0]rxdlyovrden_in;
  wire [2:0]rxdlysreset_in;
  wire [2:0]rxdlysresetdone_out;
  wire [2:0]rxelecidle_out;
  wire [5:0]rxelecidlemode_in;
  wire [2:0]rxeqtraining_in;
  wire [2:0]rxgearboxslip_in;
  wire [17:0]rxheader_out;
  wire [5:0]rxheadervalid_out;
  wire [2:0]rxlatclk_in;
  wire [2:0]rxlfpstresetdet_out;
  wire [2:0]rxlfpsu2lpexitdet_out;
  wire [2:0]rxlfpsu3wakedet_out;
  wire [2:0]rxlpmen_in;
  wire [2:0]rxlpmgchold_in;
  wire [2:0]rxlpmgcovrden_in;
  wire [2:0]rxlpmhfhold_in;
  wire [2:0]rxlpmhfovrden_in;
  wire [2:0]rxlpmlfhold_in;
  wire [2:0]rxlpmlfklovrden_in;
  wire [2:0]rxlpmoshold_in;
  wire [2:0]rxlpmosovrden_in;
  wire [2:0]rxmcommaalignen_in;
  wire [23:0]rxmonitorout_out;
  wire [5:0]rxmonitorsel_in;
  wire [2:0]rxoobreset_in;
  wire [2:0]rxoscalreset_in;
  wire [2:0]rxoshold_in;
  wire [2:0]rxosintdone_out;
  wire [2:0]rxosintstarted_out;
  wire [2:0]rxosintstrobedone_out;
  wire [2:0]rxosintstrobestarted_out;
  wire [2:0]rxosovrden_in;
  wire [2:0]rxoutclk_out;
  wire [2:0]rxoutclkfabric_out;
  wire [2:0]rxpcommaalignen_in;
  wire [2:0]rxpcsreset_in;
  wire [2:0]rxphalign_in;
  wire [2:0]rxphaligndone_out;
  wire [2:0]rxphalignen_in;
  wire [2:0]rxphalignerr_out;
  wire [2:0]rxphdlypd_in;
  wire [2:0]rxphdlyreset_in;
  wire [2:0]rxphovrden_in;
  wire [5:0]rxpllclksel_in;
  wire [2:0]rxpmaresetdone_out;
  wire [2:0]rxpolarity_in;
  wire [2:0]rxprbscntreset_in;
  wire [2:0]rxprbserr_out;
  wire [2:0]rxprbslocked_out;
  wire [11:0]rxprbssel_in;
  wire [2:0]rxprgdivresetdone_out;
  wire [2:0]rxqpien_in;
  wire [2:0]rxqpisenn_out;
  wire [2:0]rxqpisenp_out;
  wire [2:0]rxratedone_out;
  wire [2:0]rxrecclkout_out;
  wire [2:0]rxresetdone_out;
  wire [2:0]rxslide_in;
  wire [2:0]rxsliderdy_out;
  wire [2:0]rxslipdone_out;
  wire [2:0]rxslipoutclk_in;
  wire [2:0]rxslipoutclkrdy_out;
  wire [2:0]rxslippma_in;
  wire [2:0]rxslippmardy_out;
  wire [5:0]rxstartofseq_out;
  wire [8:0]rxstatus_out;
  wire [2:0]rxsyncallin_in;
  wire [2:0]rxsyncdone_out;
  wire [2:0]rxsyncin_in;
  wire [2:0]rxsyncmode_in;
  wire [2:0]rxsyncout_out;
  wire [5:0]rxsysclksel_in;
  wire [2:0]rxtermination_in;
  wire [2:0]rxusrclk2_in;
  wire [2:0]rxusrclk_in;
  wire [2:0]rxvalid_out;
  wire [2:0]sigvalidclk_in;
  wire [59:0]tstin_in;
  wire [23:0]tx8b10bbypass_in;
  wire [2:0]tx8b10ben_in;
  wire [5:0]txbufstatus_out;
  wire [2:0]txcomfinish_out;
  wire [2:0]txcominit_in;
  wire [2:0]txcomsas_in;
  wire [2:0]txcomwake_in;
  wire [23:0]txctrl2_in;
  wire [23:0]txdataextendrsvd_in;
  wire [2:0]txdccdone_out;
  wire [2:0]txdccforcestart_in;
  wire [2:0]txdccreset_in;
  wire [5:0]txdeemph_in;
  wire [2:0]txdetectrx_in;
  wire [14:0]txdiffctrl_in;
  wire [2:0]txdlysresetdone_out;
  wire [2:0]txelecidle_in;
  wire [17:0]txheader_in;
  wire [2:0]txinhibit_in;
  wire [2:0]txlatclk_in;
  wire [2:0]txlfpstreset_in;
  wire [2:0]txlfpsu2lpexit_in;
  wire [2:0]txlfpsu3wake_in;
  wire [20:0]txmaincursor_in;
  wire [8:0]txmargin_in;
  wire [2:0]txmuxdcdexhold_in;
  wire [2:0]txmuxdcdorwren_in;
  wire [2:0]txoneszeros_in;
  wire [2:0]txoutclk_out;
  wire [2:0]txoutclkfabric_out;
  wire [2:0]txoutclkpcs_out;
  wire [2:0]txpcsreset_in;
  wire [5:0]txpd_in;
  wire [2:0]txpdelecidlemode_in;
  wire [2:0]txphaligndone_out;
  wire [2:0]txphinitdone_out;
  wire [2:0]txpippmen_in;
  wire [2:0]txpippmovrden_in;
  wire [2:0]txpippmpd_in;
  wire [2:0]txpippmsel_in;
  wire [14:0]txpippmstepsize_in;
  wire [2:0]txpisopd_in;
  wire [5:0]txpllclksel_in;
  wire [2:0]txpmareset_in;
  wire [2:0]txpmaresetdone_out;
  wire [2:0]txpolarity_in;
  wire [14:0]txpostcursor_in;
  wire [2:0]txprbsforceerr_in;
  wire [11:0]txprbssel_in;
  wire [14:0]txprecursor_in;
  wire [2:0]txqpibiasen_in;
  wire [2:0]txqpisenn_out;
  wire [2:0]txqpisenp_out;
  wire [2:0]txqpiweakpup_in;
  wire [8:0]txrate_in;
  wire [2:0]txratedone_out;
  wire [2:0]txratemode_in;
  wire [2:0]txresetdone_out;
  wire [20:0]txsequence_in;
  wire [2:0]txswing_in;
  wire [2:0]txsyncdone_out;
  wire [5:0]txsysclksel_in;
  wire [2:0]txusrclk2_in;
  wire [2:0]txusrclk_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;
  wire xlnx_opt__10;
  wire xlnx_opt__11;
  wire xlnx_opt__2;
  wire xlnx_opt__3;
  wire xlnx_opt__4;
  wire xlnx_opt__5;
  wire xlnx_opt__6;
  wire xlnx_opt__7;
  wire xlnx_opt__8;
  wire xlnx_opt__9;

  assign \^lopt_2  = lopt_4;
  assign \^lopt_3  = lopt_7;
  assign lopt_10 = xlnx_opt__6;
  assign lopt_11 = xlnx_opt__7;
  assign lopt_12 = xlnx_opt__8;
  assign lopt_13 = xlnx_opt__9;
  assign lopt_14 = xlnx_opt__10;
  assign lopt_15 = xlnx_opt__11;
  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  assign lopt_5 = xlnx_opt__2;
  assign lopt_6 = xlnx_opt__3;
  assign lopt_8 = xlnx_opt__4;
  assign lopt_9 = xlnx_opt__5;
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(rxoutclk_out[0]),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  BUFG_GT_SYNC BUFG_GT_SYNC_1
       (.CE(lopt),
        .CESYNC(xlnx_opt__2),
        .CLK(txoutclk_out[0]),
        .CLR(\^lopt_2 ),
        .CLRSYNC(xlnx_opt__3));
  BUFG_GT_SYNC BUFG_GT_SYNC_2
       (.CE(\^lopt_3 ),
        .CESYNC(xlnx_opt__4),
        .CLK(rxoutclk_out[1]),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__5));
  BUFG_GT_SYNC BUFG_GT_SYNC_3
       (.CE(\^lopt_3 ),
        .CESYNC(xlnx_opt__6),
        .CLK(txoutclk_out[1]),
        .CLR(\^lopt_2 ),
        .CLRSYNC(xlnx_opt__7));
  BUFG_GT_SYNC BUFG_GT_SYNC_4
       (.CE(\^lopt_3 ),
        .CESYNC(xlnx_opt__8),
        .CLK(rxoutclk_out[2]),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__9));
  BUFG_GT_SYNC BUFG_GT_SYNC_5
       (.CE(\^lopt_3 ),
        .CESYNC(xlnx_opt__10),
        .CLK(txoutclk_out[2]),
        .CLR(\^lopt_2 ),
        .CLRSYNC(xlnx_opt__11));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2 
       (.I0(GTHE4_CHANNEL_GTPOWERGOOD[0]),
        .O(\gen_powergood_delay.intclk_rrst_n_r_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__0 
       (.I0(GTHE4_CHANNEL_GTPOWERGOOD[1]),
        .O(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_2__1 
       (.I0(GTHE4_CHANNEL_GTPOWERGOOD[2]),
        .O(\gen_powergood_delay.intclk_rrst_n_r_reg[0]_1 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h443C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0000),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(6),
    .CLK_COR_MIN_LAT(4),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(1),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0269),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h1300),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(12),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b1001),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b1010),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0323),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h0000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(12),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b1),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0200),
    .TX_PI_BIASSET(2),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXUSR"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out[0]),
        .BUFGTCEMASK(bufgtcemask_out[2:0]),
        .BUFGTDIV(bufgtdiv_out[8:0]),
        .BUFGTRESET(bufgtreset_out[0]),
        .BUFGTRSTMASK(bufgtrstmask_out[2:0]),
        .CDRSTEPDIR(cdrstepdir_in[0]),
        .CDRSTEPSQ(cdrstepsq_in[0]),
        .CDRSTEPSX(cdrstepsx_in[0]),
        .CFGRESET(cfgreset_in[0]),
        .CLKRSVD0(clkrsvd0_in[0]),
        .CLKRSVD1(clkrsvd1_in[0]),
        .CPLLFBCLKLOST(cpllfbclklost_out[0]),
        .CPLLFREQLOCK(cpllfreqlock_in[0]),
        .CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK[0]),
        .CPLLLOCKDETCLK(cplllockdetclk_in[0]),
        .CPLLLOCKEN(cplllocken_in[0]),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD[0]),
        .CPLLREFCLKLOST(cpllrefclklost_out[0]),
        .CPLLREFCLKSEL(cpllrefclksel_in[2:0]),
        .CPLLRESET(GTHE4_CHANNEL_CPLLRESET[0]),
        .DMONFIFORESET(dmonfiforeset_in[0]),
        .DMONITORCLK(dmonitorclk_in[0]),
        .DMONITOROUT(dmonitorout_out[15:0]),
        .DMONITOROUTCLK(dmonitoroutclk_out[0]),
        .DRPADDR(GTHE4_CHANNEL_DRPADDR[9:0]),
        .DRPCLK(drpclk_in[0]),
        .DRPDI(GTHE4_CHANNEL_DRPDI[15:0]),
        .DRPDO(GTHE4_CHANNEL_DRPDO[15:0]),
        .DRPEN(GTHE4_CHANNEL_DRPEN[0]),
        .DRPRDY(GTHE4_CHANNEL_DRPRDY[0]),
        .DRPRST(drprst_in[0]),
        .DRPWE(GTHE4_CHANNEL_DRPWE[0]),
        .EYESCANDATAERROR(eyescandataerror_out[0]),
        .EYESCANRESET(eyescanreset_in[0]),
        .EYESCANTRIGGER(eyescantrigger_in[0]),
        .FREQOS(freqos_in[0]),
        .GTGREFCLK(gtgrefclk_in[0]),
        .GTHRXN(gthrxn_in[0]),
        .GTHRXP(gthrxp_in[0]),
        .GTHTXN(gthtxn_out[0]),
        .GTHTXP(gthtxp_out[0]),
        .GTNORTHREFCLK0(gtnorthrefclk0_in[0]),
        .GTNORTHREFCLK1(gtnorthrefclk1_in[0]),
        .GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD[0]),
        .GTREFCLK0(gtrefclk0_in[0]),
        .GTREFCLK1(gtrefclk1_in[0]),
        .GTREFCLKMONITOR(gtrefclkmonitor_out[0]),
        .GTRSVD(gtrsvd_in[15:0]),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET[0]),
        .GTRXRESETSEL(gtrxresetsel_in[0]),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in[0]),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in[0]),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(gttxresetsel_in[0]),
        .INCPCTRL(incpctrl_in[0]),
        .LOOPBACK(loopback_in[2:0]),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in[0]),
        .PCIERATEGEN3(pcierategen3_out[0]),
        .PCIERATEIDLE(pcierateidle_out[0]),
        .PCIERATEQPLLPD(pcierateqpllpd_out[1:0]),
        .PCIERATEQPLLRESET(pcierateqpllreset_out[1:0]),
        .PCIERSTIDLE(pcierstidle_in[0]),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in[0]),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[0]),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out[0]),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out[0]),
        .PCIEUSERRATEDONE(pcieuserratedone_in[0]),
        .PCIEUSERRATESTART(pcieuserratestart_out[0]),
        .PCSRSVDIN(pcsrsvdin_in[15:0]),
        .PCSRSVDOUT(pcsrsvdout_out[15:0]),
        .PHYSTATUS(phystatus_out[0]),
        .PINRSRVDAS(pinrsrvdas_out[15:0]),
        .POWERPRESENT(powerpresent_out[0]),
        .QPLL0CLK(qpll0clk_in[0]),
        .QPLL0FREQLOCK(qpll0freqlock_in[0]),
        .QPLL0REFCLK(qpll0refclk_in[0]),
        .QPLL1CLK(qpll1clk_in[0]),
        .QPLL1FREQLOCK(qpll1freqlock_in[0]),
        .QPLL1REFCLK(qpll1refclk_in[0]),
        .RESETEXCEPTION(resetexception_out[0]),
        .RESETOVRD(resetovrd_in[0]),
        .RX8B10BEN(rx8b10ben_in[0]),
        .RXAFECFOKEN(rxafecfoken_in[0]),
        .RXBUFRESET(rxbufreset_in[0]),
        .RXBUFSTATUS(rxbufstatus_out[2:0]),
        .RXBYTEISALIGNED(rxbyteisaligned_out[0]),
        .RXBYTEREALIGN(rxbyterealign_out[0]),
        .RXCDRFREQRESET(rxcdrfreqreset_in[0]),
        .RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD[0]),
        .RXCDRLOCK(rxcdrlock_out[0]),
        .RXCDROVRDEN(rxcdrovrden_in[0]),
        .RXCDRPHDONE(rxcdrphdone_out[0]),
        .RXCDRRESET(rxcdrreset_in[0]),
        .RXCHANBONDSEQ(rxchanbondseq_out[0]),
        .RXCHANISALIGNED(rxchanisaligned_out[0]),
        .RXCHANREALIGN(rxchanrealign_out[0]),
        .RXCHBONDEN(rxchbonden_in[0]),
        .RXCHBONDI(rxchbondi_in[4:0]),
        .RXCHBONDLEVEL(rxchbondlevel_in[2:0]),
        .RXCHBONDMASTER(rxchbondmaster_in[0]),
        .RXCHBONDO(rxchbondo_out[4:0]),
        .RXCHBONDSLAVE(rxchbondslave_in[0]),
        .RXCKCALDONE(rxckcaldone_out[0]),
        .RXCKCALRESET(rxckcalreset_in[0]),
        .RXCKCALSTART(rxckcalstart_in[6:0]),
        .RXCLKCORCNT(rxclkcorcnt_out[1:0]),
        .RXCOMINITDET(rxcominitdet_out[0]),
        .RXCOMMADET(rxcommadet_out[0]),
        .RXCOMMADETEN(rxcommadeten_in[0]),
        .RXCOMSASDET(rxcomsasdet_out[0]),
        .RXCOMWAKEDET(rxcomwakedet_out[0]),
        .RXCTRL0(rxctrl0_out[15:0]),
        .RXCTRL1(rxctrl1_out[15:0]),
        .RXCTRL2(rxctrl2_out[7:0]),
        .RXCTRL3(rxctrl3_out[7:0]),
        .RXDATA(rxdata_out[127:0]),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out[7:0]),
        .RXDATAVALID(rxdatavalid_out[1:0]),
        .RXDFEAGCCTRL(rxdfeagcctrl_in[1:0]),
        .RXDFEAGCHOLD(rxdfeagchold_in[0]),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in[0]),
        .RXDFECFOKFCNUM(rxdfecfokfcnum_in[3:0]),
        .RXDFECFOKFEN(rxdfecfokfen_in[0]),
        .RXDFECFOKFPULSE(rxdfecfokfpulse_in[0]),
        .RXDFECFOKHOLD(rxdfecfokhold_in[0]),
        .RXDFECFOKOVREN(rxdfecfokovren_in[0]),
        .RXDFEKHHOLD(rxdfekhhold_in[0]),
        .RXDFEKHOVRDEN(rxdfekhovrden_in[0]),
        .RXDFELFHOLD(rxdfelfhold_in[0]),
        .RXDFELFOVRDEN(rxdfelfovrden_in[0]),
        .RXDFELPMRESET(rxdfelpmreset_in[0]),
        .RXDFETAP10HOLD(rxdfetap10hold_in[0]),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in[0]),
        .RXDFETAP11HOLD(rxdfetap11hold_in[0]),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in[0]),
        .RXDFETAP12HOLD(rxdfetap12hold_in[0]),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in[0]),
        .RXDFETAP13HOLD(rxdfetap13hold_in[0]),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in[0]),
        .RXDFETAP14HOLD(rxdfetap14hold_in[0]),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in[0]),
        .RXDFETAP15HOLD(rxdfetap15hold_in[0]),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in[0]),
        .RXDFETAP2HOLD(rxdfetap2hold_in[0]),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in[0]),
        .RXDFETAP3HOLD(rxdfetap3hold_in[0]),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in[0]),
        .RXDFETAP4HOLD(rxdfetap4hold_in[0]),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in[0]),
        .RXDFETAP5HOLD(rxdfetap5hold_in[0]),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in[0]),
        .RXDFETAP6HOLD(rxdfetap6hold_in[0]),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in[0]),
        .RXDFETAP7HOLD(rxdfetap7hold_in[0]),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in[0]),
        .RXDFETAP8HOLD(rxdfetap8hold_in[0]),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in[0]),
        .RXDFETAP9HOLD(rxdfetap9hold_in[0]),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in[0]),
        .RXDFEUTHOLD(rxdfeuthold_in[0]),
        .RXDFEUTOVRDEN(rxdfeutovrden_in[0]),
        .RXDFEVPHOLD(rxdfevphold_in[0]),
        .RXDFEVPOVRDEN(rxdfevpovrden_in[0]),
        .RXDFEXYDEN(rxdfexyden_in[0]),
        .RXDLYBYPASS(rxdlybypass_in[0]),
        .RXDLYEN(rxdlyen_in[0]),
        .RXDLYOVRDEN(rxdlyovrden_in[0]),
        .RXDLYSRESET(rxdlysreset_in[0]),
        .RXDLYSRESETDONE(rxdlysresetdone_out[0]),
        .RXELECIDLE(rxelecidle_out[0]),
        .RXELECIDLEMODE(rxelecidlemode_in[1:0]),
        .RXEQTRAINING(rxeqtraining_in[0]),
        .RXGEARBOXSLIP(rxgearboxslip_in[0]),
        .RXHEADER(rxheader_out[5:0]),
        .RXHEADERVALID(rxheadervalid_out[1:0]),
        .RXLATCLK(rxlatclk_in[0]),
        .RXLFPSTRESETDET(rxlfpstresetdet_out[0]),
        .RXLFPSU2LPEXITDET(rxlfpsu2lpexitdet_out[0]),
        .RXLFPSU3WAKEDET(rxlfpsu3wakedet_out[0]),
        .RXLPMEN(rxlpmen_in[0]),
        .RXLPMGCHOLD(rxlpmgchold_in[0]),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in[0]),
        .RXLPMHFHOLD(rxlpmhfhold_in[0]),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[0]),
        .RXLPMLFHOLD(rxlpmlfhold_in[0]),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[0]),
        .RXLPMOSHOLD(rxlpmoshold_in[0]),
        .RXLPMOSOVRDEN(rxlpmosovrden_in[0]),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in[0]),
        .RXMONITOROUT(rxmonitorout_out[7:0]),
        .RXMONITORSEL(rxmonitorsel_in[1:0]),
        .RXOOBRESET(rxoobreset_in[0]),
        .RXOSCALRESET(rxoscalreset_in[0]),
        .RXOSHOLD(rxoshold_in[0]),
        .RXOSINTDONE(rxosintdone_out[0]),
        .RXOSINTSTARTED(rxosintstarted_out[0]),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out[0]),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out[0]),
        .RXOSOVRDEN(rxosovrden_in[0]),
        .RXOUTCLK(rxoutclk_out[0]),
        .RXOUTCLKFABRIC(rxoutclkfabric_out[0]),
        .RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS[0]),
        .RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL[2:0]),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in[0]),
        .RXPCSRESET(rxpcsreset_in[0]),
        .RXPD(GTHE4_CHANNEL_RXPD[1:0]),
        .RXPHALIGN(rxphalign_in[0]),
        .RXPHALIGNDONE(rxphaligndone_out[0]),
        .RXPHALIGNEN(rxphalignen_in[0]),
        .RXPHALIGNERR(rxphalignerr_out[0]),
        .RXPHDLYPD(rxphdlypd_in[0]),
        .RXPHDLYRESET(rxphdlyreset_in[0]),
        .RXPHOVRDEN(rxphovrden_in[0]),
        .RXPLLCLKSEL(rxpllclksel_in[1:0]),
        .RXPMARESET(GTHE4_CHANNEL_RXPMARESET[0]),
        .RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE[0]),
        .RXPOLARITY(rxpolarity_in[0]),
        .RXPRBSCNTRESET(rxprbscntreset_in[0]),
        .RXPRBSERR(rxprbserr_out[0]),
        .RXPRBSLOCKED(rxprbslocked_out[0]),
        .RXPRBSSEL(rxprbssel_in[3:0]),
        .RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE[0]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET[0]),
        .RXQPIEN(rxqpien_in[0]),
        .RXQPISENN(rxqpisenn_out[0]),
        .RXQPISENP(rxqpisenp_out[0]),
        .RXRATE(GTHE4_CHANNEL_RXRATE[2:0]),
        .RXRATEDONE(rxratedone_out[0]),
        .RXRATEMODE(GTHE4_CHANNEL_RXRATEMODE[0]),
        .RXRECCLKOUT(rxrecclkout_out[0]),
        .RXRESETDONE(rxresetdone_out[0]),
        .RXSLIDE(rxslide_in[0]),
        .RXSLIDERDY(rxsliderdy_out[0]),
        .RXSLIPDONE(rxslipdone_out[0]),
        .RXSLIPOUTCLK(rxslipoutclk_in[0]),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out[0]),
        .RXSLIPPMA(rxslippma_in[0]),
        .RXSLIPPMARDY(rxslippmardy_out[0]),
        .RXSTARTOFSEQ(rxstartofseq_out[1:0]),
        .RXSTATUS(rxstatus_out[2:0]),
        .RXSYNCALLIN(rxsyncallin_in[0]),
        .RXSYNCDONE(rxsyncdone_out[0]),
        .RXSYNCIN(rxsyncin_in[0]),
        .RXSYNCMODE(rxsyncmode_in[0]),
        .RXSYNCOUT(rxsyncout_out[0]),
        .RXSYSCLKSEL(rxsysclksel_in[1:0]),
        .RXTERMINATION(rxtermination_in[0]),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in[0]),
        .RXUSRCLK2(rxusrclk2_in[0]),
        .RXVALID(rxvalid_out[0]),
        .SIGVALIDCLK(sigvalidclk_in[0]),
        .TSTIN(tstin_in[19:0]),
        .TX8B10BBYPASS(tx8b10bbypass_in[7:0]),
        .TX8B10BEN(tx8b10ben_in[0]),
        .TXBUFSTATUS(txbufstatus_out[1:0]),
        .TXCOMFINISH(txcomfinish_out[0]),
        .TXCOMINIT(txcominit_in[0]),
        .TXCOMSAS(txcomsas_in[0]),
        .TXCOMWAKE(txcomwake_in[0]),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[18],gtwiz_userdata_tx_in[8]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[19],gtwiz_userdata_tx_in[9]}),
        .TXCTRL2(txctrl2_in[7:0]),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[17:10],gtwiz_userdata_tx_in[7:0]}),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in[7:0]),
        .TXDCCDONE(txdccdone_out[0]),
        .TXDCCFORCESTART(txdccforcestart_in[0]),
        .TXDCCRESET(txdccreset_in[0]),
        .TXDEEMPH(txdeemph_in[1:0]),
        .TXDETECTRX(txdetectrx_in[0]),
        .TXDIFFCTRL(txdiffctrl_in[4:0]),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .TXDLYSRESETDONE(txdlysresetdone_out[0]),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[0]),
        .TXHEADER(txheader_in[5:0]),
        .TXINHIBIT(txinhibit_in[0]),
        .TXLATCLK(txlatclk_in[0]),
        .TXLFPSTRESET(txlfpstreset_in[0]),
        .TXLFPSU2LPEXIT(txlfpsu2lpexit_in[0]),
        .TXLFPSU3WAKE(txlfpsu3wake_in[0]),
        .TXMAINCURSOR(txmaincursor_in[6:0]),
        .TXMARGIN(txmargin_in[2:0]),
        .TXMUXDCDEXHOLD(txmuxdcdexhold_in[0]),
        .TXMUXDCDORWREN(txmuxdcdorwren_in[0]),
        .TXONESZEROS(txoneszeros_in[0]),
        .TXOUTCLK(txoutclk_out[0]),
        .TXOUTCLKFABRIC(txoutclkfabric_out[0]),
        .TXOUTCLKPCS(txoutclkpcs_out[0]),
        .TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL[2:0]),
        .TXPCSRESET(txpcsreset_in[0]),
        .TXPD(txpd_in[1:0]),
        .TXPDELECIDLEMODE(txpdelecidlemode_in[0]),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[0]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(txphinitdone_out[0]),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(txpippmen_in[0]),
        .TXPIPPMOVRDEN(txpippmovrden_in[0]),
        .TXPIPPMPD(txpippmpd_in[0]),
        .TXPIPPMSEL(txpippmsel_in[0]),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in[4:0]),
        .TXPISOPD(txpisopd_in[0]),
        .TXPLLCLKSEL(txpllclksel_in[1:0]),
        .TXPMARESET(txpmareset_in[0]),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(txpolarity_in[0]),
        .TXPOSTCURSOR(txpostcursor_in[4:0]),
        .TXPRBSFORCEERR(txprbsforceerr_in[0]),
        .TXPRBSSEL(txprbssel_in[3:0]),
        .TXPRECURSOR(txprecursor_in[4:0]),
        .TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE[0]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET[0]),
        .TXQPIBIASEN(txqpibiasen_in[0]),
        .TXQPISENN(txqpisenn_out[0]),
        .TXQPISENP(txqpisenp_out[0]),
        .TXQPIWEAKPUP(txqpiweakpup_in[0]),
        .TXRATE(txrate_in[2:0]),
        .TXRATEDONE(txratedone_out[0]),
        .TXRATEMODE(txratemode_in[0]),
        .TXRESETDONE(txresetdone_out[0]),
        .TXSEQUENCE(txsequence_in[6:0]),
        .TXSWING(txswing_in[0]),
        .TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .TXSYNCDONE(txsyncdone_out[0]),
        .TXSYNCIN(GTHE4_CHANNEL_TXSYNCOUT[0]),
        .TXSYNCMODE(1'b1),
        .TXSYNCOUT(GTHE4_CHANNEL_TXSYNCOUT[0]),
        .TXSYSCLKSEL(txsysclksel_in[1:0]),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in[0]),
        .TXUSRCLK2(txusrclk2_in[0]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h443C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0000),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(6),
    .CLK_COR_MIN_LAT(4),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(1),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0269),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h1300),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(12),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b1001),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b1010),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0323),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h0000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(12),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b1),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0200),
    .TX_PI_BIASSET(2),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXUSR"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out[1]),
        .BUFGTCEMASK(bufgtcemask_out[5:3]),
        .BUFGTDIV(bufgtdiv_out[17:9]),
        .BUFGTRESET(bufgtreset_out[1]),
        .BUFGTRSTMASK(bufgtrstmask_out[5:3]),
        .CDRSTEPDIR(cdrstepdir_in[1]),
        .CDRSTEPSQ(cdrstepsq_in[1]),
        .CDRSTEPSX(cdrstepsx_in[1]),
        .CFGRESET(cfgreset_in[1]),
        .CLKRSVD0(clkrsvd0_in[1]),
        .CLKRSVD1(clkrsvd1_in[1]),
        .CPLLFBCLKLOST(cpllfbclklost_out[1]),
        .CPLLFREQLOCK(cpllfreqlock_in[1]),
        .CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK[1]),
        .CPLLLOCKDETCLK(cplllockdetclk_in[1]),
        .CPLLLOCKEN(cplllocken_in[1]),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD[1]),
        .CPLLREFCLKLOST(cpllrefclklost_out[1]),
        .CPLLREFCLKSEL(cpllrefclksel_in[5:3]),
        .CPLLRESET(GTHE4_CHANNEL_CPLLRESET[1]),
        .DMONFIFORESET(dmonfiforeset_in[1]),
        .DMONITORCLK(dmonitorclk_in[1]),
        .DMONITOROUT(dmonitorout_out[31:16]),
        .DMONITOROUTCLK(dmonitoroutclk_out[1]),
        .DRPADDR(GTHE4_CHANNEL_DRPADDR[19:10]),
        .DRPCLK(drpclk_in[1]),
        .DRPDI(GTHE4_CHANNEL_DRPDI[31:16]),
        .DRPDO(GTHE4_CHANNEL_DRPDO[31:16]),
        .DRPEN(GTHE4_CHANNEL_DRPEN[1]),
        .DRPRDY(GTHE4_CHANNEL_DRPRDY[1]),
        .DRPRST(drprst_in[1]),
        .DRPWE(GTHE4_CHANNEL_DRPWE[1]),
        .EYESCANDATAERROR(eyescandataerror_out[1]),
        .EYESCANRESET(eyescanreset_in[1]),
        .EYESCANTRIGGER(eyescantrigger_in[1]),
        .FREQOS(freqos_in[1]),
        .GTGREFCLK(gtgrefclk_in[1]),
        .GTHRXN(gthrxn_in[1]),
        .GTHRXP(gthrxp_in[1]),
        .GTHTXN(gthtxn_out[1]),
        .GTHTXP(gthtxp_out[1]),
        .GTNORTHREFCLK0(gtnorthrefclk0_in[1]),
        .GTNORTHREFCLK1(gtnorthrefclk1_in[1]),
        .GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD[1]),
        .GTREFCLK0(gtrefclk0_in[1]),
        .GTREFCLK1(gtrefclk1_in[1]),
        .GTREFCLKMONITOR(gtrefclkmonitor_out[1]),
        .GTRSVD(gtrsvd_in[31:16]),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET[1]),
        .GTRXRESETSEL(gtrxresetsel_in[1]),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in[1]),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in[1]),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(gttxresetsel_in[1]),
        .INCPCTRL(incpctrl_in[1]),
        .LOOPBACK(loopback_in[5:3]),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in[1]),
        .PCIERATEGEN3(pcierategen3_out[1]),
        .PCIERATEIDLE(pcierateidle_out[1]),
        .PCIERATEQPLLPD(pcierateqpllpd_out[3:2]),
        .PCIERATEQPLLRESET(pcierateqpllreset_out[3:2]),
        .PCIERSTIDLE(pcierstidle_in[1]),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in[1]),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[1]),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out[1]),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out[1]),
        .PCIEUSERRATEDONE(pcieuserratedone_in[1]),
        .PCIEUSERRATESTART(pcieuserratestart_out[1]),
        .PCSRSVDIN(pcsrsvdin_in[31:16]),
        .PCSRSVDOUT(pcsrsvdout_out[31:16]),
        .PHYSTATUS(phystatus_out[1]),
        .PINRSRVDAS(pinrsrvdas_out[31:16]),
        .POWERPRESENT(powerpresent_out[1]),
        .QPLL0CLK(qpll0clk_in[1]),
        .QPLL0FREQLOCK(qpll0freqlock_in[1]),
        .QPLL0REFCLK(qpll0refclk_in[1]),
        .QPLL1CLK(qpll1clk_in[1]),
        .QPLL1FREQLOCK(qpll1freqlock_in[1]),
        .QPLL1REFCLK(qpll1refclk_in[1]),
        .RESETEXCEPTION(resetexception_out[1]),
        .RESETOVRD(resetovrd_in[1]),
        .RX8B10BEN(rx8b10ben_in[1]),
        .RXAFECFOKEN(rxafecfoken_in[1]),
        .RXBUFRESET(rxbufreset_in[1]),
        .RXBUFSTATUS(rxbufstatus_out[5:3]),
        .RXBYTEISALIGNED(rxbyteisaligned_out[1]),
        .RXBYTEREALIGN(rxbyterealign_out[1]),
        .RXCDRFREQRESET(rxcdrfreqreset_in[1]),
        .RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD[1]),
        .RXCDRLOCK(rxcdrlock_out[1]),
        .RXCDROVRDEN(rxcdrovrden_in[1]),
        .RXCDRPHDONE(rxcdrphdone_out[1]),
        .RXCDRRESET(rxcdrreset_in[1]),
        .RXCHANBONDSEQ(rxchanbondseq_out[1]),
        .RXCHANISALIGNED(rxchanisaligned_out[1]),
        .RXCHANREALIGN(rxchanrealign_out[1]),
        .RXCHBONDEN(rxchbonden_in[1]),
        .RXCHBONDI(rxchbondi_in[9:5]),
        .RXCHBONDLEVEL(rxchbondlevel_in[5:3]),
        .RXCHBONDMASTER(rxchbondmaster_in[1]),
        .RXCHBONDO(rxchbondo_out[9:5]),
        .RXCHBONDSLAVE(rxchbondslave_in[1]),
        .RXCKCALDONE(rxckcaldone_out[1]),
        .RXCKCALRESET(rxckcalreset_in[1]),
        .RXCKCALSTART(rxckcalstart_in[13:7]),
        .RXCLKCORCNT(rxclkcorcnt_out[3:2]),
        .RXCOMINITDET(rxcominitdet_out[1]),
        .RXCOMMADET(rxcommadet_out[1]),
        .RXCOMMADETEN(rxcommadeten_in[1]),
        .RXCOMSASDET(rxcomsasdet_out[1]),
        .RXCOMWAKEDET(rxcomwakedet_out[1]),
        .RXCTRL0(rxctrl0_out[31:16]),
        .RXCTRL1(rxctrl1_out[31:16]),
        .RXCTRL2(rxctrl2_out[15:8]),
        .RXCTRL3(rxctrl3_out[15:8]),
        .RXDATA(rxdata_out[255:128]),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out[15:8]),
        .RXDATAVALID(rxdatavalid_out[3:2]),
        .RXDFEAGCCTRL(rxdfeagcctrl_in[3:2]),
        .RXDFEAGCHOLD(rxdfeagchold_in[1]),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in[1]),
        .RXDFECFOKFCNUM(rxdfecfokfcnum_in[7:4]),
        .RXDFECFOKFEN(rxdfecfokfen_in[1]),
        .RXDFECFOKFPULSE(rxdfecfokfpulse_in[1]),
        .RXDFECFOKHOLD(rxdfecfokhold_in[1]),
        .RXDFECFOKOVREN(rxdfecfokovren_in[1]),
        .RXDFEKHHOLD(rxdfekhhold_in[1]),
        .RXDFEKHOVRDEN(rxdfekhovrden_in[1]),
        .RXDFELFHOLD(rxdfelfhold_in[1]),
        .RXDFELFOVRDEN(rxdfelfovrden_in[1]),
        .RXDFELPMRESET(rxdfelpmreset_in[1]),
        .RXDFETAP10HOLD(rxdfetap10hold_in[1]),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in[1]),
        .RXDFETAP11HOLD(rxdfetap11hold_in[1]),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in[1]),
        .RXDFETAP12HOLD(rxdfetap12hold_in[1]),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in[1]),
        .RXDFETAP13HOLD(rxdfetap13hold_in[1]),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in[1]),
        .RXDFETAP14HOLD(rxdfetap14hold_in[1]),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in[1]),
        .RXDFETAP15HOLD(rxdfetap15hold_in[1]),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in[1]),
        .RXDFETAP2HOLD(rxdfetap2hold_in[1]),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in[1]),
        .RXDFETAP3HOLD(rxdfetap3hold_in[1]),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in[1]),
        .RXDFETAP4HOLD(rxdfetap4hold_in[1]),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in[1]),
        .RXDFETAP5HOLD(rxdfetap5hold_in[1]),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in[1]),
        .RXDFETAP6HOLD(rxdfetap6hold_in[1]),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in[1]),
        .RXDFETAP7HOLD(rxdfetap7hold_in[1]),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in[1]),
        .RXDFETAP8HOLD(rxdfetap8hold_in[1]),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in[1]),
        .RXDFETAP9HOLD(rxdfetap9hold_in[1]),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in[1]),
        .RXDFEUTHOLD(rxdfeuthold_in[1]),
        .RXDFEUTOVRDEN(rxdfeutovrden_in[1]),
        .RXDFEVPHOLD(rxdfevphold_in[1]),
        .RXDFEVPOVRDEN(rxdfevpovrden_in[1]),
        .RXDFEXYDEN(rxdfexyden_in[1]),
        .RXDLYBYPASS(rxdlybypass_in[1]),
        .RXDLYEN(rxdlyen_in[1]),
        .RXDLYOVRDEN(rxdlyovrden_in[1]),
        .RXDLYSRESET(rxdlysreset_in[1]),
        .RXDLYSRESETDONE(rxdlysresetdone_out[1]),
        .RXELECIDLE(rxelecidle_out[1]),
        .RXELECIDLEMODE(rxelecidlemode_in[3:2]),
        .RXEQTRAINING(rxeqtraining_in[1]),
        .RXGEARBOXSLIP(rxgearboxslip_in[1]),
        .RXHEADER(rxheader_out[11:6]),
        .RXHEADERVALID(rxheadervalid_out[3:2]),
        .RXLATCLK(rxlatclk_in[1]),
        .RXLFPSTRESETDET(rxlfpstresetdet_out[1]),
        .RXLFPSU2LPEXITDET(rxlfpsu2lpexitdet_out[1]),
        .RXLFPSU3WAKEDET(rxlfpsu3wakedet_out[1]),
        .RXLPMEN(rxlpmen_in[1]),
        .RXLPMGCHOLD(rxlpmgchold_in[1]),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in[1]),
        .RXLPMHFHOLD(rxlpmhfhold_in[1]),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[1]),
        .RXLPMLFHOLD(rxlpmlfhold_in[1]),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[1]),
        .RXLPMOSHOLD(rxlpmoshold_in[1]),
        .RXLPMOSOVRDEN(rxlpmosovrden_in[1]),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in[1]),
        .RXMONITOROUT(rxmonitorout_out[15:8]),
        .RXMONITORSEL(rxmonitorsel_in[3:2]),
        .RXOOBRESET(rxoobreset_in[1]),
        .RXOSCALRESET(rxoscalreset_in[1]),
        .RXOSHOLD(rxoshold_in[1]),
        .RXOSINTDONE(rxosintdone_out[1]),
        .RXOSINTSTARTED(rxosintstarted_out[1]),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out[1]),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out[1]),
        .RXOSOVRDEN(rxosovrden_in[1]),
        .RXOUTCLK(rxoutclk_out[1]),
        .RXOUTCLKFABRIC(rxoutclkfabric_out[1]),
        .RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS[1]),
        .RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL[5:3]),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in[1]),
        .RXPCSRESET(rxpcsreset_in[1]),
        .RXPD(GTHE4_CHANNEL_RXPD[3:2]),
        .RXPHALIGN(rxphalign_in[1]),
        .RXPHALIGNDONE(rxphaligndone_out[1]),
        .RXPHALIGNEN(rxphalignen_in[1]),
        .RXPHALIGNERR(rxphalignerr_out[1]),
        .RXPHDLYPD(rxphdlypd_in[1]),
        .RXPHDLYRESET(rxphdlyreset_in[1]),
        .RXPHOVRDEN(rxphovrden_in[1]),
        .RXPLLCLKSEL(rxpllclksel_in[3:2]),
        .RXPMARESET(GTHE4_CHANNEL_RXPMARESET[1]),
        .RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE[1]),
        .RXPOLARITY(rxpolarity_in[1]),
        .RXPRBSCNTRESET(rxprbscntreset_in[1]),
        .RXPRBSERR(rxprbserr_out[1]),
        .RXPRBSLOCKED(rxprbslocked_out[1]),
        .RXPRBSSEL(rxprbssel_in[7:4]),
        .RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE[1]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET[1]),
        .RXQPIEN(rxqpien_in[1]),
        .RXQPISENN(rxqpisenn_out[1]),
        .RXQPISENP(rxqpisenp_out[1]),
        .RXRATE(GTHE4_CHANNEL_RXRATE[5:3]),
        .RXRATEDONE(rxratedone_out[1]),
        .RXRATEMODE(GTHE4_CHANNEL_RXRATEMODE[1]),
        .RXRECCLKOUT(rxrecclkout_out[1]),
        .RXRESETDONE(rxresetdone_out[1]),
        .RXSLIDE(rxslide_in[1]),
        .RXSLIDERDY(rxsliderdy_out[1]),
        .RXSLIPDONE(rxslipdone_out[1]),
        .RXSLIPOUTCLK(rxslipoutclk_in[1]),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out[1]),
        .RXSLIPPMA(rxslippma_in[1]),
        .RXSLIPPMARDY(rxslippmardy_out[1]),
        .RXSTARTOFSEQ(rxstartofseq_out[3:2]),
        .RXSTATUS(rxstatus_out[5:3]),
        .RXSYNCALLIN(rxsyncallin_in[1]),
        .RXSYNCDONE(rxsyncdone_out[1]),
        .RXSYNCIN(rxsyncin_in[1]),
        .RXSYNCMODE(rxsyncmode_in[1]),
        .RXSYNCOUT(rxsyncout_out[1]),
        .RXSYSCLKSEL(rxsysclksel_in[3:2]),
        .RXTERMINATION(rxtermination_in[1]),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in[1]),
        .RXUSRCLK2(rxusrclk2_in[1]),
        .RXVALID(rxvalid_out[1]),
        .SIGVALIDCLK(sigvalidclk_in[1]),
        .TSTIN(tstin_in[39:20]),
        .TX8B10BBYPASS(tx8b10bbypass_in[15:8]),
        .TX8B10BEN(tx8b10ben_in[1]),
        .TXBUFSTATUS(txbufstatus_out[3:2]),
        .TXCOMFINISH(txcomfinish_out[1]),
        .TXCOMINIT(txcominit_in[1]),
        .TXCOMSAS(txcomsas_in[1]),
        .TXCOMWAKE(txcomwake_in[1]),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[38],gtwiz_userdata_tx_in[28]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[39],gtwiz_userdata_tx_in[29]}),
        .TXCTRL2(txctrl2_in[15:8]),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[37:30],gtwiz_userdata_tx_in[27:20]}),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in[15:8]),
        .TXDCCDONE(txdccdone_out[1]),
        .TXDCCFORCESTART(txdccforcestart_in[1]),
        .TXDCCRESET(txdccreset_in[1]),
        .TXDEEMPH(txdeemph_in[3:2]),
        .TXDETECTRX(txdetectrx_in[1]),
        .TXDIFFCTRL(txdiffctrl_in[9:5]),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .TXDLYSRESETDONE(txdlysresetdone_out[1]),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[1]),
        .TXHEADER(txheader_in[11:6]),
        .TXINHIBIT(txinhibit_in[1]),
        .TXLATCLK(txlatclk_in[1]),
        .TXLFPSTRESET(txlfpstreset_in[1]),
        .TXLFPSU2LPEXIT(txlfpsu2lpexit_in[1]),
        .TXLFPSU3WAKE(txlfpsu3wake_in[1]),
        .TXMAINCURSOR(txmaincursor_in[13:7]),
        .TXMARGIN(txmargin_in[5:3]),
        .TXMUXDCDEXHOLD(txmuxdcdexhold_in[1]),
        .TXMUXDCDORWREN(txmuxdcdorwren_in[1]),
        .TXONESZEROS(txoneszeros_in[1]),
        .TXOUTCLK(txoutclk_out[1]),
        .TXOUTCLKFABRIC(txoutclkfabric_out[1]),
        .TXOUTCLKPCS(txoutclkpcs_out[1]),
        .TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL[5:3]),
        .TXPCSRESET(txpcsreset_in[1]),
        .TXPD(txpd_in[3:2]),
        .TXPDELECIDLEMODE(txpdelecidlemode_in[1]),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[1]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(txphinitdone_out[1]),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(txpippmen_in[1]),
        .TXPIPPMOVRDEN(txpippmovrden_in[1]),
        .TXPIPPMPD(txpippmpd_in[1]),
        .TXPIPPMSEL(txpippmsel_in[1]),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in[9:5]),
        .TXPISOPD(txpisopd_in[1]),
        .TXPLLCLKSEL(txpllclksel_in[3:2]),
        .TXPMARESET(txpmareset_in[1]),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(txpolarity_in[1]),
        .TXPOSTCURSOR(txpostcursor_in[9:5]),
        .TXPRBSFORCEERR(txprbsforceerr_in[1]),
        .TXPRBSSEL(txprbssel_in[7:4]),
        .TXPRECURSOR(txprecursor_in[9:5]),
        .TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE[1]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET[1]),
        .TXQPIBIASEN(txqpibiasen_in[1]),
        .TXQPISENN(txqpisenn_out[1]),
        .TXQPISENP(txqpisenp_out[1]),
        .TXQPIWEAKPUP(txqpiweakpup_in[1]),
        .TXRATE(txrate_in[5:3]),
        .TXRATEDONE(txratedone_out[1]),
        .TXRATEMODE(txratemode_in[1]),
        .TXRESETDONE(txresetdone_out[1]),
        .TXSEQUENCE(txsequence_in[13:7]),
        .TXSWING(txswing_in[1]),
        .TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .TXSYNCDONE(txsyncdone_out[1]),
        .TXSYNCIN(GTHE4_CHANNEL_TXSYNCOUT[0]),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(GTHE4_CHANNEL_TXSYNCOUT[1]),
        .TXSYSCLKSEL(txsysclksel_in[3:2]),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in[1]),
        .TXUSRCLK2(txusrclk2_in[1]));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE4_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'h1000),
    .ADAPT_CFG1(16'hC800),
    .ADAPT_CFG2(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b0000000000),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("FALSE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("FALSE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_RXTERMINATION(1'b1),
    .A_TXDIFFCTRL(5'b01100),
    .A_TXPROGDIVRESET(1'b0),
    .CAPBYPASS_FORCE(1'b0),
    .CBCC_DATA_SOURCE_SEL("ENCODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CFOK_PWRSVE_EN(1'b1),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CH_HSPMUX(16'h443C),
    .CKCAL1_CFG_0(16'b1100000011000000),
    .CKCAL1_CFG_1(16'b0101000011000000),
    .CKCAL1_CFG_2(16'b0000000000001010),
    .CKCAL1_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_0(16'b1100000011000000),
    .CKCAL2_CFG_1(16'b1000000011000000),
    .CKCAL2_CFG_2(16'b0000000000000000),
    .CKCAL2_CFG_3(16'b0000000000000000),
    .CKCAL2_CFG_4(16'b0000000000000000),
    .CKCAL_RSVD0(16'h0000),
    .CKCAL_RSVD1(16'h0400),
    .CLK_CORRECT_USE("FALSE"),
    .CLK_COR_KEEP_IDLE("FALSE"),
    .CLK_COR_MAX_LAT(6),
    .CLK_COR_MIN_LAT(4),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0000000000),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h01FA),
    .CPLL_CFG1(16'h0023),
    .CPLL_CFG2(16'h0002),
    .CPLL_CFG3(16'h0000),
    .CPLL_FBDIV(2),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .CTLE3_OCAP_EXT_CTRL(3'b000),
    .CTLE3_OCAP_EXT_EN(1'b0),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("FALSE"),
    .DEC_PCOMMA_DETECT("FALSE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DELAY_ELEC(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUALIFIER5(16'h0000),
    .ES_QUALIFIER6(16'h0000),
    .ES_QUALIFIER7(16'h0000),
    .ES_QUALIFIER8(16'h0000),
    .ES_QUALIFIER9(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_QUAL_MASK5(16'h0000),
    .ES_QUAL_MASK6(16'h0000),
    .ES_QUAL_MASK7(16'h0000),
    .ES_QUAL_MASK8(16'h0000),
    .ES_QUAL_MASK9(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .ES_SDATA_MASK5(16'h0000),
    .ES_SDATA_MASK6(16'h0000),
    .ES_SDATA_MASK7(16'h0000),
    .ES_SDATA_MASK8(16'h0000),
    .ES_SDATA_MASK9(16'h0000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("FALSE"),
    .GEARBOX_MODE(5'b00000),
    .ISCAN_CK_PH_SEL2(1'b0),
    .LOCAL_MASTER(1'b1),
    .LPBK_BIAS_CTRL(3'b100),
    .LPBK_EN_RCAL_B(1'b0),
    .LPBK_EXT_RCAL(4'b1000),
    .LPBK_IND_CTRL0(3'b000),
    .LPBK_IND_CTRL1(3'b000),
    .LPBK_IND_CTRL2(3'b000),
    .LPBK_RG_CTRL(4'b1110),
    .OOBDIVCTL(2'b00),
    .OOB_PWRUP(1'b0),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE3_CLK_COR_EMPTY_THRSH(5'b00000),
    .PCIE3_CLK_COR_FULL_THRSH(6'b010000),
    .PCIE3_CLK_COR_MAX_LAT(5'b00100),
    .PCIE3_CLK_COR_MIN_LAT(5'b00000),
    .PCIE3_CLK_COR_THRSH_TIMER(6'b001000),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_PLL_SEL_MODE_GEN12(2'h0),
    .PCIE_PLL_SEL_MODE_GEN3(2'h2),
    .PCIE_PLL_SEL_MODE_GEN4(2'h2),
    .PCIE_RXPCS_CFG_GEN3(16'h0AA5),
    .PCIE_RXPMA_CFG(16'h280A),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h280A),
    .PCS_PCIE_EN("FALSE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PREIQ_FREQ_BST(0),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b1),
    .RCLK_SIPO_DLY_ENB(1'b0),
    .RCLK_SIPO_INV_EN(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RTX_BUF_CML_CTRL(3'b010),
    .RTX_BUF_TERM_CTRL(2'b00),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FAST"),
    .RXBUF_EIDLE_HI_CNT(4'b1000),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("FALSE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(61),
    .RXBUF_THRESH_OVRD("TRUE"),
    .RXBUF_THRESH_UNDFLW(1),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0003),
    .RXCDR_CFG0_GEN3(16'h0003),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0269),
    .RXCDR_CFG2_GEN2(10'h269),
    .RXCDR_CFG2_GEN3(16'h0269),
    .RXCDR_CFG2_GEN4(16'h0164),
    .RXCDR_CFG3(16'h0012),
    .RXCDR_CFG3_GEN2(6'h12),
    .RXCDR_CFG3_GEN3(16'h0012),
    .RXCDR_CFG3_GEN4(16'h0012),
    .RXCDR_CFG4(16'h5CF6),
    .RXCDR_CFG4_GEN3(16'h5CF6),
    .RXCDR_CFG5(16'hB46B),
    .RXCDR_CFG5_GEN3(16'h146B),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b0),
    .RXCDR_LOCK_CFG0(16'h2201),
    .RXCDR_LOCK_CFG1(16'h9FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_LOCK_CFG3(16'h0001),
    .RXCDR_LOCK_CFG4(16'h0000),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h0000),
    .RXCFOK_CFG1(16'h8015),
    .RXCFOK_CFG2(16'h02AE),
    .RXCKCAL1_IQ_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_I_LOOP_RST_CFG(16'h0004),
    .RXCKCAL1_Q_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_DX_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_D_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_S_LOOP_RST_CFG(16'h0004),
    .RXCKCAL2_X_LOOP_RST_CFG(16'h0004),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'hA0E2),
    .RXDFELPM_KL_CFG2(16'h0100),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h8000),
    .RXDFE_GC_CFG2(16'hFFE0),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0002),
    .RXDFE_H3_CFG0(16'h0000),
    .RXDFE_H3_CFG1(16'h8002),
    .RXDFE_H4_CFG0(16'h0000),
    .RXDFE_H4_CFG1(16'h8002),
    .RXDFE_H5_CFG0(16'h0000),
    .RXDFE_H5_CFG1(16'h8002),
    .RXDFE_H6_CFG0(16'h0000),
    .RXDFE_H6_CFG1(16'h8002),
    .RXDFE_H7_CFG0(16'h0000),
    .RXDFE_H7_CFG1(16'h8002),
    .RXDFE_H8_CFG0(16'h0000),
    .RXDFE_H8_CFG1(16'h8002),
    .RXDFE_H9_CFG0(16'h0000),
    .RXDFE_H9_CFG1(16'h8002),
    .RXDFE_HA_CFG0(16'h0000),
    .RXDFE_HA_CFG1(16'h8002),
    .RXDFE_HB_CFG0(16'h0000),
    .RXDFE_HB_CFG1(16'h8002),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h8002),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h8002),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h8002),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h8002),
    .RXDFE_KH_CFG0(16'h0000),
    .RXDFE_KH_CFG1(16'h8000),
    .RXDFE_KH_CFG2(16'h2613),
    .RXDFE_KH_CFG3(16'h411C),
    .RXDFE_OS_CFG0(16'h0000),
    .RXDFE_OS_CFG1(16'h8002),
    .RXDFE_PWR_SAVING(1'b1),
    .RXDFE_UT_CFG0(16'h0000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_UT_CFG2(16'h0000),
    .RXDFE_VP_CFG0(16'h0000),
    .RXDFE_VP_CFG1(16'h8033),
    .RXDLY_CFG(16'h0010),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("SIGCFG_4"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h8000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h0000),
    .RXLPM_OS_CFG1(16'h8002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(1),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2070),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h9933),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_AUTO_BW_SEL_BYPASS(1'b0),
    .RXPI_CFG0(16'h1300),
    .RXPI_CFG1(16'b0000000011111101),
    .RXPI_LPM(1'b0),
    .RXPI_SEL_LC(2'b00),
    .RXPI_STARTCODE(2'b00),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXREFCLKDIV2_SEL(1'b0),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("OFF"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h1554),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(12),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(3),
    .RX_CM_TRIM(10),
    .RX_CTLE3_LPF(8'b11111111),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DEGEN_CTRL(3'b011),
    .RX_DFELPM_CFG0(6),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(4),
    .RX_DFE_KL_LPM_KH_CFG0(1),
    .RX_DFE_KL_LPM_KH_CFG1(4),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(4),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIV2_MODE_B(1'b0),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_CTLE_RCAL_B(1'b0),
    .RX_EN_HI_LR(1'b1),
    .RX_EXT_RL_CTRL(9'b000000000),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PMA_RSV0(16'h0000),
    .RX_PROGDIV_CFG(0.000000),
    .RX_PROGDIV_RATE(16'h0001),
    .RX_RESLOAD_CTRL(4'b0000),
    .RX_RESLOAD_OVRD(1'b0),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(11),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b1001),
    .RX_SUM_RESLOAD_CTRL(4'b0011),
    .RX_SUM_VCMTUNE(4'b1010),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b100),
    .RX_TUNE_AFE_OS(2'b00),
    .RX_VREG_CTRL(3'b101),
    .RX_VREG_PDB(1'b1),
    .RX_WIDEMODE_CDR(2'b00),
    .RX_WIDEMODE_CDR_GEN3(2'b00),
    .RX_WIDEMODE_CDR_GEN4(2'b01),
    .RX_XCLK_SEL("RXDES"),
    .RX_XMODE_SEL(1'b0),
    .SAMPLE_CLK_PHASE(1'b0),
    .SAS_12G_MODE(1'b0),
    .SATA_BURST_SEQ_LEN(4'b1111),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SHOW_REALIGN_COMMA("TRUE"),
    .SIM_DEVICE("ULTRASCALE_PLUS"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL("Z"),
    .SRSTMODE(1'b0),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATURE_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010001),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h8010),
    .TXDLY_LCFG(16'h0030),
    .TXDRVBIAS_N(4'b1010),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h6070),
    .TXPHDLY_CFG1(16'h000F),
    .TXPH_CFG(16'h0323),
    .TXPH_CFG2(16'h0000),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG(16'h0000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b0),
    .TXPI_CFG5(3'b000),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b0),
    .TXPI_LPM(1'b0),
    .TXPI_PPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXREFCLKDIV2_SEL(1'b0),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(12),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCC_LOOP_RST_CFG(16'h0004),
    .TX_DEEMPH0(6'b000000),
    .TX_DEEMPH1(6'b000000),
    .TX_DEEMPH2(6'b000000),
    .TX_DEEMPH3(6'b000000),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("DIRECT"),
    .TX_DRVMUX_CTRL(2),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_FIFO_BYP_EN(1'b1),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1011111),
    .TX_MARGIN_FULL_1(7'b1011110),
    .TX_MARGIN_FULL_2(7'b1011100),
    .TX_MARGIN_FULL_3(7'b1011010),
    .TX_MARGIN_FULL_4(7'b1011000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_PHICAL_CFG0(16'h0000),
    .TX_PHICAL_CFG1(16'h7E00),
    .TX_PHICAL_CFG2(16'h0200),
    .TX_PI_BIASSET(2),
    .TX_PI_IBIAS_MID(2'b00),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PMA_RSV0(16'h0008),
    .TX_PREDRV_CTRL(2),
    .TX_PROGCLK_SEL("PREPI"),
    .TX_PROGDIV_CFG(20.000000),
    .TX_PROGDIV_RATE(16'h0001),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(4),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_SW_MEAS(2'b00),
    .TX_VREG_CTRL(3'b000),
    .TX_VREG_PDB(1'b0),
    .TX_VREG_VREFSEL(2'b00),
    .TX_XCLK_SEL("TXUSR"),
    .USB_BOTH_BURST_IDLE(1'b0),
    .USB_BURSTMAX_U3WAKE(7'b1111111),
    .USB_BURSTMIN_U3WAKE(7'b1100011),
    .USB_CLK_COR_EQ_EN(1'b0),
    .USB_EXT_CNTL(1'b1),
    .USB_IDLEMAX_POLLING(10'b1010111011),
    .USB_IDLEMIN_POLLING(10'b0100101011),
    .USB_LFPSPING_BURST(9'b000000101),
    .USB_LFPSPOLLING_BURST(9'b000110001),
    .USB_LFPSPOLLING_IDLE_MS(9'b000000100),
    .USB_LFPSU1EXIT_BURST(9'b000011101),
    .USB_LFPSU2LPEXIT_BURST_MS(9'b001100011),
    .USB_LFPSU3WAKE_BURST_MS(9'b111110011),
    .USB_LFPS_TPERIOD(4'b0011),
    .USB_LFPS_TPERIOD_ACCURATE(1'b1),
    .USB_MODE(1'b0),
    .USB_PCIE_ERR_REP_DIS(1'b0),
    .USB_PING_SATA_MAX_INIT(21),
    .USB_PING_SATA_MIN_INIT(12),
    .USB_POLL_SATA_MAX_BURST(8),
    .USB_POLL_SATA_MIN_BURST(4),
    .USB_RAW_ELEC(1'b0),
    .USB_RXIDLE_P0_CTRL(1'b1),
    .USB_TXIDLE_TUNE_ENABLE(1'b1),
    .USB_U1_SATA_MAX_WAKE(7),
    .USB_U1_SATA_MIN_WAKE(4),
    .USB_U2_SAS_MAX_COM(64),
    .USB_U2_SAS_MIN_COM(36),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .Y_ALL_MODE(1'b0)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST 
       (.BUFGTCE(bufgtce_out[2]),
        .BUFGTCEMASK(bufgtcemask_out[8:6]),
        .BUFGTDIV(bufgtdiv_out[26:18]),
        .BUFGTRESET(bufgtreset_out[2]),
        .BUFGTRSTMASK(bufgtrstmask_out[8:6]),
        .CDRSTEPDIR(cdrstepdir_in[2]),
        .CDRSTEPSQ(cdrstepsq_in[2]),
        .CDRSTEPSX(cdrstepsx_in[2]),
        .CFGRESET(cfgreset_in[2]),
        .CLKRSVD0(clkrsvd0_in[2]),
        .CLKRSVD1(clkrsvd1_in[2]),
        .CPLLFBCLKLOST(cpllfbclklost_out[2]),
        .CPLLFREQLOCK(cpllfreqlock_in[2]),
        .CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK[2]),
        .CPLLLOCKDETCLK(cplllockdetclk_in[2]),
        .CPLLLOCKEN(cplllocken_in[2]),
        .CPLLPD(GTHE4_CHANNEL_CPLLPD[2]),
        .CPLLREFCLKLOST(cpllrefclklost_out[2]),
        .CPLLREFCLKSEL(cpllrefclksel_in[8:6]),
        .CPLLRESET(GTHE4_CHANNEL_CPLLRESET[2]),
        .DMONFIFORESET(dmonfiforeset_in[2]),
        .DMONITORCLK(dmonitorclk_in[2]),
        .DMONITOROUT(dmonitorout_out[47:32]),
        .DMONITOROUTCLK(dmonitoroutclk_out[2]),
        .DRPADDR(GTHE4_CHANNEL_DRPADDR[29:20]),
        .DRPCLK(drpclk_in[2]),
        .DRPDI(GTHE4_CHANNEL_DRPDI[47:32]),
        .DRPDO(GTHE4_CHANNEL_DRPDO[47:32]),
        .DRPEN(GTHE4_CHANNEL_DRPEN[2]),
        .DRPRDY(GTHE4_CHANNEL_DRPRDY[2]),
        .DRPRST(drprst_in[2]),
        .DRPWE(GTHE4_CHANNEL_DRPWE[2]),
        .EYESCANDATAERROR(eyescandataerror_out[2]),
        .EYESCANRESET(eyescanreset_in[2]),
        .EYESCANTRIGGER(eyescantrigger_in[2]),
        .FREQOS(freqos_in[2]),
        .GTGREFCLK(gtgrefclk_in[2]),
        .GTHRXN(gthrxn_in[2]),
        .GTHRXP(gthrxp_in[2]),
        .GTHTXN(gthtxn_out[2]),
        .GTHTXP(gthtxp_out[2]),
        .GTNORTHREFCLK0(gtnorthrefclk0_in[2]),
        .GTNORTHREFCLK1(gtnorthrefclk1_in[2]),
        .GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD[2]),
        .GTREFCLK0(gtrefclk0_in[2]),
        .GTREFCLK1(gtrefclk1_in[2]),
        .GTREFCLKMONITOR(gtrefclkmonitor_out[2]),
        .GTRSVD(gtrsvd_in[47:32]),
        .GTRXRESET(GTHE4_CHANNEL_GTRXRESET[2]),
        .GTRXRESETSEL(gtrxresetsel_in[2]),
        .GTSOUTHREFCLK0(gtsouthrefclk0_in[2]),
        .GTSOUTHREFCLK1(gtsouthrefclk1_in[2]),
        .GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTTXRESETSEL(gttxresetsel_in[2]),
        .INCPCTRL(incpctrl_in[2]),
        .LOOPBACK(loopback_in[8:6]),
        .PCIEEQRXEQADAPTDONE(pcieeqrxeqadaptdone_in[2]),
        .PCIERATEGEN3(pcierategen3_out[2]),
        .PCIERATEIDLE(pcierateidle_out[2]),
        .PCIERATEQPLLPD(pcierateqpllpd_out[5:4]),
        .PCIERATEQPLLRESET(pcierateqpllreset_out[5:4]),
        .PCIERSTIDLE(pcierstidle_in[2]),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in[2]),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[2]),
        .PCIEUSERGEN3RDY(pcieusergen3rdy_out[2]),
        .PCIEUSERPHYSTATUSRST(pcieuserphystatusrst_out[2]),
        .PCIEUSERRATEDONE(pcieuserratedone_in[2]),
        .PCIEUSERRATESTART(pcieuserratestart_out[2]),
        .PCSRSVDIN(pcsrsvdin_in[47:32]),
        .PCSRSVDOUT(pcsrsvdout_out[47:32]),
        .PHYSTATUS(phystatus_out[2]),
        .PINRSRVDAS(pinrsrvdas_out[47:32]),
        .POWERPRESENT(powerpresent_out[2]),
        .QPLL0CLK(qpll0clk_in[2]),
        .QPLL0FREQLOCK(qpll0freqlock_in[2]),
        .QPLL0REFCLK(qpll0refclk_in[2]),
        .QPLL1CLK(qpll1clk_in[2]),
        .QPLL1FREQLOCK(qpll1freqlock_in[2]),
        .QPLL1REFCLK(qpll1refclk_in[2]),
        .RESETEXCEPTION(resetexception_out[2]),
        .RESETOVRD(resetovrd_in[2]),
        .RX8B10BEN(rx8b10ben_in[2]),
        .RXAFECFOKEN(rxafecfoken_in[2]),
        .RXBUFRESET(rxbufreset_in[2]),
        .RXBUFSTATUS(rxbufstatus_out[8:6]),
        .RXBYTEISALIGNED(rxbyteisaligned_out[2]),
        .RXBYTEREALIGN(rxbyterealign_out[2]),
        .RXCDRFREQRESET(rxcdrfreqreset_in[2]),
        .RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD[2]),
        .RXCDRLOCK(rxcdrlock_out[2]),
        .RXCDROVRDEN(rxcdrovrden_in[2]),
        .RXCDRPHDONE(rxcdrphdone_out[2]),
        .RXCDRRESET(rxcdrreset_in[2]),
        .RXCHANBONDSEQ(rxchanbondseq_out[2]),
        .RXCHANISALIGNED(rxchanisaligned_out[2]),
        .RXCHANREALIGN(rxchanrealign_out[2]),
        .RXCHBONDEN(rxchbonden_in[2]),
        .RXCHBONDI(rxchbondi_in[14:10]),
        .RXCHBONDLEVEL(rxchbondlevel_in[8:6]),
        .RXCHBONDMASTER(rxchbondmaster_in[2]),
        .RXCHBONDO(rxchbondo_out[14:10]),
        .RXCHBONDSLAVE(rxchbondslave_in[2]),
        .RXCKCALDONE(rxckcaldone_out[2]),
        .RXCKCALRESET(rxckcalreset_in[2]),
        .RXCKCALSTART(rxckcalstart_in[20:14]),
        .RXCLKCORCNT(rxclkcorcnt_out[5:4]),
        .RXCOMINITDET(rxcominitdet_out[2]),
        .RXCOMMADET(rxcommadet_out[2]),
        .RXCOMMADETEN(rxcommadeten_in[2]),
        .RXCOMSASDET(rxcomsasdet_out[2]),
        .RXCOMWAKEDET(rxcomwakedet_out[2]),
        .RXCTRL0(rxctrl0_out[47:32]),
        .RXCTRL1(rxctrl1_out[47:32]),
        .RXCTRL2(rxctrl2_out[23:16]),
        .RXCTRL3(rxctrl3_out[23:16]),
        .RXDATA(rxdata_out[383:256]),
        .RXDATAEXTENDRSVD(rxdataextendrsvd_out[23:16]),
        .RXDATAVALID(rxdatavalid_out[5:4]),
        .RXDFEAGCCTRL(rxdfeagcctrl_in[5:4]),
        .RXDFEAGCHOLD(rxdfeagchold_in[2]),
        .RXDFEAGCOVRDEN(rxdfeagcovrden_in[2]),
        .RXDFECFOKFCNUM(rxdfecfokfcnum_in[11:8]),
        .RXDFECFOKFEN(rxdfecfokfen_in[2]),
        .RXDFECFOKFPULSE(rxdfecfokfpulse_in[2]),
        .RXDFECFOKHOLD(rxdfecfokhold_in[2]),
        .RXDFECFOKOVREN(rxdfecfokovren_in[2]),
        .RXDFEKHHOLD(rxdfekhhold_in[2]),
        .RXDFEKHOVRDEN(rxdfekhovrden_in[2]),
        .RXDFELFHOLD(rxdfelfhold_in[2]),
        .RXDFELFOVRDEN(rxdfelfovrden_in[2]),
        .RXDFELPMRESET(rxdfelpmreset_in[2]),
        .RXDFETAP10HOLD(rxdfetap10hold_in[2]),
        .RXDFETAP10OVRDEN(rxdfetap10ovrden_in[2]),
        .RXDFETAP11HOLD(rxdfetap11hold_in[2]),
        .RXDFETAP11OVRDEN(rxdfetap11ovrden_in[2]),
        .RXDFETAP12HOLD(rxdfetap12hold_in[2]),
        .RXDFETAP12OVRDEN(rxdfetap12ovrden_in[2]),
        .RXDFETAP13HOLD(rxdfetap13hold_in[2]),
        .RXDFETAP13OVRDEN(rxdfetap13ovrden_in[2]),
        .RXDFETAP14HOLD(rxdfetap14hold_in[2]),
        .RXDFETAP14OVRDEN(rxdfetap14ovrden_in[2]),
        .RXDFETAP15HOLD(rxdfetap15hold_in[2]),
        .RXDFETAP15OVRDEN(rxdfetap15ovrden_in[2]),
        .RXDFETAP2HOLD(rxdfetap2hold_in[2]),
        .RXDFETAP2OVRDEN(rxdfetap2ovrden_in[2]),
        .RXDFETAP3HOLD(rxdfetap3hold_in[2]),
        .RXDFETAP3OVRDEN(rxdfetap3ovrden_in[2]),
        .RXDFETAP4HOLD(rxdfetap4hold_in[2]),
        .RXDFETAP4OVRDEN(rxdfetap4ovrden_in[2]),
        .RXDFETAP5HOLD(rxdfetap5hold_in[2]),
        .RXDFETAP5OVRDEN(rxdfetap5ovrden_in[2]),
        .RXDFETAP6HOLD(rxdfetap6hold_in[2]),
        .RXDFETAP6OVRDEN(rxdfetap6ovrden_in[2]),
        .RXDFETAP7HOLD(rxdfetap7hold_in[2]),
        .RXDFETAP7OVRDEN(rxdfetap7ovrden_in[2]),
        .RXDFETAP8HOLD(rxdfetap8hold_in[2]),
        .RXDFETAP8OVRDEN(rxdfetap8ovrden_in[2]),
        .RXDFETAP9HOLD(rxdfetap9hold_in[2]),
        .RXDFETAP9OVRDEN(rxdfetap9ovrden_in[2]),
        .RXDFEUTHOLD(rxdfeuthold_in[2]),
        .RXDFEUTOVRDEN(rxdfeutovrden_in[2]),
        .RXDFEVPHOLD(rxdfevphold_in[2]),
        .RXDFEVPOVRDEN(rxdfevpovrden_in[2]),
        .RXDFEXYDEN(rxdfexyden_in[2]),
        .RXDLYBYPASS(rxdlybypass_in[2]),
        .RXDLYEN(rxdlyen_in[2]),
        .RXDLYOVRDEN(rxdlyovrden_in[2]),
        .RXDLYSRESET(rxdlysreset_in[2]),
        .RXDLYSRESETDONE(rxdlysresetdone_out[2]),
        .RXELECIDLE(rxelecidle_out[2]),
        .RXELECIDLEMODE(rxelecidlemode_in[5:4]),
        .RXEQTRAINING(rxeqtraining_in[2]),
        .RXGEARBOXSLIP(rxgearboxslip_in[2]),
        .RXHEADER(rxheader_out[17:12]),
        .RXHEADERVALID(rxheadervalid_out[5:4]),
        .RXLATCLK(rxlatclk_in[2]),
        .RXLFPSTRESETDET(rxlfpstresetdet_out[2]),
        .RXLFPSU2LPEXITDET(rxlfpsu2lpexitdet_out[2]),
        .RXLFPSU3WAKEDET(rxlfpsu3wakedet_out[2]),
        .RXLPMEN(rxlpmen_in[2]),
        .RXLPMGCHOLD(rxlpmgchold_in[2]),
        .RXLPMGCOVRDEN(rxlpmgcovrden_in[2]),
        .RXLPMHFHOLD(rxlpmhfhold_in[2]),
        .RXLPMHFOVRDEN(rxlpmhfovrden_in[2]),
        .RXLPMLFHOLD(rxlpmlfhold_in[2]),
        .RXLPMLFKLOVRDEN(rxlpmlfklovrden_in[2]),
        .RXLPMOSHOLD(rxlpmoshold_in[2]),
        .RXLPMOSOVRDEN(rxlpmosovrden_in[2]),
        .RXMCOMMAALIGNEN(rxmcommaalignen_in[2]),
        .RXMONITOROUT(rxmonitorout_out[23:16]),
        .RXMONITORSEL(rxmonitorsel_in[5:4]),
        .RXOOBRESET(rxoobreset_in[2]),
        .RXOSCALRESET(rxoscalreset_in[2]),
        .RXOSHOLD(rxoshold_in[2]),
        .RXOSINTDONE(rxosintdone_out[2]),
        .RXOSINTSTARTED(rxosintstarted_out[2]),
        .RXOSINTSTROBEDONE(rxosintstrobedone_out[2]),
        .RXOSINTSTROBESTARTED(rxosintstrobestarted_out[2]),
        .RXOSOVRDEN(rxosovrden_in[2]),
        .RXOUTCLK(rxoutclk_out[2]),
        .RXOUTCLKFABRIC(rxoutclkfabric_out[2]),
        .RXOUTCLKPCS(GTHE4_CHANNEL_RXOUTCLKPCS[2]),
        .RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL[8:6]),
        .RXPCOMMAALIGNEN(rxpcommaalignen_in[2]),
        .RXPCSRESET(rxpcsreset_in[2]),
        .RXPD(GTHE4_CHANNEL_RXPD[5:4]),
        .RXPHALIGN(rxphalign_in[2]),
        .RXPHALIGNDONE(rxphaligndone_out[2]),
        .RXPHALIGNEN(rxphalignen_in[2]),
        .RXPHALIGNERR(rxphalignerr_out[2]),
        .RXPHDLYPD(rxphdlypd_in[2]),
        .RXPHDLYRESET(rxphdlyreset_in[2]),
        .RXPHOVRDEN(rxphovrden_in[2]),
        .RXPLLCLKSEL(rxpllclksel_in[5:4]),
        .RXPMARESET(GTHE4_CHANNEL_RXPMARESET[2]),
        .RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE[2]),
        .RXPOLARITY(rxpolarity_in[2]),
        .RXPRBSCNTRESET(rxprbscntreset_in[2]),
        .RXPRBSERR(rxprbserr_out[2]),
        .RXPRBSLOCKED(rxprbslocked_out[2]),
        .RXPRBSSEL(rxprbssel_in[11:8]),
        .RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE[2]),
        .RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET[2]),
        .RXQPIEN(rxqpien_in[2]),
        .RXQPISENN(rxqpisenn_out[2]),
        .RXQPISENP(rxqpisenp_out[2]),
        .RXRATE(GTHE4_CHANNEL_RXRATE[8:6]),
        .RXRATEDONE(rxratedone_out[2]),
        .RXRATEMODE(GTHE4_CHANNEL_RXRATEMODE[2]),
        .RXRECCLKOUT(rxrecclkout_out[2]),
        .RXRESETDONE(rxresetdone_out[2]),
        .RXSLIDE(rxslide_in[2]),
        .RXSLIDERDY(rxsliderdy_out[2]),
        .RXSLIPDONE(rxslipdone_out[2]),
        .RXSLIPOUTCLK(rxslipoutclk_in[2]),
        .RXSLIPOUTCLKRDY(rxslipoutclkrdy_out[2]),
        .RXSLIPPMA(rxslippma_in[2]),
        .RXSLIPPMARDY(rxslippmardy_out[2]),
        .RXSTARTOFSEQ(rxstartofseq_out[5:4]),
        .RXSTATUS(rxstatus_out[8:6]),
        .RXSYNCALLIN(rxsyncallin_in[2]),
        .RXSYNCDONE(rxsyncdone_out[2]),
        .RXSYNCIN(rxsyncin_in[2]),
        .RXSYNCMODE(rxsyncmode_in[2]),
        .RXSYNCOUT(rxsyncout_out[2]),
        .RXSYSCLKSEL(rxsysclksel_in[5:4]),
        .RXTERMINATION(rxtermination_in[2]),
        .RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .RXUSRCLK(rxusrclk_in[2]),
        .RXUSRCLK2(rxusrclk2_in[2]),
        .RXVALID(rxvalid_out[2]),
        .SIGVALIDCLK(sigvalidclk_in[2]),
        .TSTIN(tstin_in[59:40]),
        .TX8B10BBYPASS(tx8b10bbypass_in[23:16]),
        .TX8B10BEN(tx8b10ben_in[2]),
        .TXBUFSTATUS(txbufstatus_out[5:4]),
        .TXCOMFINISH(txcomfinish_out[2]),
        .TXCOMINIT(txcominit_in[2]),
        .TXCOMSAS(txcomsas_in[2]),
        .TXCOMWAKE(txcomwake_in[2]),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[58],gtwiz_userdata_tx_in[48]}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[59],gtwiz_userdata_tx_in[49]}),
        .TXCTRL2(txctrl2_in[23:16]),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_userdata_tx_in[57:50],gtwiz_userdata_tx_in[47:40]}),
        .TXDATAEXTENDRSVD(txdataextendrsvd_in[23:16]),
        .TXDCCDONE(txdccdone_out[2]),
        .TXDCCFORCESTART(txdccforcestart_in[2]),
        .TXDCCRESET(txdccreset_in[2]),
        .TXDEEMPH(txdeemph_in[5:4]),
        .TXDETECTRX(txdetectrx_in[2]),
        .TXDIFFCTRL(txdiffctrl_in[14:10]),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .TXDLYSRESETDONE(txdlysresetdone_out[2]),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[2]),
        .TXHEADER(txheader_in[17:12]),
        .TXINHIBIT(txinhibit_in[2]),
        .TXLATCLK(txlatclk_in[2]),
        .TXLFPSTRESET(txlfpstreset_in[2]),
        .TXLFPSU2LPEXIT(txlfpsu2lpexit_in[2]),
        .TXLFPSU3WAKE(txlfpsu3wake_in[2]),
        .TXMAINCURSOR(txmaincursor_in[20:14]),
        .TXMARGIN(txmargin_in[8:6]),
        .TXMUXDCDEXHOLD(txmuxdcdexhold_in[2]),
        .TXMUXDCDORWREN(txmuxdcdorwren_in[2]),
        .TXONESZEROS(txoneszeros_in[2]),
        .TXOUTCLK(txoutclk_out[2]),
        .TXOUTCLKFABRIC(txoutclkfabric_out[2]),
        .TXOUTCLKPCS(txoutclkpcs_out[2]),
        .TXOUTCLKSEL(GTHE4_CHANNEL_TXOUTCLKSEL[8:6]),
        .TXPCSRESET(txpcsreset_in[2]),
        .TXPD(txpd_in[5:4]),
        .TXPDELECIDLEMODE(txpdelecidlemode_in[2]),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[2]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(txphinitdone_out[2]),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(txpippmen_in[2]),
        .TXPIPPMOVRDEN(txpippmovrden_in[2]),
        .TXPIPPMPD(txpippmpd_in[2]),
        .TXPIPPMSEL(txpippmsel_in[2]),
        .TXPIPPMSTEPSIZE(txpippmstepsize_in[14:10]),
        .TXPISOPD(txpisopd_in[2]),
        .TXPLLCLKSEL(txpllclksel_in[5:4]),
        .TXPMARESET(txpmareset_in[2]),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(txpolarity_in[2]),
        .TXPOSTCURSOR(txpostcursor_in[14:10]),
        .TXPRBSFORCEERR(txprbsforceerr_in[2]),
        .TXPRBSSEL(txprbssel_in[11:8]),
        .TXPRECURSOR(txprecursor_in[14:10]),
        .TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE[2]),
        .TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET[2]),
        .TXQPIBIASEN(txqpibiasen_in[2]),
        .TXQPISENN(txqpisenn_out[2]),
        .TXQPISENP(txqpisenp_out[2]),
        .TXQPIWEAKPUP(txqpiweakpup_in[2]),
        .TXRATE(txrate_in[8:6]),
        .TXRATEDONE(txratedone_out[2]),
        .TXRATEMODE(txratemode_in[2]),
        .TXRESETDONE(txresetdone_out[2]),
        .TXSEQUENCE(txsequence_in[20:14]),
        .TXSWING(txswing_in[2]),
        .TXSYNCALLIN(GTHE4_CHANNEL_TXSYNCALLIN),
        .TXSYNCDONE(txsyncdone_out[2]),
        .TXSYNCIN(GTHE4_CHANNEL_TXSYNCOUT[0]),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(GTHE4_CHANNEL_TXSYNCOUT[2]),
        .TXSYSCLKSEL(txsysclksel_in[5:4]),
        .TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .TXUSRCLK(txusrclk_in[2]),
        .TXUSRCLK2(txusrclk2_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxpmaresetdone_out[0]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPMARESETDONE[0]),
        .I1(cal_on_rx_debug_out),
        .O(rxpmaresetdone_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxpmaresetdone_out[1]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPMARESETDONE[1]),
        .I1(cal_on_rx_debug_out_0),
        .O(rxpmaresetdone_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxpmaresetdone_out[2]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPMARESETDONE[2]),
        .I1(cal_on_rx_debug_out_1),
        .O(rxpmaresetdone_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxprgdivresetdone_out[0]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPRGDIVRESETDONE[0]),
        .I1(cal_on_rx_debug_out),
        .O(rxprgdivresetdone_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxprgdivresetdone_out[1]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPRGDIVRESETDONE[1]),
        .I1(cal_on_rx_debug_out_0),
        .O(rxprgdivresetdone_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \rxprgdivresetdone_out[2]_INST_0 
       (.I0(GTHE4_CHANNEL_RXPRGDIVRESETDONE[2]),
        .I1(cal_on_rx_debug_out_1),
        .O(rxprgdivresetdone_out[2]));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal
   (\state_reg[0] ,
    \cpll_cal_state_reg[19] ,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    \state_reg[0]_0 ,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    cal_on_tx_reset_in_sync,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    wr,
    rd,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \cpll_cal_state_reg[9] ,
    cal_fail_store_reg,
    cal_on_rx_reset_in_sync,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.rxcdrhold_int ,
    \gen_cal_rx_en.cpll_cal_state_reg[3] ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \arb_state_reg[2] ,
    cal_fail_store_reg_0,
    Q,
    \progdiv_cfg_store_reg[15] ,
    \cpll_cal_state_reg[15] ,
    \cpll_cal_state_reg[29] ,
    txprogdivreset_int_reg,
    \gen_cal_rx_en.rxcdrhold_int_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \cpll_cal_state_reg[21] ,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    \gen_cal_rx_en.cpll_cal_state_reg[12] ,
    \cpll_cal_state_reg[13] ,
    cpllpd_int_reg,
    freq_counter_rst_reg,
    cal_fail_store_reg_1,
    cal_fail_store_reg_2,
    freq_counter_rst_reg_0,
    wr_reg,
    status_store_reg,
    status_store_reg_0,
    cal_fail_store_reg_3,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10] ,
    \gen_cal_rx_en.cpll_cal_state_reg[11] ,
    \gen_cal_rx_en.cal_fail_store_reg_1 ,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[9] ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ,
    \gen_cal_rx_en.cpllreset_int_reg ,
    \gen_cal_rx_en.cal_fail_store_reg_2 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \gen_cal_rx_en.cal_fail_store_reg_3 ,
    \drp_state_reg[1] ,
    done_reg,
    done_reg_0,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    rd_reg,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    done_reg_1,
    i_in_meta_reg,
    drprdy_out,
    i_in_meta_reg_0,
    i_in_meta_reg_1,
    drprst_in,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    \cpll_cal_state_reg[30] ,
    \cpll_cal_state_reg[15]_0 ,
    \cpll_cal_state_reg[14] ,
    i_in_out_reg,
    \drp_state_reg[6] ,
    \drp_state_reg[6]_0 ,
    \cpll_cal_state_reg[28] ,
    \txoutclksel_int_reg[2] ,
    \drp_state_reg[5] ,
    \drp_state_reg[4] ,
    \DO_USR_O_reg[47] ,
    cal_fail_store_reg_4,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    \gen_cal_rx_en.freq_counter_rst_reg_1 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2] ,
    \gen_cal_rx_en.drp_state_reg[5] ,
    \gen_cal_rx_en.drp_state_reg[4] ,
    \gen_cal_rx_en.cpll_cal_state_reg[7] ,
    \DO_USR_O_reg[31] ,
    \gen_cal_rx_en.cal_fail_store_reg_4 ,
    \drp_state_reg[1]_0 ,
    drpaddr_in,
    drpdi_in,
    drpwe_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    drpen_in,
    rxoutclksel_in,
    GTHE4_CHANNEL_DRPRDY,
    D,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [1:0]\state_reg[0] ;
  output \cpll_cal_state_reg[19] ;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [1:0]\state_reg[0]_0 ;
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output cal_on_tx_reset_in_sync;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output wr;
  output rd;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \cpll_cal_state_reg[9] ;
  output cal_fail_store_reg;
  output cal_on_rx_reset_in_sync;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output \gen_cal_rx_en.cpll_cal_state_reg[3] ;
  output \gen_cal_rx_en.cal_fail_store_reg ;
  output \arb_state_reg[2] ;
  output cal_fail_store_reg_0;
  output [14:0]Q;
  output \progdiv_cfg_store_reg[15] ;
  output \cpll_cal_state_reg[15] ;
  output \cpll_cal_state_reg[29] ;
  output txprogdivreset_int_reg;
  output [13:0]\gen_cal_rx_en.rxcdrhold_int_reg ;
  output [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  output [4:0]\cpll_cal_state_reg[21] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  output \cpll_cal_state_reg[13] ;
  output cpllpd_int_reg;
  output freq_counter_rst_reg;
  output cal_fail_store_reg_1;
  output cal_fail_store_reg_2;
  output freq_counter_rst_reg_0;
  output wr_reg;
  output [17:0]status_store_reg;
  output status_store_reg_0;
  output cal_fail_store_reg_3;
  output \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[11] ;
  output \gen_cal_rx_en.cal_fail_store_reg_1 ;
  output \gen_cal_rx_en.freq_counter_rst_reg ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  output \gen_cal_rx_en.cpllreset_int_reg ;
  output \gen_cal_rx_en.cal_fail_store_reg_2 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \gen_cal_rx_en.cal_fail_store_reg_3 ;
  output [1:0]\drp_state_reg[1] ;
  output done_reg;
  output done_reg_0;
  output \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  output rd_reg;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output done_reg_1;
  output [2:0]i_in_meta_reg;
  output [0:0]drprdy_out;
  output [9:0]i_in_meta_reg_0;
  output [15:0]i_in_meta_reg_1;
  input [0:0]drprst_in;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input \cpll_cal_state_reg[30] ;
  input \cpll_cal_state_reg[15]_0 ;
  input \cpll_cal_state_reg[14] ;
  input i_in_out_reg;
  input \drp_state_reg[6] ;
  input \drp_state_reg[6]_0 ;
  input \cpll_cal_state_reg[28] ;
  input \txoutclksel_int_reg[2] ;
  input \drp_state_reg[5] ;
  input \drp_state_reg[4] ;
  input \DO_USR_O_reg[47] ;
  input cal_fail_store_reg_4;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  input \gen_cal_rx_en.drp_state_reg[6] ;
  input \gen_cal_rx_en.drp_state_reg[6]_0 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  input \gen_cal_rx_en.drp_state_reg[5] ;
  input \gen_cal_rx_en.drp_state_reg[4] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[7] ;
  input \DO_USR_O_reg[31] ;
  input \gen_cal_rx_en.cal_fail_store_reg_4 ;
  input \drp_state_reg[1]_0 ;
  input [9:0]drpaddr_in;
  input [15:0]drpdi_in;
  input [0:0]drpwe_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [0:0]drpen_in;
  input [2:0]rxoutclksel_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [15:0]D;
  input cal_on_tx_reset_in;
  input cal_on_rx_reset_in;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;

  wire [15:0]D;
  wire \DO_USR_O_reg[31] ;
  wire \DO_USR_O_reg[47] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [14:0]Q;
  wire \arb_state_reg[2] ;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire cal_fail_store_reg_1;
  wire cal_fail_store_reg_2;
  wire cal_fail_store_reg_3;
  wire cal_fail_store_reg_4;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [14:0]cal_on_rx_dout;
  wire cal_on_rx_drdy;
  wire [8:2]cal_on_rx_drpaddr_out;
  wire [15:0]cal_on_rx_drpdi_out;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [14:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state_reg[13] ;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[15] ;
  wire \cpll_cal_state_reg[15]_0 ;
  wire \cpll_cal_state_reg[19] ;
  wire [4:0]\cpll_cal_state_reg[21] ;
  wire \cpll_cal_state_reg[28] ;
  wire \cpll_cal_state_reg[29] ;
  wire \cpll_cal_state_reg[30] ;
  wire \cpll_cal_state_reg[9] ;
  wire cpllpd_int_reg;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire [1:0]\drp_state_reg[1] ;
  wire \drp_state_reg[1]_0 ;
  wire \drp_state_reg[4] ;
  wire \drp_state_reg[5] ;
  wire \drp_state_reg[6] ;
  wire \drp_state_reg[6]_0 ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire freq_counter_rst_reg;
  wire freq_counter_rst_reg_0;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_1 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_2 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_3 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_4 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[11] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[3] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[7] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  wire \gen_cal_rx_en.cpllreset_int_reg ;
  wire \gen_cal_rx_en.drp_state_reg[4] ;
  wire \gen_cal_rx_en.drp_state_reg[5] ;
  wire \gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  wire \gen_cal_rx_en.rd ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire [13:0]\gen_cal_rx_en.rxcdrhold_int_reg ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_10;
  wire gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_5;
  wire gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_9;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_32;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_34;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_35;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_36;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_41;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_42;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_43;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_44;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45;
  wire [2:0]i_in_meta_reg;
  wire [9:0]i_in_meta_reg_0;
  wire [15:0]i_in_meta_reg_1;
  wire i_in_out_reg;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire out;
  wire [2:1]p_1_in;
  wire \progdiv_cfg_store_reg[15] ;
  wire rd;
  wire rd_reg;
  wire reset_synchronizer_resetin_tx_inst_n_1;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire [1:0]\state_reg[0] ;
  wire [1:0]\state_reg[0]_0 ;
  wire [17:0]status_store_reg;
  wire status_store_reg_0;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2] ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire wr;
  wire wr_reg;

  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_67 bit_synchronizer_drprst_inst
       (.D(p_1_in),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[2] (bit_synchronizer_drprst_inst_n_2),
        .\drp_state_reg[6] (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_5),
        .drpaddr_in(drpaddr_in[2:1]),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in(drprst_in),
        .drprst_in_sync(drprst_in_sync),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gte4_drp_arb_68 gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i
       (.D(D),
        .\DRPADDR_reg[0] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_44),
        .\DRPADDR_reg[2] (p_1_in),
        .\DRPADDR_reg[3] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_42),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_32),
        .\DRPADDR_reg[5] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_43),
        .\DRPADDR_reg[6] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_36),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_41),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_34),
        .\DRPDI_reg[15] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_35),
        .E(bit_synchronizer_drprst_inst_n_1),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .Q(\drp_state_reg[1] ),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_10),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_9),
        .\arb_state_reg[2]_0 (\arb_state_reg[2] ),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .den_reg(cal_on_tx_drpen_out),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_0),
        .done_reg_2(done_reg_1),
        .\drp_state_reg[1]_0 (\drp_state_reg[1]_0 ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.daddr_reg[8] ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\gen_cal_rx_en.den_reg (cal_on_rx_drpen_out),
        .\gen_cal_rx_en.di_reg[15] (cal_on_rx_drpdi_out),
        .i_in_meta_reg(i_in_meta_reg_0),
        .i_in_meta_reg_0(i_in_meta_reg_1),
        .i_in_out_reg(bit_synchronizer_drprst_inst_n_2),
        .status_store_reg({status_store_reg[17],cal_on_tx_dout,status_store_reg[16],cal_on_rx_dout,status_store_reg[15:0]}),
        .\timeout_cntr_reg[0]_0 (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_5));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_69 gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i
       (.AS(\state_reg[0]_0 [1]),
        .\DO_USR_O_reg[31] (\DO_USR_O_reg[31] ),
        .\DO_USR_O_reg[31]_0 ({status_store_reg[16],cal_on_rx_dout}),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_9),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .Q(\gen_cal_rx_en.rxcdrhold_int_reg ),
        .SR(cal_on_rx_reset_in_sync),
        .\addr_i_reg[18] ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\addr_i_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_32),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33),
        .\addr_i_reg[6] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_36),
        .\addr_i_reg[8] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_34),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .\data_i_reg[15] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_35),
        .\data_i_reg[31] (cal_on_rx_drpdi_out),
        .drpaddr_in({drpaddr_in[8:6],drpaddr_in[4:2]}),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 (\state_reg[0]_0 [0]),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_reg ),
        .\gen_cal_rx_en.cal_fail_store_reg_1 (\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .\gen_cal_rx_en.cal_fail_store_reg_2 (\gen_cal_rx_en.cal_fail_store_reg_1 ),
        .\gen_cal_rx_en.cal_fail_store_reg_3 (\gen_cal_rx_en.cal_fail_store_reg_2 ),
        .\gen_cal_rx_en.cal_fail_store_reg_4 (\gen_cal_rx_en.cal_fail_store_reg_3 ),
        .\gen_cal_rx_en.cal_fail_store_reg_5 (\gen_cal_rx_en.cal_fail_store_reg_4 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0]_0 (\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_cal_rx_en.cpll_cal_state_reg[10] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_1 (\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[11]_0 (\gen_cal_rx_en.cpll_cal_state_reg[11] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12]_0 (\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[14]_0 (\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_0 (\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_1 (\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[3]_0 (\gen_cal_rx_en.cpll_cal_state_reg[3] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[7]_0 (\gen_cal_rx_en.cpll_cal_state_reg[7] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[8]_0 (\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_0 (\gen_cal_rx_en.cpll_cal_state_reg[9] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_1 (\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ),
        .\gen_cal_rx_en.cpllreset_int_reg_0 (\gen_cal_rx_en.cpllreset_int_reg ),
        .\gen_cal_rx_en.drp_state_reg[1]_0 (\gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.drp_state_reg[4]_0 (\gen_cal_rx_en.drp_state_reg[4] ),
        .\gen_cal_rx_en.drp_state_reg[5]_0 (\gen_cal_rx_en.drp_state_reg[5] ),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.drp_state_reg[6] ),
        .\gen_cal_rx_en.drp_state_reg[6]_1 (\gen_cal_rx_en.drp_state_reg[6]_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_cal_rx_en.freq_counter_rst_reg ),
        .\gen_cal_rx_en.freq_counter_rst_reg_1 (\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_2 (\gen_cal_rx_en.freq_counter_rst_reg_1 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxoutclksel_int (\gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 (\gen_cal_rx_en.rxoutclksel_int_reg[2] ),
        .\gen_cal_rx_en.wr (\gen_cal_rx_en.wr ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .out(out),
        .rxcdrhold_in(rxcdrhold_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclksel_in(rxoutclksel_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_70 gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i
       (.AS(\state_reg[0] [1]),
        .\DO_USR_O_reg[47] (\DO_USR_O_reg[47] ),
        .\DO_USR_O_reg[47]_0 ({status_store_reg[17],cal_on_tx_dout}),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_10),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .Q(Q),
        .SR(cal_on_tx_reset_in_sync),
        .\addr_i_reg[0] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_44),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45),
        .\addr_i_reg[27] (cal_on_tx_drpaddr_out),
        .\addr_i_reg[3] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_42),
        .\addr_i_reg[5] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_43),
        .\addr_i_reg[7] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_41),
        .cal_fail_store_reg_0(cal_fail_store_reg),
        .cal_fail_store_reg_1(cal_fail_store_reg_0),
        .cal_fail_store_reg_2(cal_fail_store_reg_1),
        .cal_fail_store_reg_3(cal_fail_store_reg_2),
        .cal_fail_store_reg_4(cal_fail_store_reg_3),
        .cal_fail_store_reg_5(cal_fail_store_reg_4),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\cpll_cal_state_reg[13]_0 (\cpll_cal_state_reg[13] ),
        .\cpll_cal_state_reg[14]_0 (\cpll_cal_state_reg[14] ),
        .\cpll_cal_state_reg[15]_0 (\cpll_cal_state_reg[15] ),
        .\cpll_cal_state_reg[15]_1 (\cpll_cal_state_reg[15]_0 ),
        .\cpll_cal_state_reg[19]_0 (\cpll_cal_state_reg[19] ),
        .\cpll_cal_state_reg[21]_0 (\cpll_cal_state_reg[21] ),
        .\cpll_cal_state_reg[28]_0 (\cpll_cal_state_reg[28] ),
        .\cpll_cal_state_reg[29]_0 (\cpll_cal_state_reg[29] ),
        .\cpll_cal_state_reg[30]_0 (\cpll_cal_state_reg[30] ),
        .\cpll_cal_state_reg[9]_0 (\cpll_cal_state_reg[9] ),
        .cpllpd_int_reg_0(cpllpd_int_reg),
        .\data_i_reg[47] (cal_on_tx_drpdi_out),
        .\drp_state_reg[1]_0 (rd),
        .\drp_state_reg[4]_0 (\drp_state_reg[4] ),
        .\drp_state_reg[5]_0 (\drp_state_reg[5] ),
        .\drp_state_reg[6]_0 (\drp_state_reg[6] ),
        .\drp_state_reg[6]_1 (\drp_state_reg[6]_0 ),
        .drpaddr_in({drpaddr_in[7],drpaddr_in[5:3],drpaddr_in[1:0]}),
        .drpclk_in(drpclk_in),
        .drpwe_in(drpwe_in),
        .freq_counter_rst_reg_0(freq_counter_rst_reg),
        .freq_counter_rst_reg_1(freq_counter_rst_reg_0),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_meta_reg(i_in_meta_reg),
        .i_in_out_reg(i_in_out_reg),
        .in0(in0),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 (\state_reg[0] [0]),
        .\progdiv_cfg_store_reg[15]_0 (\progdiv_cfg_store_reg[15] ),
        .rd_reg_0(rd_reg),
        .rst_in_out_reg(reset_synchronizer_resetin_tx_inst_n_1),
        .status_store_reg_0(status_store_reg_0),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_in(txoutclksel_in),
        .txoutclksel_int(txoutclksel_int),
        .\txoutclksel_int_reg[2]_0 (\txoutclksel_int_reg[2] ),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg_0(txprogdivreset_int_reg),
        .wr(wr),
        .wr_reg_0(wr_reg));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_71 reset_synchronizer_resetin_rx_inst
       (.cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .drpclk_in(drpclk_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_72 reset_synchronizer_resetin_tx_inst
       (.cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\drp_state_reg[6] (\cpll_cal_state_reg[21] [4]),
        .drpclk_in(drpclk_in),
        .\progdiv_cfg_store_reg[0] (reset_synchronizer_resetin_tx_inst_n_1));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_3
   (\state_reg[0] ,
    \cpll_cal_state_reg[19] ,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    \state_reg[0]_0 ,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    cal_on_tx_reset_in_sync,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    wr,
    rd,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \cpll_cal_state_reg[9] ,
    cal_fail_store_reg,
    cal_on_rx_reset_in_sync,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.rxcdrhold_int ,
    \gen_cal_rx_en.cpll_cal_state_reg[3] ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \arb_state_reg[2] ,
    cal_fail_store_reg_0,
    Q,
    \progdiv_cfg_store_reg[15] ,
    \cpll_cal_state_reg[15] ,
    \cpll_cal_state_reg[29] ,
    txprogdivreset_int_reg,
    \gen_cal_rx_en.rxcdrhold_int_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \cpll_cal_state_reg[21] ,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    \gen_cal_rx_en.cpll_cal_state_reg[12] ,
    \cpll_cal_state_reg[13] ,
    cpllpd_int_reg,
    freq_counter_rst_reg,
    cal_fail_store_reg_1,
    cal_fail_store_reg_2,
    freq_counter_rst_reg_0,
    wr_reg,
    status_store_reg,
    status_store_reg_0,
    cal_fail_store_reg_3,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10] ,
    \gen_cal_rx_en.cpll_cal_state_reg[11] ,
    \gen_cal_rx_en.cal_fail_store_reg_1 ,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[9] ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ,
    \gen_cal_rx_en.cpllreset_int_reg ,
    \gen_cal_rx_en.cal_fail_store_reg_2 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \gen_cal_rx_en.cal_fail_store_reg_3 ,
    \drp_state_reg[1] ,
    done_reg,
    done_reg_0,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    rd_reg,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    done_reg_1,
    i_in_meta_reg,
    drprdy_out,
    i_in_meta_reg_0,
    i_in_meta_reg_1,
    drprst_in,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    \cpll_cal_state_reg[30] ,
    \cpll_cal_state_reg[15]_0 ,
    \cpll_cal_state_reg[14] ,
    i_in_out_reg,
    \drp_state_reg[6] ,
    \drp_state_reg[6]_0 ,
    \cpll_cal_state_reg[28] ,
    \txoutclksel_int_reg[2] ,
    \drp_state_reg[5] ,
    \drp_state_reg[4] ,
    \DO_USR_O_reg[47] ,
    cal_fail_store_reg_4,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    \gen_cal_rx_en.freq_counter_rst_reg_1 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2] ,
    \gen_cal_rx_en.drp_state_reg[5] ,
    \gen_cal_rx_en.drp_state_reg[4] ,
    \gen_cal_rx_en.cpll_cal_state_reg[7] ,
    \DO_USR_O_reg[31] ,
    \gen_cal_rx_en.cal_fail_store_reg_4 ,
    \drp_state_reg[1]_0 ,
    drpaddr_in,
    drpdi_in,
    drpwe_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    drpen_in,
    rxoutclksel_in,
    GTHE4_CHANNEL_DRPRDY,
    D,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [1:0]\state_reg[0] ;
  output \cpll_cal_state_reg[19] ;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [1:0]\state_reg[0]_0 ;
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output cal_on_tx_reset_in_sync;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output wr;
  output rd;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \cpll_cal_state_reg[9] ;
  output cal_fail_store_reg;
  output cal_on_rx_reset_in_sync;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output \gen_cal_rx_en.cpll_cal_state_reg[3] ;
  output \gen_cal_rx_en.cal_fail_store_reg ;
  output \arb_state_reg[2] ;
  output cal_fail_store_reg_0;
  output [14:0]Q;
  output \progdiv_cfg_store_reg[15] ;
  output \cpll_cal_state_reg[15] ;
  output \cpll_cal_state_reg[29] ;
  output txprogdivreset_int_reg;
  output [13:0]\gen_cal_rx_en.rxcdrhold_int_reg ;
  output [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  output [4:0]\cpll_cal_state_reg[21] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  output \cpll_cal_state_reg[13] ;
  output cpllpd_int_reg;
  output freq_counter_rst_reg;
  output cal_fail_store_reg_1;
  output cal_fail_store_reg_2;
  output freq_counter_rst_reg_0;
  output wr_reg;
  output [17:0]status_store_reg;
  output status_store_reg_0;
  output cal_fail_store_reg_3;
  output \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[11] ;
  output \gen_cal_rx_en.cal_fail_store_reg_1 ;
  output \gen_cal_rx_en.freq_counter_rst_reg ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  output \gen_cal_rx_en.cpllreset_int_reg ;
  output \gen_cal_rx_en.cal_fail_store_reg_2 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \gen_cal_rx_en.cal_fail_store_reg_3 ;
  output [1:0]\drp_state_reg[1] ;
  output done_reg;
  output done_reg_0;
  output \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  output rd_reg;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output done_reg_1;
  output [2:0]i_in_meta_reg;
  output [0:0]drprdy_out;
  output [9:0]i_in_meta_reg_0;
  output [15:0]i_in_meta_reg_1;
  input [0:0]drprst_in;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input \cpll_cal_state_reg[30] ;
  input \cpll_cal_state_reg[15]_0 ;
  input \cpll_cal_state_reg[14] ;
  input i_in_out_reg;
  input \drp_state_reg[6] ;
  input \drp_state_reg[6]_0 ;
  input \cpll_cal_state_reg[28] ;
  input \txoutclksel_int_reg[2] ;
  input \drp_state_reg[5] ;
  input \drp_state_reg[4] ;
  input \DO_USR_O_reg[47] ;
  input cal_fail_store_reg_4;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  input \gen_cal_rx_en.drp_state_reg[6] ;
  input \gen_cal_rx_en.drp_state_reg[6]_0 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  input \gen_cal_rx_en.drp_state_reg[5] ;
  input \gen_cal_rx_en.drp_state_reg[4] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[7] ;
  input \DO_USR_O_reg[31] ;
  input \gen_cal_rx_en.cal_fail_store_reg_4 ;
  input \drp_state_reg[1]_0 ;
  input [9:0]drpaddr_in;
  input [15:0]drpdi_in;
  input [0:0]drpwe_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [0:0]drpen_in;
  input [2:0]rxoutclksel_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [15:0]D;
  input cal_on_tx_reset_in;
  input cal_on_rx_reset_in;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;

  wire [15:0]D;
  wire \DO_USR_O_reg[31] ;
  wire \DO_USR_O_reg[47] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [14:0]Q;
  wire \arb_state_reg[2] ;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire cal_fail_store_reg_1;
  wire cal_fail_store_reg_2;
  wire cal_fail_store_reg_3;
  wire cal_fail_store_reg_4;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [14:0]cal_on_rx_dout;
  wire cal_on_rx_drdy;
  wire [8:2]cal_on_rx_drpaddr_out;
  wire [15:0]cal_on_rx_drpdi_out;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [14:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state_reg[13] ;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[15] ;
  wire \cpll_cal_state_reg[15]_0 ;
  wire \cpll_cal_state_reg[19] ;
  wire [4:0]\cpll_cal_state_reg[21] ;
  wire \cpll_cal_state_reg[28] ;
  wire \cpll_cal_state_reg[29] ;
  wire \cpll_cal_state_reg[30] ;
  wire \cpll_cal_state_reg[9] ;
  wire cpllpd_int_reg;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire [1:0]\drp_state_reg[1] ;
  wire \drp_state_reg[1]_0 ;
  wire \drp_state_reg[4] ;
  wire \drp_state_reg[5] ;
  wire \drp_state_reg[6] ;
  wire \drp_state_reg[6]_0 ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire freq_counter_rst_reg;
  wire freq_counter_rst_reg_0;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_1 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_2 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_3 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_4 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[11] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[3] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[7] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  wire \gen_cal_rx_en.cpllreset_int_reg ;
  wire \gen_cal_rx_en.drp_state_reg[4] ;
  wire \gen_cal_rx_en.drp_state_reg[5] ;
  wire \gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  wire \gen_cal_rx_en.rd ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire [13:0]\gen_cal_rx_en.rxcdrhold_int_reg ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_10;
  wire gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_5;
  wire gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_9;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_32;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_34;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_35;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_36;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_41;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_42;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_43;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_44;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45;
  wire [2:0]i_in_meta_reg;
  wire [9:0]i_in_meta_reg_0;
  wire [15:0]i_in_meta_reg_1;
  wire i_in_out_reg;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire out;
  wire [2:1]p_1_in;
  wire \progdiv_cfg_store_reg[15] ;
  wire rd;
  wire rd_reg;
  wire reset_synchronizer_resetin_tx_inst_n_1;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire [1:0]\state_reg[0] ;
  wire [1:0]\state_reg[0]_0 ;
  wire [17:0]status_store_reg;
  wire status_store_reg_0;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2] ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire wr;
  wire wr_reg;

  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_48 bit_synchronizer_drprst_inst
       (.D(p_1_in),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[2] (bit_synchronizer_drprst_inst_n_2),
        .\drp_state_reg[6] (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_5),
        .drpaddr_in(drpaddr_in[2:1]),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in(drprst_in),
        .drprst_in_sync(drprst_in_sync),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gte4_drp_arb_49 gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i
       (.D(D),
        .\DRPADDR_reg[0] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_44),
        .\DRPADDR_reg[2] (p_1_in),
        .\DRPADDR_reg[3] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_42),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_32),
        .\DRPADDR_reg[5] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_43),
        .\DRPADDR_reg[6] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_36),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_41),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_34),
        .\DRPDI_reg[15] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_35),
        .E(bit_synchronizer_drprst_inst_n_1),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .Q(\drp_state_reg[1] ),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_10),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_9),
        .\arb_state_reg[2]_0 (\arb_state_reg[2] ),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .den_reg(cal_on_tx_drpen_out),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_0),
        .done_reg_2(done_reg_1),
        .\drp_state_reg[1]_0 (\drp_state_reg[1]_0 ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.daddr_reg[8] ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\gen_cal_rx_en.den_reg (cal_on_rx_drpen_out),
        .\gen_cal_rx_en.di_reg[15] (cal_on_rx_drpdi_out),
        .i_in_meta_reg(i_in_meta_reg_0),
        .i_in_meta_reg_0(i_in_meta_reg_1),
        .i_in_out_reg(bit_synchronizer_drprst_inst_n_2),
        .status_store_reg({status_store_reg[17],cal_on_tx_dout,status_store_reg[16],cal_on_rx_dout,status_store_reg[15:0]}),
        .\timeout_cntr_reg[0]_0 (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_5));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_50 gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i
       (.AS(\state_reg[0]_0 [1]),
        .\DO_USR_O_reg[31] (\DO_USR_O_reg[31] ),
        .\DO_USR_O_reg[31]_0 ({status_store_reg[16],cal_on_rx_dout}),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_9),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .Q(\gen_cal_rx_en.rxcdrhold_int_reg ),
        .SR(cal_on_rx_reset_in_sync),
        .\addr_i_reg[18] ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\addr_i_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_32),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33),
        .\addr_i_reg[6] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_36),
        .\addr_i_reg[8] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_34),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .\data_i_reg[15] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_35),
        .\data_i_reg[31] (cal_on_rx_drpdi_out),
        .drpaddr_in({drpaddr_in[8:6],drpaddr_in[4:2]}),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 (\state_reg[0]_0 [0]),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_reg ),
        .\gen_cal_rx_en.cal_fail_store_reg_1 (\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .\gen_cal_rx_en.cal_fail_store_reg_2 (\gen_cal_rx_en.cal_fail_store_reg_1 ),
        .\gen_cal_rx_en.cal_fail_store_reg_3 (\gen_cal_rx_en.cal_fail_store_reg_2 ),
        .\gen_cal_rx_en.cal_fail_store_reg_4 (\gen_cal_rx_en.cal_fail_store_reg_3 ),
        .\gen_cal_rx_en.cal_fail_store_reg_5 (\gen_cal_rx_en.cal_fail_store_reg_4 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0]_0 (\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_cal_rx_en.cpll_cal_state_reg[10] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_1 (\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[11]_0 (\gen_cal_rx_en.cpll_cal_state_reg[11] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12]_0 (\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[14]_0 (\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_0 (\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_1 (\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[3]_0 (\gen_cal_rx_en.cpll_cal_state_reg[3] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[7]_0 (\gen_cal_rx_en.cpll_cal_state_reg[7] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[8]_0 (\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_0 (\gen_cal_rx_en.cpll_cal_state_reg[9] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_1 (\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ),
        .\gen_cal_rx_en.cpllreset_int_reg_0 (\gen_cal_rx_en.cpllreset_int_reg ),
        .\gen_cal_rx_en.drp_state_reg[1]_0 (\gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.drp_state_reg[4]_0 (\gen_cal_rx_en.drp_state_reg[4] ),
        .\gen_cal_rx_en.drp_state_reg[5]_0 (\gen_cal_rx_en.drp_state_reg[5] ),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.drp_state_reg[6] ),
        .\gen_cal_rx_en.drp_state_reg[6]_1 (\gen_cal_rx_en.drp_state_reg[6]_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_cal_rx_en.freq_counter_rst_reg ),
        .\gen_cal_rx_en.freq_counter_rst_reg_1 (\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_2 (\gen_cal_rx_en.freq_counter_rst_reg_1 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxoutclksel_int (\gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 (\gen_cal_rx_en.rxoutclksel_int_reg[2] ),
        .\gen_cal_rx_en.wr (\gen_cal_rx_en.wr ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .out(out),
        .rxcdrhold_in(rxcdrhold_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclksel_in(rxoutclksel_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_51 gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i
       (.AS(\state_reg[0] [1]),
        .\DO_USR_O_reg[47] (\DO_USR_O_reg[47] ),
        .\DO_USR_O_reg[47]_0 ({status_store_reg[17],cal_on_tx_dout}),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_10),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .Q(Q),
        .SR(cal_on_tx_reset_in_sync),
        .\addr_i_reg[0] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_44),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45),
        .\addr_i_reg[27] (cal_on_tx_drpaddr_out),
        .\addr_i_reg[3] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_42),
        .\addr_i_reg[5] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_43),
        .\addr_i_reg[7] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_41),
        .cal_fail_store_reg_0(cal_fail_store_reg),
        .cal_fail_store_reg_1(cal_fail_store_reg_0),
        .cal_fail_store_reg_2(cal_fail_store_reg_1),
        .cal_fail_store_reg_3(cal_fail_store_reg_2),
        .cal_fail_store_reg_4(cal_fail_store_reg_3),
        .cal_fail_store_reg_5(cal_fail_store_reg_4),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\cpll_cal_state_reg[13]_0 (\cpll_cal_state_reg[13] ),
        .\cpll_cal_state_reg[14]_0 (\cpll_cal_state_reg[14] ),
        .\cpll_cal_state_reg[15]_0 (\cpll_cal_state_reg[15] ),
        .\cpll_cal_state_reg[15]_1 (\cpll_cal_state_reg[15]_0 ),
        .\cpll_cal_state_reg[19]_0 (\cpll_cal_state_reg[19] ),
        .\cpll_cal_state_reg[21]_0 (\cpll_cal_state_reg[21] ),
        .\cpll_cal_state_reg[28]_0 (\cpll_cal_state_reg[28] ),
        .\cpll_cal_state_reg[29]_0 (\cpll_cal_state_reg[29] ),
        .\cpll_cal_state_reg[30]_0 (\cpll_cal_state_reg[30] ),
        .\cpll_cal_state_reg[9]_0 (\cpll_cal_state_reg[9] ),
        .cpllpd_int_reg_0(cpllpd_int_reg),
        .\data_i_reg[47] (cal_on_tx_drpdi_out),
        .\drp_state_reg[1]_0 (rd),
        .\drp_state_reg[4]_0 (\drp_state_reg[4] ),
        .\drp_state_reg[5]_0 (\drp_state_reg[5] ),
        .\drp_state_reg[6]_0 (\drp_state_reg[6] ),
        .\drp_state_reg[6]_1 (\drp_state_reg[6]_0 ),
        .drpaddr_in({drpaddr_in[7],drpaddr_in[5:3],drpaddr_in[1:0]}),
        .drpclk_in(drpclk_in),
        .drpwe_in(drpwe_in),
        .freq_counter_rst_reg_0(freq_counter_rst_reg),
        .freq_counter_rst_reg_1(freq_counter_rst_reg_0),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_meta_reg(i_in_meta_reg),
        .i_in_out_reg(i_in_out_reg),
        .in0(in0),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 (\state_reg[0] [0]),
        .\progdiv_cfg_store_reg[15]_0 (\progdiv_cfg_store_reg[15] ),
        .rd_reg_0(rd_reg),
        .rst_in_out_reg(reset_synchronizer_resetin_tx_inst_n_1),
        .status_store_reg_0(status_store_reg_0),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_in(txoutclksel_in),
        .txoutclksel_int(txoutclksel_int),
        .\txoutclksel_int_reg[2]_0 (\txoutclksel_int_reg[2] ),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg_0(txprogdivreset_int_reg),
        .wr(wr),
        .wr_reg_0(wr_reg));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_52 reset_synchronizer_resetin_rx_inst
       (.cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .drpclk_in(drpclk_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_53 reset_synchronizer_resetin_tx_inst
       (.cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\drp_state_reg[6] (\cpll_cal_state_reg[21] [4]),
        .drpclk_in(drpclk_in),
        .\progdiv_cfg_store_reg[0] (reset_synchronizer_resetin_tx_inst_n_1));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_4
   (\state_reg[0] ,
    \cpll_cal_state_reg[19] ,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    \state_reg[0]_0 ,
    GTHE4_CHANNEL_DRPEN,
    GTHE4_CHANNEL_DRPWE,
    cal_on_tx_reset_in_sync,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    wr,
    rd,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \cpll_cal_state_reg[9] ,
    cal_fail_store_reg,
    cal_on_rx_reset_in_sync,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.rd ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.rxcdrhold_int ,
    \gen_cal_rx_en.cpll_cal_state_reg[3] ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    \arb_state_reg[2] ,
    cal_fail_store_reg_0,
    Q,
    \progdiv_cfg_store_reg[15] ,
    \cpll_cal_state_reg[15] ,
    \cpll_cal_state_reg[29] ,
    txprogdivreset_int_reg,
    \gen_cal_rx_en.rxcdrhold_int_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \cpll_cal_state_reg[21] ,
    \gen_cal_rx_en.cpll_cal_state_reg[14] ,
    \gen_cal_rx_en.cpll_cal_state_reg[12] ,
    \cpll_cal_state_reg[13] ,
    cpllpd_int_reg,
    freq_counter_rst_reg,
    cal_fail_store_reg_1,
    cal_fail_store_reg_2,
    freq_counter_rst_reg_0,
    wr_reg,
    status_store_reg,
    status_store_reg_0,
    cal_fail_store_reg_3,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10] ,
    \gen_cal_rx_en.cpll_cal_state_reg[11] ,
    \gen_cal_rx_en.cal_fail_store_reg_1 ,
    \gen_cal_rx_en.freq_counter_rst_reg ,
    \gen_cal_rx_en.cpll_cal_state_reg[9] ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ,
    \gen_cal_rx_en.cpllreset_int_reg ,
    \gen_cal_rx_en.cal_fail_store_reg_2 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \gen_cal_rx_en.cal_fail_store_reg_3 ,
    \drp_state_reg[1] ,
    done_reg,
    done_reg_0,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    rd_reg,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    done_reg_1,
    i_in_meta_reg,
    drprdy_out,
    i_in_meta_reg_0,
    i_in_meta_reg_1,
    drprst_in,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    \cpll_cal_state_reg[30] ,
    \cpll_cal_state_reg[15]_0 ,
    \cpll_cal_state_reg[14] ,
    i_in_out_reg,
    \drp_state_reg[6] ,
    \drp_state_reg[6]_0 ,
    \cpll_cal_state_reg[28] ,
    \txoutclksel_int_reg[2] ,
    \drp_state_reg[5] ,
    \drp_state_reg[4] ,
    \DO_USR_O_reg[47] ,
    cal_fail_store_reg_4,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    \gen_cal_rx_en.freq_counter_rst_reg_1 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2] ,
    \gen_cal_rx_en.drp_state_reg[5] ,
    \gen_cal_rx_en.drp_state_reg[4] ,
    \gen_cal_rx_en.cpll_cal_state_reg[7] ,
    \DO_USR_O_reg[31] ,
    \gen_cal_rx_en.cal_fail_store_reg_4 ,
    \drp_state_reg[1]_0 ,
    drpaddr_in,
    drpdi_in,
    drpwe_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    drpen_in,
    rxoutclksel_in,
    GTHE4_CHANNEL_DRPRDY,
    D,
    cal_on_tx_reset_in,
    cal_on_rx_reset_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [1:0]\state_reg[0] ;
  output \cpll_cal_state_reg[19] ;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output [1:0]\state_reg[0]_0 ;
  output [0:0]GTHE4_CHANNEL_DRPEN;
  output [0:0]GTHE4_CHANNEL_DRPWE;
  output cal_on_tx_reset_in_sync;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output wr;
  output rd;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \cpll_cal_state_reg[9] ;
  output cal_fail_store_reg;
  output cal_on_rx_reset_in_sync;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.rd ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output \gen_cal_rx_en.cpll_cal_state_reg[3] ;
  output \gen_cal_rx_en.cal_fail_store_reg ;
  output \arb_state_reg[2] ;
  output cal_fail_store_reg_0;
  output [14:0]Q;
  output \progdiv_cfg_store_reg[15] ;
  output \cpll_cal_state_reg[15] ;
  output \cpll_cal_state_reg[29] ;
  output txprogdivreset_int_reg;
  output [13:0]\gen_cal_rx_en.rxcdrhold_int_reg ;
  output [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  output [4:0]\cpll_cal_state_reg[21] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  output \cpll_cal_state_reg[13] ;
  output cpllpd_int_reg;
  output freq_counter_rst_reg;
  output cal_fail_store_reg_1;
  output cal_fail_store_reg_2;
  output freq_counter_rst_reg_0;
  output wr_reg;
  output [17:0]status_store_reg;
  output status_store_reg_0;
  output cal_fail_store_reg_3;
  output \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[11] ;
  output \gen_cal_rx_en.cal_fail_store_reg_1 ;
  output \gen_cal_rx_en.freq_counter_rst_reg ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  output \gen_cal_rx_en.cpllreset_int_reg ;
  output \gen_cal_rx_en.cal_fail_store_reg_2 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \gen_cal_rx_en.cal_fail_store_reg_3 ;
  output [1:0]\drp_state_reg[1] ;
  output done_reg;
  output done_reg_0;
  output \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  output rd_reg;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output done_reg_1;
  output [2:0]i_in_meta_reg;
  output [0:0]drprdy_out;
  output [9:0]i_in_meta_reg_0;
  output [15:0]i_in_meta_reg_1;
  input [0:0]drprst_in;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input \cpll_cal_state_reg[30] ;
  input \cpll_cal_state_reg[15]_0 ;
  input \cpll_cal_state_reg[14] ;
  input i_in_out_reg;
  input \drp_state_reg[6] ;
  input \drp_state_reg[6]_0 ;
  input \cpll_cal_state_reg[28] ;
  input \txoutclksel_int_reg[2] ;
  input \drp_state_reg[5] ;
  input \drp_state_reg[4] ;
  input \DO_USR_O_reg[47] ;
  input cal_fail_store_reg_4;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  input \gen_cal_rx_en.drp_state_reg[6] ;
  input \gen_cal_rx_en.drp_state_reg[6]_0 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  input \gen_cal_rx_en.drp_state_reg[5] ;
  input \gen_cal_rx_en.drp_state_reg[4] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[7] ;
  input \DO_USR_O_reg[31] ;
  input \gen_cal_rx_en.cal_fail_store_reg_4 ;
  input \drp_state_reg[1]_0 ;
  input [9:0]drpaddr_in;
  input [15:0]drpdi_in;
  input [0:0]drpwe_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [0:0]drpen_in;
  input [2:0]rxoutclksel_in;
  input [0:0]GTHE4_CHANNEL_DRPRDY;
  input [15:0]D;
  input cal_on_tx_reset_in;
  input cal_on_rx_reset_in;
  input lopt;
  input lopt_1;
  input lopt_2;
  input lopt_3;

  wire [15:0]D;
  wire \DO_USR_O_reg[31] ;
  wire \DO_USR_O_reg[47] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_DRPEN;
  wire [0:0]GTHE4_CHANNEL_DRPRDY;
  wire [0:0]GTHE4_CHANNEL_DRPWE;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [14:0]Q;
  wire \arb_state_reg[2] ;
  wire bit_synchronizer_drprst_inst_n_1;
  wire bit_synchronizer_drprst_inst_n_2;
  wire cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire cal_fail_store_reg_1;
  wire cal_fail_store_reg_2;
  wire cal_fail_store_reg_3;
  wire cal_fail_store_reg_4;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [14:0]cal_on_rx_dout;
  wire cal_on_rx_drdy;
  wire [8:2]cal_on_rx_drpaddr_out;
  wire [15:0]cal_on_rx_drpdi_out;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [14:0]cal_on_tx_dout;
  wire cal_on_tx_drdy;
  wire [7:1]cal_on_tx_drpaddr_out;
  wire [15:0]cal_on_tx_drpdi_out;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire \cpll_cal_state_reg[13] ;
  wire \cpll_cal_state_reg[14] ;
  wire \cpll_cal_state_reg[15] ;
  wire \cpll_cal_state_reg[15]_0 ;
  wire \cpll_cal_state_reg[19] ;
  wire [4:0]\cpll_cal_state_reg[21] ;
  wire \cpll_cal_state_reg[28] ;
  wire \cpll_cal_state_reg[29] ;
  wire \cpll_cal_state_reg[30] ;
  wire \cpll_cal_state_reg[9] ;
  wire cpllpd_int_reg;
  wire done_reg;
  wire done_reg_0;
  wire done_reg_1;
  wire [1:0]\drp_state_reg[1] ;
  wire \drp_state_reg[1]_0 ;
  wire \drp_state_reg[4] ;
  wire \drp_state_reg[5] ;
  wire \drp_state_reg[6] ;
  wire \drp_state_reg[6]_0 ;
  wire [9:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [15:0]drpdi_in;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drprst_in;
  wire drprst_in_sync;
  wire [0:0]drpwe_in;
  wire freq_counter_rst_reg;
  wire freq_counter_rst_reg_0;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_1 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_2 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_3 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_4 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[11] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14] ;
  wire [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[3] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[7] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  wire \gen_cal_rx_en.cpllreset_int_reg ;
  wire \gen_cal_rx_en.drp_state_reg[4] ;
  wire \gen_cal_rx_en.drp_state_reg[5] ;
  wire \gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  wire \gen_cal_rx_en.rd ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire [13:0]\gen_cal_rx_en.rxcdrhold_int_reg ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_10;
  wire gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_5;
  wire gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_9;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_32;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_34;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_35;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_36;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_41;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_42;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_43;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_44;
  wire gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45;
  wire [2:0]i_in_meta_reg;
  wire [9:0]i_in_meta_reg_0;
  wire [15:0]i_in_meta_reg_1;
  wire i_in_out_reg;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire out;
  wire [2:1]p_1_in;
  wire \progdiv_cfg_store_reg[15] ;
  wire rd;
  wire rd_reg;
  wire reset_synchronizer_resetin_tx_inst_n_1;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire [1:0]\state_reg[0] ;
  wire [1:0]\state_reg[0]_0 ;
  wire [17:0]status_store_reg;
  wire status_store_reg_0;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2] ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_reg;
  wire wr;
  wire wr_reg;

  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_33 bit_synchronizer_drprst_inst
       (.D(p_1_in),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45),
        .E(bit_synchronizer_drprst_inst_n_1),
        .\addr_i_reg[2] (bit_synchronizer_drprst_inst_n_2),
        .\drp_state_reg[6] (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_5),
        .drpaddr_in(drpaddr_in[2:1]),
        .drpclk_in(drpclk_in),
        .drpen_in(drpen_in),
        .drprst_in(drprst_in),
        .drprst_in_sync(drprst_in_sync),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gte4_drp_arb gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i
       (.D(D),
        .\DRPADDR_reg[0] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_44),
        .\DRPADDR_reg[2] (p_1_in),
        .\DRPADDR_reg[3] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_42),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_32),
        .\DRPADDR_reg[5] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_43),
        .\DRPADDR_reg[6] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_36),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_41),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_34),
        .\DRPDI_reg[15] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_35),
        .E(bit_synchronizer_drprst_inst_n_1),
        .GTHE4_CHANNEL_DRPEN(GTHE4_CHANNEL_DRPEN),
        .GTHE4_CHANNEL_DRPRDY(GTHE4_CHANNEL_DRPRDY),
        .GTHE4_CHANNEL_DRPWE(GTHE4_CHANNEL_DRPWE),
        .Q(\drp_state_reg[1] ),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_10),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_9),
        .\arb_state_reg[2]_0 (\arb_state_reg[2] ),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\daddr_reg[7]_0 (cal_on_tx_drpaddr_out),
        .den_reg(cal_on_tx_drpen_out),
        .\di_reg[15]_0 (cal_on_tx_drpdi_out),
        .done_reg_0(done_reg),
        .done_reg_1(done_reg_0),
        .done_reg_2(done_reg_1),
        .\drp_state_reg[1]_0 (\drp_state_reg[1]_0 ),
        .drpaddr_in(drpaddr_in),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[14:0]),
        .drpen_in(drpen_in),
        .drprdy_out(drprdy_out),
        .drprst_in_sync(drprst_in_sync),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.daddr_reg[8] ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\gen_cal_rx_en.den_reg (cal_on_rx_drpen_out),
        .\gen_cal_rx_en.di_reg[15] (cal_on_rx_drpdi_out),
        .i_in_meta_reg(i_in_meta_reg_0),
        .i_in_meta_reg_0(i_in_meta_reg_1),
        .i_in_out_reg(bit_synchronizer_drprst_inst_n_2),
        .status_store_reg({status_store_reg[17],cal_on_tx_dout,status_store_reg[16],cal_on_rx_dout,status_store_reg[15:0]}),
        .\timeout_cntr_reg[0]_0 (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_5));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i
       (.AS(\state_reg[0]_0 [1]),
        .\DO_USR_O_reg[31] (\DO_USR_O_reg[31] ),
        .\DO_USR_O_reg[31]_0 ({status_store_reg[16],cal_on_rx_dout}),
        .\DRPADDR_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45),
        .\DRPADDR_reg[8] (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_9),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_GTPOWERGOOD(GTHE4_CHANNEL_GTPOWERGOOD),
        .GTHE4_CHANNEL_GTRXRESET(GTHE4_CHANNEL_GTRXRESET),
        .GTHE4_CHANNEL_RXCDRHOLD(GTHE4_CHANNEL_RXCDRHOLD),
        .GTHE4_CHANNEL_RXOUTCLKSEL(GTHE4_CHANNEL_RXOUTCLKSEL),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_RXPROGDIVRESET(GTHE4_CHANNEL_RXPROGDIVRESET),
        .Q(\gen_cal_rx_en.rxcdrhold_int_reg ),
        .SR(cal_on_rx_reset_in_sync),
        .\addr_i_reg[18] ({cal_on_rx_drpaddr_out[8:7],cal_on_rx_drpaddr_out[2]}),
        .\addr_i_reg[4] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_32),
        .\addr_i_reg[4]_0 (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33),
        .\addr_i_reg[6] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_36),
        .\addr_i_reg[8] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_34),
        .cal_on_rx_cplllock_out(cal_on_rx_cplllock_out),
        .cal_on_rx_cpllpd_out(cal_on_rx_cpllpd_out),
        .cal_on_rx_cpllreset_out(cal_on_rx_cpllreset_out),
        .cal_on_rx_drdy(cal_on_rx_drdy),
        .cal_on_rx_drpen_out(cal_on_rx_drpen_out),
        .cal_on_rx_drpwe_out(cal_on_rx_drpwe_out),
        .\data_i_reg[15] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_35),
        .\data_i_reg[31] (cal_on_rx_drpdi_out),
        .drpaddr_in({drpaddr_in[8:6],drpaddr_in[4:2]}),
        .drpclk_in(drpclk_in),
        .drpdi_in(drpdi_in[15]),
        .drpwe_in(drpwe_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 (\state_reg[0]_0 [0]),
        .\gen_cal_rx_en.cal_fail_store_reg_0 (\gen_cal_rx_en.cal_fail_store_reg ),
        .\gen_cal_rx_en.cal_fail_store_reg_1 (\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .\gen_cal_rx_en.cal_fail_store_reg_2 (\gen_cal_rx_en.cal_fail_store_reg_1 ),
        .\gen_cal_rx_en.cal_fail_store_reg_3 (\gen_cal_rx_en.cal_fail_store_reg_2 ),
        .\gen_cal_rx_en.cal_fail_store_reg_4 (\gen_cal_rx_en.cal_fail_store_reg_3 ),
        .\gen_cal_rx_en.cal_fail_store_reg_5 (\gen_cal_rx_en.cal_fail_store_reg_4 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0]_0 (\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_0 (\gen_cal_rx_en.cpll_cal_state_reg[10] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[10]_1 (\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[11]_0 (\gen_cal_rx_en.cpll_cal_state_reg[11] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12]_0 (\gen_cal_rx_en.cpll_cal_state_reg[12] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[14]_0 (\gen_cal_rx_en.cpll_cal_state_reg[14] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_0 (\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_1 (\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[3]_0 (\gen_cal_rx_en.cpll_cal_state_reg[3] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[7]_0 (\gen_cal_rx_en.cpll_cal_state_reg[7] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[8]_0 (\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_0 (\gen_cal_rx_en.cpll_cal_state_reg[9] ),
        .\gen_cal_rx_en.cpll_cal_state_reg[9]_1 (\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ),
        .\gen_cal_rx_en.cpllreset_int_reg_0 (\gen_cal_rx_en.cpllreset_int_reg ),
        .\gen_cal_rx_en.drp_state_reg[1]_0 (\gen_cal_rx_en.rd ),
        .\gen_cal_rx_en.drp_state_reg[4]_0 (\gen_cal_rx_en.drp_state_reg[4] ),
        .\gen_cal_rx_en.drp_state_reg[5]_0 (\gen_cal_rx_en.drp_state_reg[5] ),
        .\gen_cal_rx_en.drp_state_reg[6]_0 (\gen_cal_rx_en.drp_state_reg[6] ),
        .\gen_cal_rx_en.drp_state_reg[6]_1 (\gen_cal_rx_en.drp_state_reg[6]_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_0 (\gen_cal_rx_en.freq_counter_rst_reg ),
        .\gen_cal_rx_en.freq_counter_rst_reg_1 (\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg_2 (\gen_cal_rx_en.freq_counter_rst_reg_1 ),
        .\gen_cal_rx_en.rxcdrhold_int (\gen_cal_rx_en.rxcdrhold_int ),
        .\gen_cal_rx_en.rxoutclksel_int (\gen_cal_rx_en.rxoutclksel_int ),
        .\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 (\gen_cal_rx_en.rxoutclksel_int_reg[2] ),
        .\gen_cal_rx_en.wr (\gen_cal_rx_en.wr ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_rx_reset_in(gtwiz_userclk_rx_reset_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .out(out),
        .rxcdrhold_in(rxcdrhold_in),
        .rxoutclk_out(rxoutclk_out),
        .rxoutclksel_in(rxoutclksel_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i
       (.AS(\state_reg[0] [1]),
        .\DO_USR_O_reg[47] (\DO_USR_O_reg[47] ),
        .\DO_USR_O_reg[47]_0 ({status_store_reg[17],cal_on_tx_dout}),
        .\DRPADDR_reg[7] (gtwizard_ultrascale_v1_7_4_gte4_drp_arb_i_n_10),
        .GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .GTHE4_CHANNEL_TXPROGDIVRESET(GTHE4_CHANNEL_TXPROGDIVRESET),
        .Q(Q),
        .SR(cal_on_tx_reset_in_sync),
        .\addr_i_reg[0] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_44),
        .\addr_i_reg[0]_0 (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_45),
        .\addr_i_reg[27] (cal_on_tx_drpaddr_out),
        .\addr_i_reg[3] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_42),
        .\addr_i_reg[5] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_43),
        .\addr_i_reg[7] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_i_n_41),
        .cal_fail_store_reg_0(cal_fail_store_reg),
        .cal_fail_store_reg_1(cal_fail_store_reg_0),
        .cal_fail_store_reg_2(cal_fail_store_reg_1),
        .cal_fail_store_reg_3(cal_fail_store_reg_2),
        .cal_fail_store_reg_4(cal_fail_store_reg_3),
        .cal_fail_store_reg_5(cal_fail_store_reg_4),
        .cal_on_tx_cplllock_out(cal_on_tx_cplllock_out),
        .cal_on_tx_cpllpd_out(cal_on_tx_cpllpd_out),
        .cal_on_tx_cpllreset_out(cal_on_tx_cpllreset_out),
        .cal_on_tx_drdy(cal_on_tx_drdy),
        .cal_on_tx_drpen_out(cal_on_tx_drpen_out),
        .cal_on_tx_drpwe_out(cal_on_tx_drpwe_out),
        .\cpll_cal_state_reg[13]_0 (\cpll_cal_state_reg[13] ),
        .\cpll_cal_state_reg[14]_0 (\cpll_cal_state_reg[14] ),
        .\cpll_cal_state_reg[15]_0 (\cpll_cal_state_reg[15] ),
        .\cpll_cal_state_reg[15]_1 (\cpll_cal_state_reg[15]_0 ),
        .\cpll_cal_state_reg[19]_0 (\cpll_cal_state_reg[19] ),
        .\cpll_cal_state_reg[21]_0 (\cpll_cal_state_reg[21] ),
        .\cpll_cal_state_reg[28]_0 (\cpll_cal_state_reg[28] ),
        .\cpll_cal_state_reg[29]_0 (\cpll_cal_state_reg[29] ),
        .\cpll_cal_state_reg[30]_0 (\cpll_cal_state_reg[30] ),
        .\cpll_cal_state_reg[9]_0 (\cpll_cal_state_reg[9] ),
        .cpllpd_int_reg_0(cpllpd_int_reg),
        .\data_i_reg[47] (cal_on_tx_drpdi_out),
        .\drp_state_reg[1]_0 (rd),
        .\drp_state_reg[4]_0 (\drp_state_reg[4] ),
        .\drp_state_reg[5]_0 (\drp_state_reg[5] ),
        .\drp_state_reg[6]_0 (\drp_state_reg[6] ),
        .\drp_state_reg[6]_1 (\drp_state_reg[6]_0 ),
        .drpaddr_in({drpaddr_in[7],drpaddr_in[5:3],drpaddr_in[1:0]}),
        .drpclk_in(drpclk_in),
        .drpwe_in(drpwe_in),
        .freq_counter_rst_reg_0(freq_counter_rst_reg),
        .freq_counter_rst_reg_1(freq_counter_rst_reg_0),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_i_n_33),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in(gtwiz_gthe4_cpll_cal_bufg_ce_in),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .gtwiz_userclk_tx_reset_in(gtwiz_userclk_tx_reset_in),
        .i_in_meta_reg(i_in_meta_reg),
        .i_in_out_reg(i_in_out_reg),
        .in0(in0),
        .lopt(lopt_2),
        .lopt_1(lopt_3),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 (\state_reg[0] [0]),
        .\progdiv_cfg_store_reg[15]_0 (\progdiv_cfg_store_reg[15] ),
        .rd_reg_0(rd_reg),
        .rst_in_out_reg(reset_synchronizer_resetin_tx_inst_n_1),
        .status_store_reg_0(status_store_reg_0),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_in(txoutclksel_in),
        .txoutclksel_int(txoutclksel_int),
        .\txoutclksel_int_reg[2]_0 (\txoutclksel_int_reg[2] ),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_int(txprogdivreset_int),
        .txprogdivreset_int_reg_0(txprogdivreset_int_reg),
        .wr(wr),
        .wr_reg_0(wr_reg));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_34 reset_synchronizer_resetin_rx_inst
       (.cal_on_rx_reset_in(cal_on_rx_reset_in),
        .cal_on_rx_reset_in_sync(cal_on_rx_reset_in_sync),
        .drpclk_in(drpclk_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_35 reset_synchronizer_resetin_tx_inst
       (.cal_on_tx_reset_in(cal_on_tx_reset_in),
        .cal_on_tx_reset_in_sync(cal_on_tx_reset_in_sync),
        .\drp_state_reg[6] (\cpll_cal_state_reg[21] [4]),
        .drpclk_in(drpclk_in),
        .\progdiv_cfg_store_reg[0] (reset_synchronizer_resetin_tx_inst_n_1));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter
   (\repeat_ctr_reg[3] ,
    \repeat_ctr_reg[3]_0 ,
    D,
    cal_fail_store_reg,
    cal_fail_store_reg_0,
    S,
    DI,
    \repeat_ctr_reg[3]_1 ,
    \repeat_ctr_reg[3]_2 ,
    \repeat_ctr_reg[3]_3 ,
    \repeat_ctr_reg[3]_4 ,
    \repeat_ctr_reg[3]_5 ,
    \repeat_ctr_reg[3]_6 ,
    \repeat_ctr_reg[3]_7 ,
    drpclk_in,
    AR,
    txoutclkmon,
    Q,
    SR,
    \repeat_ctr_reg[3]_8 ,
    CO,
    \freq_cnt_o_reg[17]_0 ,
    \cpll_cal_state_reg[22] ,
    \cpll_cal_state_reg[9] ,
    \cpll_cal_state_reg[13] ,
    \cpll_cal_state_reg[0] ,
    \cpll_cal_state_reg[20] ,
    \cpll_cal_state_reg[2] ,
    \drp_state_reg[6] ,
    \repeat_ctr_reg[1] ,
    i_in_out_reg,
    cpll_cal_state31_out,
    cpll_cal_state30_out);
  output \repeat_ctr_reg[3] ;
  output \repeat_ctr_reg[3]_0 ;
  output [2:0]D;
  output cal_fail_store_reg;
  output cal_fail_store_reg_0;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\repeat_ctr_reg[3]_1 ;
  output [0:0]\repeat_ctr_reg[3]_2 ;
  output [7:0]\repeat_ctr_reg[3]_3 ;
  output [7:0]\repeat_ctr_reg[3]_4 ;
  output [0:0]\repeat_ctr_reg[3]_5 ;
  output [0:0]\repeat_ctr_reg[3]_6 ;
  input [3:0]\repeat_ctr_reg[3]_7 ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input txoutclkmon;
  input [10:0]Q;
  input [0:0]SR;
  input \repeat_ctr_reg[3]_8 ;
  input [0:0]CO;
  input [0:0]\freq_cnt_o_reg[17]_0 ;
  input \cpll_cal_state_reg[22] ;
  input \cpll_cal_state_reg[9] ;
  input \cpll_cal_state_reg[13] ;
  input \cpll_cal_state_reg[0] ;
  input \cpll_cal_state_reg[20] ;
  input \cpll_cal_state_reg[2] ;
  input [0:0]\drp_state_reg[6] ;
  input \repeat_ctr_reg[1] ;
  input i_in_out_reg;
  input [17:0]cpll_cal_state31_out;
  input [17:0]cpll_cal_state30_out;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [10:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire [17:0]cal_on_tx_cal_freq_cnt;
  wire [11:11]cal_on_tx_debug_out;
  wire clear;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[13]_i_2__1_n_0 ;
  wire \cpll_cal_state[20]_i_2__1_n_0 ;
  wire \cpll_cal_state[21]_i_3__1_n_0 ;
  wire \cpll_cal_state_reg[0] ;
  wire \cpll_cal_state_reg[13] ;
  wire \cpll_cal_state_reg[20] ;
  wire \cpll_cal_state_reg[22] ;
  wire \cpll_cal_state_reg[2] ;
  wire \cpll_cal_state_reg[9] ;
  wire [0:0]\drp_state_reg[6] ;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__3_n_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire \hold_clk[5]_i_1__3_n_0 ;
  wire [5:0]hold_clk_reg;
  wire i_in_out_reg;
  wire [5:0]p_0_in;
  wire [15:1]p_0_in__0;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1__3_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_5__1_n_0 ;
  wire \repeat_ctr_reg[1] ;
  wire \repeat_ctr_reg[3] ;
  wire \repeat_ctr_reg[3]_0 ;
  wire [0:0]\repeat_ctr_reg[3]_1 ;
  wire [0:0]\repeat_ctr_reg[3]_2 ;
  wire [7:0]\repeat_ctr_reg[3]_3 ;
  wire [7:0]\repeat_ctr_reg[3]_4 ;
  wire [0:0]\repeat_ctr_reg[3]_5 ;
  wire [0:0]\repeat_ctr_reg[3]_6 ;
  wire [3:0]\repeat_ctr_reg[3]_7 ;
  wire \repeat_ctr_reg[3]_8 ;
  wire rst_in_out;
  wire [0:0]sel0;
  wire [4:0]state;
  wire \state[2]_i_2__3_n_0 ;
  wire \state[2]_i_3__3_n_0 ;
  wire \state[2]_i_4__3_n_0 ;
  wire \state[2]_i_5__3_n_0 ;
  wire \state[2]_i_6__3_n_0 ;
  wire \state[3]_i_2__3_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire testclk_cnt0__1_n_0;
  wire \testclk_cnt[0]_i_2__3_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__3_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__3_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__3_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__3_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__3_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__3_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [3:3]NLW_refclk_cnt0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_testclk_cnt_reg[0]_i_1__3_CO_UNCONNECTED ;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__3_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__3_O_UNCONNECTED ;
  wire [3:3]\NLW_testclk_cnt_reg[8]_i_1__3_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBF)) 
    cal_fail_store_i_2__1
       (.I0(Q[10]),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(CO),
        .O(cal_fail_store_reg_0));
  LUT6 #(
    .INIT(64'h0DDDFFFFFFFFFFFF)) 
    cal_fail_store_i_3__1
       (.I0(\repeat_ctr_reg[3]_7 [3]),
        .I1(\repeat_ctr_reg[1] ),
        .I2(CO),
        .I3(\freq_cnt_o_reg[17]_0 ),
        .I4(Q[8]),
        .I5(cal_on_tx_debug_out),
        .O(cal_fail_store_reg));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry__0_i_1__1
       (.I0(cpll_cal_state31_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state31_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\repeat_ctr_reg[3]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry__0_i_2__1
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state31_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state31_out[16]),
        .O(\repeat_ctr_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_10__1
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state31_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state31_out[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_11__1
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state31_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state31_out[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_12__1
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state31_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state31_out[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_13__1
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state31_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state31_out[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_14__1
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state31_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state31_out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_15__1
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state31_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state31_out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_16__1
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state31_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state31_out[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_1__1
       (.I0(cpll_cal_state31_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state31_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_2__1
       (.I0(cpll_cal_state31_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state31_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_3__1
       (.I0(cpll_cal_state31_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state31_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_4__1
       (.I0(cpll_cal_state31_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state31_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_5__1
       (.I0(cpll_cal_state31_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state31_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_6__1
       (.I0(cpll_cal_state31_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state31_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_7__1
       (.I0(cpll_cal_state31_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state31_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_8__1
       (.I0(cpll_cal_state31_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state31_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_9__1
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state31_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state31_out[14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h8F8F8F8888888888)) 
    \cpll_cal_state[13]_i_1__1 
       (.I0(\cpll_cal_state_reg[22] ),
        .I1(\cpll_cal_state[13]_i_2__1_n_0 ),
        .I2(\cpll_cal_state_reg[9] ),
        .I3(\cpll_cal_state_reg[13] ),
        .I4(Q[1]),
        .I5(\cpll_cal_state_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0DDD000000000000)) 
    \cpll_cal_state[13]_i_2__1 
       (.I0(\repeat_ctr_reg[3]_7 [3]),
        .I1(\repeat_ctr_reg[1] ),
        .I2(CO),
        .I3(\freq_cnt_o_reg[17]_0 ),
        .I4(Q[8]),
        .I5(cal_on_tx_debug_out),
        .O(\cpll_cal_state[13]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \cpll_cal_state[20]_i_1__1 
       (.I0(\cpll_cal_state_reg[20] ),
        .I1(\cpll_cal_state_reg[2] ),
        .I2(\cpll_cal_state[20]_i_2__1_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000000000F022)) 
    \cpll_cal_state[20]_i_2__1 
       (.I0(Q[8]),
        .I1(cal_on_tx_debug_out),
        .I2(i_in_out_reg),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\cpll_cal_state[20]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0020AA2000200020)) 
    \cpll_cal_state[21]_i_1__1 
       (.I0(\cpll_cal_state_reg[22] ),
        .I1(\drp_state_reg[6] ),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\cpll_cal_state[21]_i_3__1_n_0 ),
        .I5(cal_on_tx_debug_out),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0777777777777777)) 
    \cpll_cal_state[21]_i_3__1 
       (.I0(\freq_cnt_o_reg[17]_0 ),
        .I1(CO),
        .I2(\repeat_ctr_reg[3]_7 [1]),
        .I3(\repeat_ctr_reg[3]_7 [0]),
        .I4(\repeat_ctr_reg[3]_7 [2]),
        .I5(\repeat_ctr_reg[3]_7 [3]),
        .O(\cpll_cal_state[21]_i_3__1_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sel0),
        .Q(cal_on_tx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__3 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_tx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_tx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_tx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_tx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_tx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_tx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_tx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_tx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_tx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_tx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_tx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_tx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_tx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_tx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_tx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_tx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_tx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__3_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_tx_cal_freq_cnt[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__3 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__3 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hold_clk[3]_i_1__3 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hold_clk[4]_i_1__3 
       (.I0(hold_clk_reg[4]),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(testclk_rst),
        .O(\hold_clk[5]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hold_clk[5]_i_2__3 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[3]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[1]),
        .I4(hold_clk_reg[2]),
        .I5(hold_clk_reg[4]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__3
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state30_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state30_out[16]),
        .O(\repeat_ctr_reg[3]_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__3
       (.I0(cpll_cal_state30_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state30_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\repeat_ctr_reg[3]_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__3
       (.I0(cpll_cal_state30_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state30_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(\repeat_ctr_reg[3]_3 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__3
       (.I0(cpll_cal_state30_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state30_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(\repeat_ctr_reg[3]_3 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__3
       (.I0(cpll_cal_state30_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state30_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(\repeat_ctr_reg[3]_3 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__3
       (.I0(cpll_cal_state30_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state30_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(\repeat_ctr_reg[3]_3 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__3
       (.I0(cpll_cal_state30_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state30_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(\repeat_ctr_reg[3]_3 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__3
       (.I0(cpll_cal_state30_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state30_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(\repeat_ctr_reg[3]_3 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16__3
       (.I0(cpll_cal_state30_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state30_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(\repeat_ctr_reg[3]_3 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__3
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state30_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state30_out[14]),
        .O(\repeat_ctr_reg[3]_4 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__3
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state30_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state30_out[12]),
        .O(\repeat_ctr_reg[3]_4 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__3
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state30_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state30_out[10]),
        .O(\repeat_ctr_reg[3]_4 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__3
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state30_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state30_out[8]),
        .O(\repeat_ctr_reg[3]_4 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__3
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state30_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state30_out[6]),
        .O(\repeat_ctr_reg[3]_4 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__3
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state30_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state30_out[4]),
        .O(\repeat_ctr_reg[3]_4 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__3
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state30_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state30_out[2]),
        .O(\repeat_ctr_reg[3]_4 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8__3
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state30_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state30_out[0]),
        .O(\repeat_ctr_reg[3]_4 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__3
       (.I0(cpll_cal_state30_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state30_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(\repeat_ctr_reg[3]_3 [7]));
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,NLW_refclk_cnt0_carry_CO_UNCONNECTED[3],refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(refclk_cnt_reg[8:1]));
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[3],refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__3 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__3 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1__3_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[3]_i_1__1 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(Q[8]),
        .O(\repeat_ctr_reg[3] ));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_2__1 
       (.I0(SR),
        .I1(\repeat_ctr_reg[3]_8 ),
        .I2(CO),
        .I3(\freq_cnt_o_reg[17]_0 ),
        .I4(\repeat_ctr[3]_i_5__1_n_0 ),
        .I5(Q[0]),
        .O(\repeat_ctr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_5__1 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[8]),
        .O(\repeat_ctr[3]_i_5__1_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_42 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \state[0]_i_1__3 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[4]),
        .I2(\state[3]_i_2__3_n_0 ),
        .I3(hold_clk_reg[5]),
        .O(state[0]));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \state[1]_i_1__3 
       (.I0(\state[2]_i_2__3_n_0 ),
        .I1(hold_clk_reg[5]),
        .I2(\state[3]_i_2__3_n_0 ),
        .I3(hold_clk_reg[4]),
        .I4(testclk_rst),
        .O(state[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    \state[2]_i_1__3 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[5]),
        .I3(\state[3]_i_2__3_n_0 ),
        .I4(testclk_en),
        .I5(\state[2]_i_2__3_n_0 ),
        .O(state[2]));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \state[2]_i_2__3 
       (.I0(\state[2]_i_3__3_n_0 ),
        .I1(refclk_cnt_reg[8]),
        .I2(refclk_cnt_reg[7]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__3_n_0 ),
        .I5(\state[2]_i_5__3_n_0 ),
        .O(\state[2]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[2]_i_3__3 
       (.I0(testclk_rst),
        .I1(testclk_en),
        .O(\state[2]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4__3 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[3]),
        .I2(refclk_cnt_reg[6]),
        .I3(refclk_cnt_reg[5]),
        .I4(\state[2]_i_6__3_n_0 ),
        .O(\state[2]_i_4__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \state[2]_i_5__3 
       (.I0(refclk_cnt_reg[4]),
        .I1(refclk_cnt_reg[11]),
        .I2(refclk_cnt_reg[1]),
        .I3(refclk_cnt_reg[13]),
        .I4(testclk_rst),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \state[2]_i_6__3 
       (.I0(refclk_cnt_reg[14]),
        .I1(refclk_cnt_reg[2]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[10]),
        .O(\state[2]_i_6__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \state[3]_i_1__3 
       (.I0(hold_clk_reg[4]),
        .I1(hold_clk_reg[5]),
        .I2(\state[3]_i_2__3_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(testclk_rst),
        .I5(testclk_en),
        .O(state[3]));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[3]_i_2__3 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[2]),
        .O(\state[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT5 #(
    .INIT(32'h00001110)) 
    \state[4]_i_1__3 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .I2(p_1_in),
        .I3(sel0),
        .I4(testclk_en),
        .O(state[4]));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(state[0]),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[1]),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[3]),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[4]),
        .Q(sel0));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__1
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__3 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_15 ),
        .Q(testclk_cnt_reg[0]));
  CARRY8 \testclk_cnt_reg[0]_i_1__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__3_n_0 ,\testclk_cnt_reg[0]_i_1__3_n_1 ,\testclk_cnt_reg[0]_i_1__3_n_2 ,\testclk_cnt_reg[0]_i_1__3_n_3 ,\NLW_testclk_cnt_reg[0]_i_1__3_CO_UNCONNECTED [3],\testclk_cnt_reg[0]_i_1__3_n_5 ,\testclk_cnt_reg[0]_i_1__3_n_6 ,\testclk_cnt_reg[0]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__3_n_8 ,\testclk_cnt_reg[0]_i_1__3_n_9 ,\testclk_cnt_reg[0]_i_1__3_n_10 ,\testclk_cnt_reg[0]_i_1__3_n_11 ,\testclk_cnt_reg[0]_i_1__3_n_12 ,\testclk_cnt_reg[0]_i_1__3_n_13 ,\testclk_cnt_reg[0]_i_1__3_n_14 ,\testclk_cnt_reg[0]_i_1__3_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__3_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__3_n_15 ),
        .Q(testclk_cnt_reg[16]));
  CARRY8 \testclk_cnt_reg[16]_i_1__3 
       (.CI(\testclk_cnt_reg[8]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__3_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__3_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__3_n_14 ,\testclk_cnt_reg[16]_i_1__3_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__3_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__3_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_15 ),
        .Q(testclk_cnt_reg[8]));
  CARRY8 \testclk_cnt_reg[8]_i_1__3 
       (.CI(\testclk_cnt_reg[0]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__3_n_0 ,\testclk_cnt_reg[8]_i_1__3_n_1 ,\testclk_cnt_reg[8]_i_1__3_n_2 ,\testclk_cnt_reg[8]_i_1__3_n_3 ,\NLW_testclk_cnt_reg[8]_i_1__3_CO_UNCONNECTED [3],\testclk_cnt_reg[8]_i_1__3_n_5 ,\testclk_cnt_reg[8]_i_1__3_n_6 ,\testclk_cnt_reg[8]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__3_n_8 ,\testclk_cnt_reg[8]_i_1__3_n_9 ,\testclk_cnt_reg[8]_i_1__3_n_10 ,\testclk_cnt_reg[8]_i_1__3_n_11 ,\testclk_cnt_reg[8]_i_1__3_n_12 ,\testclk_cnt_reg[8]_i_1__3_n_13 ,\testclk_cnt_reg[8]_i_1__3_n_14 ,\testclk_cnt_reg[8]_i_1__3_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__3_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter_43
   (E,
    D,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    S,
    DI,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_2 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_3 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_4 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_5 ,
    Q,
    drpclk_in,
    AR,
    \gen_cal_rx_en.rxoutclkmon ,
    SR,
    \gen_cal_rx_en.cpll_cal_state_reg[23] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    CO,
    \freq_cnt_o_reg[17]_0 ,
    \gen_cal_rx_en.repeat_ctr_reg[1] ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.cpll_cal_state_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    i_in_out_reg,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \gen_cal_rx_en.cpll_cal_state31_out ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_cal_rx_en.cpll_cal_state30_out );
  output [0:0]E;
  output [2:0]D;
  output \gen_cal_rx_en.cpll_cal_state_reg[20] ;
  output \gen_cal_rx_en.cal_fail_store_reg ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  output [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_2 ;
  output [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_3 ;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_4 ;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_5 ;
  input [3:0]Q;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input \gen_cal_rx_en.rxoutclkmon ;
  input [0:0]SR;
  input [4:0]\gen_cal_rx_en.cpll_cal_state_reg[23] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  input [0:0]\gen_cal_rx_en.drp_state_reg[6] ;
  input [0:0]CO;
  input [0:0]\freq_cnt_o_reg[17]_0 ;
  input \gen_cal_rx_en.repeat_ctr_reg[1] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[6] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input i_in_out_reg;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  input [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  input [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [17:0]cal_on_rx_cal_freq_cnt;
  wire [11:11]cal_on_rx_debug_out;
  wire clear;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__4_n_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[8]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  wire [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_2 ;
  wire [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_3 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_4 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_5 ;
  wire [4:0]\gen_cal_rx_en.cpll_cal_state_reg[23] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[6] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire [0:0]\gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[1] ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire \hold_clk[5]_i_1__4_n_0 ;
  wire [5:0]hold_clk_reg;
  wire i_in_out_reg;
  wire [5:0]p_0_in__1;
  wire [15:1]p_0_in__2;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1__4_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire rst_in_out;
  wire [0:0]sel0;
  wire [4:0]state;
  wire \state[2]_i_2__4_n_0 ;
  wire \state[2]_i_3__4_n_0 ;
  wire \state[2]_i_4__4_n_0 ;
  wire \state[2]_i_5__4_n_0 ;
  wire \state[2]_i_6__4_n_0 ;
  wire \state[3]_i_2__4_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire testclk_cnt0__1_n_0;
  wire \testclk_cnt[0]_i_2__4_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__4_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__4_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__4_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__4_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__4_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__4_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire [3:3]NLW_refclk_cnt0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_testclk_cnt_reg[0]_i_1__4_CO_UNCONNECTED ;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__4_O_UNCONNECTED ;
  wire [3:3]\NLW_testclk_cnt_reg[8]_i_1__4_CO_UNCONNECTED ;

  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sel0),
        .Q(cal_on_rx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__4 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_rx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_rx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_rx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_rx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_rx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_rx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_rx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_rx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_rx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_rx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_rx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_rx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_rx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_rx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_rx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_rx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_rx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__4_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_rx_cal_freq_cnt[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_cal_rx_en.cal_fail_store_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[23] [4]),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(CO),
        .O(\gen_cal_rx_en.cal_fail_store_reg ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_2__1 
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_10__1 
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_11__1 
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_12__1 
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_13__1 
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_14__1 
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_15__1 
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_16__1 
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_3__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_4__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_5__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_6__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_7__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h22222BB2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_8__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_9__1 
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h000000000404FF04)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_1__1 
       (.I0(cal_on_rx_debug_out),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I3(i_in_out_reg),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1010101110101010)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[23] [0]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I4(\gen_cal_rx_en.drp_state_reg[6] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[23] [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h8F88000000000000)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_2__1 
       (.I0(CO),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(\gen_cal_rx_en.repeat_ctr_reg[1] ),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20] ));
  LUT6 #(
    .INIT(64'h000000000E0EFF0E)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[23] [1]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[6] ),
        .I3(\gen_cal_rx_en.cpll_cal_state[8]_i_4__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h7077000000000000)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_4__1 
       (.I0(CO),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(\gen_cal_rx_en.repeat_ctr_reg[1] ),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.cpll_cal_state[8]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'h55554000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_1__1 
       (.I0(SR),
        .I1(\gen_cal_rx_en.repeat_ctr[3]_i_3__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I3(cal_on_rx_debug_out),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[23] [0]),
        .O(E));
  LUT6 #(
    .INIT(64'h00007FFF7FFF7FFF)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_3__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\freq_cnt_o_reg[17]_0 ),
        .I5(CO),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__4 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__4 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__4 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hold_clk[3]_i_1__4 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hold_clk[4]_i_1__4 
       (.I0(hold_clk_reg[4]),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__4 
       (.I0(\state_reg_n_0_[2] ),
        .I1(testclk_rst),
        .O(\hold_clk[5]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hold_clk[5]_i_2__4 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[3]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[1]),
        .I4(hold_clk_reg[2]),
        .I5(hold_clk_reg[4]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__4
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    i__carry_i_16__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__4
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__4
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__4
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__4
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__4
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__4
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__4
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [1]));
  LUT5 #(
    .INIT(32'hB22222B2)) 
    i__carry_i_8__4
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__4
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [7]));
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,NLW_refclk_cnt0_carry_CO_UNCONNECTED[3],refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__2[8:1]),
        .S(refclk_cnt_reg[8:1]));
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[3],refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__2[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__4 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__4 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1__4_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_47 reset_synchronizer_testclk_rst_inst
       (.\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .out(testclk_rst),
        .rst_in_out(rst_in_out));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \state[0]_i_1__4 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[4]),
        .I2(\state[3]_i_2__4_n_0 ),
        .I3(hold_clk_reg[5]),
        .O(state[0]));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \state[1]_i_1__4 
       (.I0(\state[2]_i_2__4_n_0 ),
        .I1(hold_clk_reg[5]),
        .I2(\state[3]_i_2__4_n_0 ),
        .I3(hold_clk_reg[4]),
        .I4(testclk_rst),
        .O(state[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    \state[2]_i_1__4 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[5]),
        .I3(\state[3]_i_2__4_n_0 ),
        .I4(testclk_en),
        .I5(\state[2]_i_2__4_n_0 ),
        .O(state[2]));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \state[2]_i_2__4 
       (.I0(\state[2]_i_3__4_n_0 ),
        .I1(refclk_cnt_reg[8]),
        .I2(refclk_cnt_reg[7]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__4_n_0 ),
        .I5(\state[2]_i_5__4_n_0 ),
        .O(\state[2]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[2]_i_3__4 
       (.I0(testclk_rst),
        .I1(testclk_en),
        .O(\state[2]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4__4 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[3]),
        .I2(refclk_cnt_reg[6]),
        .I3(refclk_cnt_reg[2]),
        .I4(\state[2]_i_6__4_n_0 ),
        .O(\state[2]_i_4__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \state[2]_i_5__4 
       (.I0(testclk_rst),
        .I1(refclk_cnt_reg[9]),
        .I2(refclk_cnt_reg[5]),
        .I3(refclk_cnt_reg[12]),
        .I4(refclk_cnt_reg[14]),
        .I5(refclk_cnt_reg[13]),
        .O(\state[2]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \state[2]_i_6__4 
       (.I0(refclk_cnt_reg[10]),
        .I1(refclk_cnt_reg[4]),
        .I2(refclk_cnt_reg[11]),
        .I3(refclk_cnt_reg[1]),
        .O(\state[2]_i_6__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \state[3]_i_1__4 
       (.I0(hold_clk_reg[4]),
        .I1(hold_clk_reg[5]),
        .I2(\state[3]_i_2__4_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(testclk_rst),
        .I5(testclk_en),
        .O(state[3]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[3]_i_2__4 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[2]),
        .O(\state[3]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT5 #(
    .INIT(32'h00001110)) 
    \state[4]_i_1__4 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .I2(p_1_in),
        .I3(sel0),
        .I4(testclk_en),
        .O(state[4]));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(state[0]),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[1]),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[3]),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[4]),
        .Q(sel0));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__1
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__4 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__4_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_15 ),
        .Q(testclk_cnt_reg[0]));
  CARRY8 \testclk_cnt_reg[0]_i_1__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__4_n_0 ,\testclk_cnt_reg[0]_i_1__4_n_1 ,\testclk_cnt_reg[0]_i_1__4_n_2 ,\testclk_cnt_reg[0]_i_1__4_n_3 ,\NLW_testclk_cnt_reg[0]_i_1__4_CO_UNCONNECTED [3],\testclk_cnt_reg[0]_i_1__4_n_5 ,\testclk_cnt_reg[0]_i_1__4_n_6 ,\testclk_cnt_reg[0]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__4_n_8 ,\testclk_cnt_reg[0]_i_1__4_n_9 ,\testclk_cnt_reg[0]_i_1__4_n_10 ,\testclk_cnt_reg[0]_i_1__4_n_11 ,\testclk_cnt_reg[0]_i_1__4_n_12 ,\testclk_cnt_reg[0]_i_1__4_n_13 ,\testclk_cnt_reg[0]_i_1__4_n_14 ,\testclk_cnt_reg[0]_i_1__4_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__4_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__4_n_15 ),
        .Q(testclk_cnt_reg[16]));
  CARRY8 \testclk_cnt_reg[16]_i_1__4 
       (.CI(\testclk_cnt_reg[8]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__4_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__4_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__4_n_14 ,\testclk_cnt_reg[16]_i_1__4_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__4_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__4_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_15 ),
        .Q(testclk_cnt_reg[8]));
  CARRY8 \testclk_cnt_reg[8]_i_1__4 
       (.CI(\testclk_cnt_reg[0]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__4_n_0 ,\testclk_cnt_reg[8]_i_1__4_n_1 ,\testclk_cnt_reg[8]_i_1__4_n_2 ,\testclk_cnt_reg[8]_i_1__4_n_3 ,\NLW_testclk_cnt_reg[8]_i_1__4_CO_UNCONNECTED [3],\testclk_cnt_reg[8]_i_1__4_n_5 ,\testclk_cnt_reg[8]_i_1__4_n_6 ,\testclk_cnt_reg[8]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__4_n_8 ,\testclk_cnt_reg[8]_i_1__4_n_9 ,\testclk_cnt_reg[8]_i_1__4_n_10 ,\testclk_cnt_reg[8]_i_1__4_n_11 ,\testclk_cnt_reg[8]_i_1__4_n_12 ,\testclk_cnt_reg[8]_i_1__4_n_13 ,\testclk_cnt_reg[8]_i_1__4_n_14 ,\testclk_cnt_reg[8]_i_1__4_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__1_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__4_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter_54
   (\repeat_ctr_reg[3] ,
    \repeat_ctr_reg[3]_0 ,
    D,
    cal_fail_store_reg,
    cal_fail_store_reg_0,
    S,
    DI,
    \repeat_ctr_reg[3]_1 ,
    \repeat_ctr_reg[3]_2 ,
    \repeat_ctr_reg[3]_3 ,
    \repeat_ctr_reg[3]_4 ,
    \repeat_ctr_reg[3]_5 ,
    \repeat_ctr_reg[3]_6 ,
    \repeat_ctr_reg[3]_7 ,
    drpclk_in,
    AR,
    txoutclkmon,
    Q,
    SR,
    \repeat_ctr_reg[3]_8 ,
    CO,
    \freq_cnt_o_reg[17]_0 ,
    \cpll_cal_state_reg[22] ,
    \cpll_cal_state_reg[9] ,
    \cpll_cal_state_reg[13] ,
    \cpll_cal_state_reg[0] ,
    \cpll_cal_state_reg[20] ,
    \cpll_cal_state_reg[2] ,
    \drp_state_reg[6] ,
    \repeat_ctr_reg[1] ,
    i_in_out_reg,
    cpll_cal_state31_out,
    cpll_cal_state30_out);
  output \repeat_ctr_reg[3] ;
  output \repeat_ctr_reg[3]_0 ;
  output [2:0]D;
  output cal_fail_store_reg;
  output cal_fail_store_reg_0;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\repeat_ctr_reg[3]_1 ;
  output [0:0]\repeat_ctr_reg[3]_2 ;
  output [7:0]\repeat_ctr_reg[3]_3 ;
  output [7:0]\repeat_ctr_reg[3]_4 ;
  output [0:0]\repeat_ctr_reg[3]_5 ;
  output [0:0]\repeat_ctr_reg[3]_6 ;
  input [3:0]\repeat_ctr_reg[3]_7 ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input txoutclkmon;
  input [10:0]Q;
  input [0:0]SR;
  input \repeat_ctr_reg[3]_8 ;
  input [0:0]CO;
  input [0:0]\freq_cnt_o_reg[17]_0 ;
  input \cpll_cal_state_reg[22] ;
  input \cpll_cal_state_reg[9] ;
  input \cpll_cal_state_reg[13] ;
  input \cpll_cal_state_reg[0] ;
  input \cpll_cal_state_reg[20] ;
  input \cpll_cal_state_reg[2] ;
  input [0:0]\drp_state_reg[6] ;
  input \repeat_ctr_reg[1] ;
  input i_in_out_reg;
  input [17:0]cpll_cal_state31_out;
  input [17:0]cpll_cal_state30_out;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [10:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire [17:0]cal_on_tx_cal_freq_cnt;
  wire [11:11]cal_on_tx_debug_out;
  wire clear;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[13]_i_2__0_n_0 ;
  wire \cpll_cal_state[20]_i_2__0_n_0 ;
  wire \cpll_cal_state[21]_i_3__0_n_0 ;
  wire \cpll_cal_state_reg[0] ;
  wire \cpll_cal_state_reg[13] ;
  wire \cpll_cal_state_reg[20] ;
  wire \cpll_cal_state_reg[22] ;
  wire \cpll_cal_state_reg[2] ;
  wire \cpll_cal_state_reg[9] ;
  wire [0:0]\drp_state_reg[6] ;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__1_n_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire \hold_clk[5]_i_1__1_n_0 ;
  wire [5:0]hold_clk_reg;
  wire i_in_out_reg;
  wire [5:0]p_0_in;
  wire [15:1]p_0_in__0;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1__1_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire \repeat_ctr[3]_i_5__0_n_0 ;
  wire \repeat_ctr_reg[1] ;
  wire \repeat_ctr_reg[3] ;
  wire \repeat_ctr_reg[3]_0 ;
  wire [0:0]\repeat_ctr_reg[3]_1 ;
  wire [0:0]\repeat_ctr_reg[3]_2 ;
  wire [7:0]\repeat_ctr_reg[3]_3 ;
  wire [7:0]\repeat_ctr_reg[3]_4 ;
  wire [0:0]\repeat_ctr_reg[3]_5 ;
  wire [0:0]\repeat_ctr_reg[3]_6 ;
  wire [3:0]\repeat_ctr_reg[3]_7 ;
  wire \repeat_ctr_reg[3]_8 ;
  wire rst_in_out;
  wire [0:0]sel0;
  wire [4:0]state;
  wire \state[2]_i_2__1_n_0 ;
  wire \state[2]_i_3__1_n_0 ;
  wire \state[2]_i_4__1_n_0 ;
  wire \state[2]_i_5__1_n_0 ;
  wire \state[2]_i_6__1_n_0 ;
  wire \state[3]_i_2__1_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire testclk_cnt0__0_n_0;
  wire \testclk_cnt[0]_i_2__1_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__1_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__1_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__1_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__1_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__1_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [3:3]NLW_refclk_cnt0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_testclk_cnt_reg[0]_i_1__1_CO_UNCONNECTED ;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__1_O_UNCONNECTED ;
  wire [3:3]\NLW_testclk_cnt_reg[8]_i_1__1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBF)) 
    cal_fail_store_i_2__0
       (.I0(Q[10]),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(CO),
        .O(cal_fail_store_reg_0));
  LUT6 #(
    .INIT(64'h0DDDFFFFFFFFFFFF)) 
    cal_fail_store_i_3__0
       (.I0(\repeat_ctr_reg[3]_7 [3]),
        .I1(\repeat_ctr_reg[1] ),
        .I2(CO),
        .I3(\freq_cnt_o_reg[17]_0 ),
        .I4(Q[8]),
        .I5(cal_on_tx_debug_out),
        .O(cal_fail_store_reg));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry__0_i_1__0
       (.I0(cpll_cal_state31_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state31_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\repeat_ctr_reg[3]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry__0_i_2__0
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state31_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state31_out[16]),
        .O(\repeat_ctr_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_10__0
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state31_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state31_out[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_11__0
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state31_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state31_out[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_12__0
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state31_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state31_out[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_13__0
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state31_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state31_out[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_14__0
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state31_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state31_out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_15__0
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state31_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state31_out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_16__0
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state31_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state31_out[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_1__0
       (.I0(cpll_cal_state31_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state31_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_2__0
       (.I0(cpll_cal_state31_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state31_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_3__0
       (.I0(cpll_cal_state31_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state31_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_4__0
       (.I0(cpll_cal_state31_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state31_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_5__0
       (.I0(cpll_cal_state31_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state31_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_6__0
       (.I0(cpll_cal_state31_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state31_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_7__0
       (.I0(cpll_cal_state31_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state31_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_8__0
       (.I0(cpll_cal_state31_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state31_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_9__0
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state31_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state31_out[14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h8F8F8F8888888888)) 
    \cpll_cal_state[13]_i_1__0 
       (.I0(\cpll_cal_state_reg[22] ),
        .I1(\cpll_cal_state[13]_i_2__0_n_0 ),
        .I2(\cpll_cal_state_reg[9] ),
        .I3(\cpll_cal_state_reg[13] ),
        .I4(Q[1]),
        .I5(\cpll_cal_state_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0DDD000000000000)) 
    \cpll_cal_state[13]_i_2__0 
       (.I0(\repeat_ctr_reg[3]_7 [3]),
        .I1(\repeat_ctr_reg[1] ),
        .I2(CO),
        .I3(\freq_cnt_o_reg[17]_0 ),
        .I4(Q[8]),
        .I5(cal_on_tx_debug_out),
        .O(\cpll_cal_state[13]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \cpll_cal_state[20]_i_1__0 
       (.I0(\cpll_cal_state_reg[20] ),
        .I1(\cpll_cal_state_reg[2] ),
        .I2(\cpll_cal_state[20]_i_2__0_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000000000F022)) 
    \cpll_cal_state[20]_i_2__0 
       (.I0(Q[8]),
        .I1(cal_on_tx_debug_out),
        .I2(i_in_out_reg),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\cpll_cal_state[20]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0020AA2000200020)) 
    \cpll_cal_state[21]_i_1__0 
       (.I0(\cpll_cal_state_reg[22] ),
        .I1(\drp_state_reg[6] ),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\cpll_cal_state[21]_i_3__0_n_0 ),
        .I5(cal_on_tx_debug_out),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0777777777777777)) 
    \cpll_cal_state[21]_i_3__0 
       (.I0(\freq_cnt_o_reg[17]_0 ),
        .I1(CO),
        .I2(\repeat_ctr_reg[3]_7 [1]),
        .I3(\repeat_ctr_reg[3]_7 [0]),
        .I4(\repeat_ctr_reg[3]_7 [2]),
        .I5(\repeat_ctr_reg[3]_7 [3]),
        .O(\cpll_cal_state[21]_i_3__0_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sel0),
        .Q(cal_on_tx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__1 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_tx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_tx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_tx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_tx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_tx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_tx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_tx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_tx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_tx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_tx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_tx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_tx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_tx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_tx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_tx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_tx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_tx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__1_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_tx_cal_freq_cnt[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__1 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__1 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hold_clk[3]_i_1__1 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hold_clk[4]_i_1__1 
       (.I0(hold_clk_reg[4]),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(testclk_rst),
        .O(\hold_clk[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hold_clk[5]_i_2__1 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[3]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[1]),
        .I4(hold_clk_reg[2]),
        .I5(hold_clk_reg[4]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__1
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state30_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state30_out[16]),
        .O(\repeat_ctr_reg[3]_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__1
       (.I0(cpll_cal_state30_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state30_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\repeat_ctr_reg[3]_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__1
       (.I0(cpll_cal_state30_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state30_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(\repeat_ctr_reg[3]_3 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__1
       (.I0(cpll_cal_state30_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state30_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(\repeat_ctr_reg[3]_3 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__1
       (.I0(cpll_cal_state30_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state30_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(\repeat_ctr_reg[3]_3 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__1
       (.I0(cpll_cal_state30_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state30_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(\repeat_ctr_reg[3]_3 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__1
       (.I0(cpll_cal_state30_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state30_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(\repeat_ctr_reg[3]_3 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__1
       (.I0(cpll_cal_state30_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state30_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(\repeat_ctr_reg[3]_3 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16__1
       (.I0(cpll_cal_state30_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state30_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(\repeat_ctr_reg[3]_3 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__1
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state30_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state30_out[14]),
        .O(\repeat_ctr_reg[3]_4 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__1
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state30_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state30_out[12]),
        .O(\repeat_ctr_reg[3]_4 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__1
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state30_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state30_out[10]),
        .O(\repeat_ctr_reg[3]_4 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__1
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state30_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state30_out[8]),
        .O(\repeat_ctr_reg[3]_4 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__1
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state30_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state30_out[6]),
        .O(\repeat_ctr_reg[3]_4 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__1
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state30_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state30_out[4]),
        .O(\repeat_ctr_reg[3]_4 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__1
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state30_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state30_out[2]),
        .O(\repeat_ctr_reg[3]_4 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8__1
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state30_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state30_out[0]),
        .O(\repeat_ctr_reg[3]_4 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__1
       (.I0(cpll_cal_state30_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state30_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(\repeat_ctr_reg[3]_3 [7]));
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,NLW_refclk_cnt0_carry_CO_UNCONNECTED[3],refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(refclk_cnt_reg[8:1]));
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[3],refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__1 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__1 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1__1_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[3]_i_1__0 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(Q[8]),
        .O(\repeat_ctr_reg[3] ));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_2__0 
       (.I0(SR),
        .I1(\repeat_ctr_reg[3]_8 ),
        .I2(CO),
        .I3(\freq_cnt_o_reg[17]_0 ),
        .I4(\repeat_ctr[3]_i_5__0_n_0 ),
        .I5(Q[0]),
        .O(\repeat_ctr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_5__0 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[8]),
        .O(\repeat_ctr[3]_i_5__0_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_61 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \state[0]_i_1__1 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[4]),
        .I2(\state[3]_i_2__1_n_0 ),
        .I3(hold_clk_reg[5]),
        .O(state[0]));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \state[1]_i_1__1 
       (.I0(\state[2]_i_2__1_n_0 ),
        .I1(hold_clk_reg[5]),
        .I2(\state[3]_i_2__1_n_0 ),
        .I3(hold_clk_reg[4]),
        .I4(testclk_rst),
        .O(state[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    \state[2]_i_1__1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[5]),
        .I3(\state[3]_i_2__1_n_0 ),
        .I4(testclk_en),
        .I5(\state[2]_i_2__1_n_0 ),
        .O(state[2]));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \state[2]_i_2__1 
       (.I0(\state[2]_i_3__1_n_0 ),
        .I1(refclk_cnt_reg[8]),
        .I2(refclk_cnt_reg[7]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__1_n_0 ),
        .I5(\state[2]_i_5__1_n_0 ),
        .O(\state[2]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[2]_i_3__1 
       (.I0(testclk_rst),
        .I1(testclk_en),
        .O(\state[2]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4__1 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[3]),
        .I2(refclk_cnt_reg[6]),
        .I3(refclk_cnt_reg[5]),
        .I4(\state[2]_i_6__1_n_0 ),
        .O(\state[2]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \state[2]_i_5__1 
       (.I0(refclk_cnt_reg[4]),
        .I1(refclk_cnt_reg[11]),
        .I2(refclk_cnt_reg[1]),
        .I3(refclk_cnt_reg[13]),
        .I4(testclk_rst),
        .I5(refclk_cnt_reg[9]),
        .O(\state[2]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \state[2]_i_6__1 
       (.I0(refclk_cnt_reg[14]),
        .I1(refclk_cnt_reg[2]),
        .I2(refclk_cnt_reg[12]),
        .I3(refclk_cnt_reg[10]),
        .O(\state[2]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \state[3]_i_1__1 
       (.I0(hold_clk_reg[4]),
        .I1(hold_clk_reg[5]),
        .I2(\state[3]_i_2__1_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(testclk_rst),
        .I5(testclk_en),
        .O(state[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[3]_i_2__1 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[2]),
        .O(\state[3]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT5 #(
    .INIT(32'h00001110)) 
    \state[4]_i_1__1 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .I2(p_1_in),
        .I3(sel0),
        .I4(testclk_en),
        .O(state[4]));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(state[0]),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[1]),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[3]),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[4]),
        .Q(sel0));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__1 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_15 ),
        .Q(testclk_cnt_reg[0]));
  CARRY8 \testclk_cnt_reg[0]_i_1__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__1_n_0 ,\testclk_cnt_reg[0]_i_1__1_n_1 ,\testclk_cnt_reg[0]_i_1__1_n_2 ,\testclk_cnt_reg[0]_i_1__1_n_3 ,\NLW_testclk_cnt_reg[0]_i_1__1_CO_UNCONNECTED [3],\testclk_cnt_reg[0]_i_1__1_n_5 ,\testclk_cnt_reg[0]_i_1__1_n_6 ,\testclk_cnt_reg[0]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__1_n_8 ,\testclk_cnt_reg[0]_i_1__1_n_9 ,\testclk_cnt_reg[0]_i_1__1_n_10 ,\testclk_cnt_reg[0]_i_1__1_n_11 ,\testclk_cnt_reg[0]_i_1__1_n_12 ,\testclk_cnt_reg[0]_i_1__1_n_13 ,\testclk_cnt_reg[0]_i_1__1_n_14 ,\testclk_cnt_reg[0]_i_1__1_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__1_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__1_n_15 ),
        .Q(testclk_cnt_reg[16]));
  CARRY8 \testclk_cnt_reg[16]_i_1__1 
       (.CI(\testclk_cnt_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__1_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__1_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__1_n_14 ,\testclk_cnt_reg[16]_i_1__1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__1_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__1_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_15 ),
        .Q(testclk_cnt_reg[8]));
  CARRY8 \testclk_cnt_reg[8]_i_1__1 
       (.CI(\testclk_cnt_reg[0]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__1_n_0 ,\testclk_cnt_reg[8]_i_1__1_n_1 ,\testclk_cnt_reg[8]_i_1__1_n_2 ,\testclk_cnt_reg[8]_i_1__1_n_3 ,\NLW_testclk_cnt_reg[8]_i_1__1_CO_UNCONNECTED [3],\testclk_cnt_reg[8]_i_1__1_n_5 ,\testclk_cnt_reg[8]_i_1__1_n_6 ,\testclk_cnt_reg[8]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__1_n_8 ,\testclk_cnt_reg[8]_i_1__1_n_9 ,\testclk_cnt_reg[8]_i_1__1_n_10 ,\testclk_cnt_reg[8]_i_1__1_n_11 ,\testclk_cnt_reg[8]_i_1__1_n_12 ,\testclk_cnt_reg[8]_i_1__1_n_13 ,\testclk_cnt_reg[8]_i_1__1_n_14 ,\testclk_cnt_reg[8]_i_1__1_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__1_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter_62
   (E,
    D,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    S,
    DI,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_2 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_3 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_4 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_5 ,
    Q,
    drpclk_in,
    AR,
    \gen_cal_rx_en.rxoutclkmon ,
    SR,
    \gen_cal_rx_en.cpll_cal_state_reg[23] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    CO,
    \freq_cnt_o_reg[17]_0 ,
    \gen_cal_rx_en.repeat_ctr_reg[1] ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.cpll_cal_state_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    i_in_out_reg,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \gen_cal_rx_en.cpll_cal_state31_out ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_cal_rx_en.cpll_cal_state30_out );
  output [0:0]E;
  output [2:0]D;
  output \gen_cal_rx_en.cpll_cal_state_reg[20] ;
  output \gen_cal_rx_en.cal_fail_store_reg ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  output [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_2 ;
  output [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_3 ;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_4 ;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_5 ;
  input [3:0]Q;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input \gen_cal_rx_en.rxoutclkmon ;
  input [0:0]SR;
  input [4:0]\gen_cal_rx_en.cpll_cal_state_reg[23] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  input [0:0]\gen_cal_rx_en.drp_state_reg[6] ;
  input [0:0]CO;
  input [0:0]\freq_cnt_o_reg[17]_0 ;
  input \gen_cal_rx_en.repeat_ctr_reg[1] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[6] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input i_in_out_reg;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  input [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  input [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [17:0]cal_on_rx_cal_freq_cnt;
  wire [11:11]cal_on_rx_debug_out;
  wire clear;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__2_n_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[8]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  wire [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_2 ;
  wire [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_3 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_4 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_5 ;
  wire [4:0]\gen_cal_rx_en.cpll_cal_state_reg[23] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[6] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire [0:0]\gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[1] ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire \hold_clk[5]_i_1__2_n_0 ;
  wire [5:0]hold_clk_reg;
  wire i_in_out_reg;
  wire [5:0]p_0_in__1;
  wire [15:1]p_0_in__2;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1__2_n_0 ;
  wire [15:0]refclk_cnt_reg;
  wire rst_in_out;
  wire [0:0]sel0;
  wire [4:0]state;
  wire \state[2]_i_2__2_n_0 ;
  wire \state[2]_i_3__2_n_0 ;
  wire \state[2]_i_4__2_n_0 ;
  wire \state[2]_i_5__2_n_0 ;
  wire \state[2]_i_6__2_n_0 ;
  wire \state[3]_i_2__2_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire testclk_cnt0__0_n_0;
  wire \testclk_cnt[0]_i_2__2_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__2_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__2_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__2_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__2_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__2_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__2_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire [3:3]NLW_refclk_cnt0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_testclk_cnt_reg[0]_i_1__2_CO_UNCONNECTED ;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__2_O_UNCONNECTED ;
  wire [3:3]\NLW_testclk_cnt_reg[8]_i_1__2_CO_UNCONNECTED ;

  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sel0),
        .Q(cal_on_rx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__2 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_rx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_rx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_rx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_rx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_rx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_rx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_rx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_rx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_rx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_rx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_rx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_rx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_rx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_rx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_rx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_rx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_rx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__2_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_rx_cal_freq_cnt[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_cal_rx_en.cal_fail_store_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[23] [4]),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(CO),
        .O(\gen_cal_rx_en.cal_fail_store_reg ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_2__0 
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_10__0 
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_11__0 
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_12__0 
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_13__0 
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_14__0 
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_15__0 
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_16__0 
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_3__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_4__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_5__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_6__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_7__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h22222BB2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_8__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_9__0 
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h000000000404FF04)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_1__0 
       (.I0(cal_on_rx_debug_out),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I3(i_in_out_reg),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1010101110101010)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[23] [0]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I4(\gen_cal_rx_en.drp_state_reg[6] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[23] [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h8F88000000000000)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_2__0 
       (.I0(CO),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(\gen_cal_rx_en.repeat_ctr_reg[1] ),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20] ));
  LUT6 #(
    .INIT(64'h000000000E0EFF0E)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[23] [1]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[6] ),
        .I3(\gen_cal_rx_en.cpll_cal_state[8]_i_4__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h7077000000000000)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_4__0 
       (.I0(CO),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(\gen_cal_rx_en.repeat_ctr_reg[1] ),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.cpll_cal_state[8]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'h55554000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_1__0 
       (.I0(SR),
        .I1(\gen_cal_rx_en.repeat_ctr[3]_i_3__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I3(cal_on_rx_debug_out),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[23] [0]),
        .O(E));
  LUT6 #(
    .INIT(64'h00007FFF7FFF7FFF)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_3__0 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\freq_cnt_o_reg[17]_0 ),
        .I5(CO),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__2 
       (.I0(hold_clk_reg[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__2 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__2 
       (.I0(hold_clk_reg[0]),
        .I1(hold_clk_reg[1]),
        .I2(hold_clk_reg[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hold_clk[3]_i_1__2 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hold_clk[4]_i_1__2 
       (.I0(hold_clk_reg[4]),
        .I1(hold_clk_reg[2]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[0]),
        .I4(hold_clk_reg[3]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(testclk_rst),
        .O(\hold_clk[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hold_clk[5]_i_2__2 
       (.I0(hold_clk_reg[5]),
        .I1(hold_clk_reg[3]),
        .I2(hold_clk_reg[0]),
        .I3(hold_clk_reg[1]),
        .I4(hold_clk_reg[2]),
        .I5(hold_clk_reg[4]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(hold_clk_reg[0]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(hold_clk_reg[1]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(hold_clk_reg[2]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(hold_clk_reg[3]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(hold_clk_reg[4]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(hold_clk_reg[5]),
        .R(\hold_clk[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__2
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    i__carry_i_16__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__2
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__2
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__2
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__2
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__2
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__2
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__2
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [1]));
  LUT5 #(
    .INIT(32'hB22222B2)) 
    i__carry_i_8__2
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__2
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [7]));
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,NLW_refclk_cnt0_carry_CO_UNCONNECTED[3],refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__2[8:1]),
        .S(refclk_cnt_reg[8:1]));
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[3],refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__2[15:9]}),
        .S({1'b0,refclk_cnt_reg[15:9]}));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__2 
       (.I0(refclk_cnt_reg[0]),
        .O(\refclk_cnt[0]_i_1__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__2 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1__2_n_0 ),
        .Q(refclk_cnt_reg[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[10]),
        .Q(refclk_cnt_reg[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[11]),
        .Q(refclk_cnt_reg[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[12]),
        .Q(refclk_cnt_reg[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[13]),
        .Q(refclk_cnt_reg[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[14]),
        .Q(refclk_cnt_reg[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[15]),
        .Q(refclk_cnt_reg[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(refclk_cnt_reg[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(refclk_cnt_reg[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(refclk_cnt_reg[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(refclk_cnt_reg[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(refclk_cnt_reg[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(refclk_cnt_reg[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(refclk_cnt_reg[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[8]),
        .Q(refclk_cnt_reg[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[9]),
        .Q(refclk_cnt_reg[9]),
        .R(clear));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_66 reset_synchronizer_testclk_rst_inst
       (.\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .out(testclk_rst),
        .rst_in_out(rst_in_out));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \state[0]_i_1__2 
       (.I0(testclk_rst),
        .I1(hold_clk_reg[4]),
        .I2(\state[3]_i_2__2_n_0 ),
        .I3(hold_clk_reg[5]),
        .O(state[0]));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \state[1]_i_1__2 
       (.I0(\state[2]_i_2__2_n_0 ),
        .I1(hold_clk_reg[5]),
        .I2(\state[3]_i_2__2_n_0 ),
        .I3(hold_clk_reg[4]),
        .I4(testclk_rst),
        .O(state[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    \state[2]_i_1__2 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg[4]),
        .I2(hold_clk_reg[5]),
        .I3(\state[3]_i_2__2_n_0 ),
        .I4(testclk_en),
        .I5(\state[2]_i_2__2_n_0 ),
        .O(state[2]));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \state[2]_i_2__2 
       (.I0(\state[2]_i_3__2_n_0 ),
        .I1(refclk_cnt_reg[8]),
        .I2(refclk_cnt_reg[7]),
        .I3(refclk_cnt_reg[15]),
        .I4(\state[2]_i_4__2_n_0 ),
        .I5(\state[2]_i_5__2_n_0 ),
        .O(\state[2]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[2]_i_3__2 
       (.I0(testclk_rst),
        .I1(testclk_en),
        .O(\state[2]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4__2 
       (.I0(refclk_cnt_reg[0]),
        .I1(refclk_cnt_reg[3]),
        .I2(refclk_cnt_reg[6]),
        .I3(refclk_cnt_reg[2]),
        .I4(\state[2]_i_6__2_n_0 ),
        .O(\state[2]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \state[2]_i_5__2 
       (.I0(testclk_rst),
        .I1(refclk_cnt_reg[9]),
        .I2(refclk_cnt_reg[5]),
        .I3(refclk_cnt_reg[12]),
        .I4(refclk_cnt_reg[14]),
        .I5(refclk_cnt_reg[13]),
        .O(\state[2]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \state[2]_i_6__2 
       (.I0(refclk_cnt_reg[10]),
        .I1(refclk_cnt_reg[4]),
        .I2(refclk_cnt_reg[11]),
        .I3(refclk_cnt_reg[1]),
        .O(\state[2]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \state[3]_i_1__2 
       (.I0(hold_clk_reg[4]),
        .I1(hold_clk_reg[5]),
        .I2(\state[3]_i_2__2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(testclk_rst),
        .I5(testclk_en),
        .O(state[3]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[3]_i_2__2 
       (.I0(hold_clk_reg[3]),
        .I1(hold_clk_reg[0]),
        .I2(hold_clk_reg[1]),
        .I3(hold_clk_reg[2]),
        .O(\state[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT5 #(
    .INIT(32'h00001110)) 
    \state[4]_i_1__2 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .I2(p_1_in),
        .I3(sel0),
        .I4(testclk_en),
        .O(state[4]));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(state[0]),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[1]),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[3]),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[4]),
        .Q(sel0));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0__0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__2 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_15 ),
        .Q(testclk_cnt_reg[0]));
  CARRY8 \testclk_cnt_reg[0]_i_1__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__2_n_0 ,\testclk_cnt_reg[0]_i_1__2_n_1 ,\testclk_cnt_reg[0]_i_1__2_n_2 ,\testclk_cnt_reg[0]_i_1__2_n_3 ,\NLW_testclk_cnt_reg[0]_i_1__2_CO_UNCONNECTED [3],\testclk_cnt_reg[0]_i_1__2_n_5 ,\testclk_cnt_reg[0]_i_1__2_n_6 ,\testclk_cnt_reg[0]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__2_n_8 ,\testclk_cnt_reg[0]_i_1__2_n_9 ,\testclk_cnt_reg[0]_i_1__2_n_10 ,\testclk_cnt_reg[0]_i_1__2_n_11 ,\testclk_cnt_reg[0]_i_1__2_n_12 ,\testclk_cnt_reg[0]_i_1__2_n_13 ,\testclk_cnt_reg[0]_i_1__2_n_14 ,\testclk_cnt_reg[0]_i_1__2_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__2_n_15 ),
        .Q(testclk_cnt_reg[16]));
  CARRY8 \testclk_cnt_reg[16]_i_1__2 
       (.CI(\testclk_cnt_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__2_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__2_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__2_n_14 ,\testclk_cnt_reg[16]_i_1__2_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__2_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__2_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_15 ),
        .Q(testclk_cnt_reg[8]));
  CARRY8 \testclk_cnt_reg[8]_i_1__2 
       (.CI(\testclk_cnt_reg[0]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__2_n_0 ,\testclk_cnt_reg[8]_i_1__2_n_1 ,\testclk_cnt_reg[8]_i_1__2_n_2 ,\testclk_cnt_reg[8]_i_1__2_n_3 ,\NLW_testclk_cnt_reg[8]_i_1__2_CO_UNCONNECTED [3],\testclk_cnt_reg[8]_i_1__2_n_5 ,\testclk_cnt_reg[8]_i_1__2_n_6 ,\testclk_cnt_reg[8]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__2_n_8 ,\testclk_cnt_reg[8]_i_1__2_n_9 ,\testclk_cnt_reg[8]_i_1__2_n_10 ,\testclk_cnt_reg[8]_i_1__2_n_11 ,\testclk_cnt_reg[8]_i_1__2_n_12 ,\testclk_cnt_reg[8]_i_1__2_n_13 ,\testclk_cnt_reg[8]_i_1__2_n_14 ,\testclk_cnt_reg[8]_i_1__2_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0__0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__2_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter_73
   (\repeat_ctr_reg[3] ,
    \repeat_ctr_reg[3]_0 ,
    D,
    cal_fail_store_reg,
    cal_fail_store_reg_0,
    S,
    DI,
    \repeat_ctr_reg[3]_1 ,
    \repeat_ctr_reg[3]_2 ,
    \repeat_ctr_reg[3]_3 ,
    \repeat_ctr_reg[3]_4 ,
    \repeat_ctr_reg[3]_5 ,
    \repeat_ctr_reg[3]_6 ,
    \repeat_ctr_reg[3]_7 ,
    drpclk_in,
    AR,
    txoutclkmon,
    Q,
    SR,
    \repeat_ctr_reg[3]_8 ,
    CO,
    \freq_cnt_o_reg[17]_0 ,
    \cpll_cal_state_reg[22] ,
    \cpll_cal_state_reg[9] ,
    \cpll_cal_state_reg[13] ,
    \cpll_cal_state_reg[0] ,
    \cpll_cal_state_reg[20] ,
    \cpll_cal_state_reg[2] ,
    \drp_state_reg[6] ,
    \repeat_ctr_reg[1] ,
    i_in_out_reg,
    cpll_cal_state31_out,
    cpll_cal_state30_out);
  output \repeat_ctr_reg[3] ;
  output \repeat_ctr_reg[3]_0 ;
  output [2:0]D;
  output cal_fail_store_reg;
  output cal_fail_store_reg_0;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\repeat_ctr_reg[3]_1 ;
  output [0:0]\repeat_ctr_reg[3]_2 ;
  output [7:0]\repeat_ctr_reg[3]_3 ;
  output [7:0]\repeat_ctr_reg[3]_4 ;
  output [0:0]\repeat_ctr_reg[3]_5 ;
  output [0:0]\repeat_ctr_reg[3]_6 ;
  input [3:0]\repeat_ctr_reg[3]_7 ;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input txoutclkmon;
  input [10:0]Q;
  input [0:0]SR;
  input \repeat_ctr_reg[3]_8 ;
  input [0:0]CO;
  input [0:0]\freq_cnt_o_reg[17]_0 ;
  input \cpll_cal_state_reg[22] ;
  input \cpll_cal_state_reg[9] ;
  input \cpll_cal_state_reg[13] ;
  input \cpll_cal_state_reg[0] ;
  input \cpll_cal_state_reg[20] ;
  input \cpll_cal_state_reg[2] ;
  input [0:0]\drp_state_reg[6] ;
  input \repeat_ctr_reg[1] ;
  input i_in_out_reg;
  input [17:0]cpll_cal_state31_out;
  input [17:0]cpll_cal_state30_out;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [10:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire cal_fail_store_reg;
  wire cal_fail_store_reg_0;
  wire [17:0]cal_on_tx_cal_freq_cnt;
  wire [11:11]cal_on_tx_debug_out;
  wire clear;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[13]_i_2_n_0 ;
  wire \cpll_cal_state[20]_i_2_n_0 ;
  wire \cpll_cal_state[21]_i_3_n_0 ;
  wire \cpll_cal_state_reg[0] ;
  wire \cpll_cal_state_reg[13] ;
  wire \cpll_cal_state_reg[20] ;
  wire \cpll_cal_state_reg[22] ;
  wire \cpll_cal_state_reg[2] ;
  wire \cpll_cal_state_reg[9] ;
  wire [0:0]\drp_state_reg[6] ;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1_n_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire \hold_clk[5]_i_1_n_0 ;
  wire [5:0]hold_clk_reg__0;
  wire i_in_out_reg;
  wire [5:0]p_0_in;
  wire [15:1]p_0_in__0;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1_n_0 ;
  wire [15:0]refclk_cnt_reg__0;
  wire \repeat_ctr[3]_i_5_n_0 ;
  wire \repeat_ctr_reg[1] ;
  wire \repeat_ctr_reg[3] ;
  wire \repeat_ctr_reg[3]_0 ;
  wire [0:0]\repeat_ctr_reg[3]_1 ;
  wire [0:0]\repeat_ctr_reg[3]_2 ;
  wire [7:0]\repeat_ctr_reg[3]_3 ;
  wire [7:0]\repeat_ctr_reg[3]_4 ;
  wire [0:0]\repeat_ctr_reg[3]_5 ;
  wire [0:0]\repeat_ctr_reg[3]_6 ;
  wire [3:0]\repeat_ctr_reg[3]_7 ;
  wire \repeat_ctr_reg[3]_8 ;
  wire rst_in_out;
  wire [0:0]sel0;
  wire [4:0]state;
  wire \state[2]_i_2_n_0 ;
  wire \state[2]_i_3_n_0 ;
  wire \state[2]_i_4_n_0 ;
  wire \state[2]_i_5_n_0 ;
  wire \state[2]_i_6_n_0 ;
  wire \state[3]_i_2_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire testclk_cnt0_n_0;
  wire \testclk_cnt[0]_i_2_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1_n_0 ;
  wire \testclk_cnt_reg[0]_i_1_n_1 ;
  wire \testclk_cnt_reg[0]_i_1_n_10 ;
  wire \testclk_cnt_reg[0]_i_1_n_11 ;
  wire \testclk_cnt_reg[0]_i_1_n_12 ;
  wire \testclk_cnt_reg[0]_i_1_n_13 ;
  wire \testclk_cnt_reg[0]_i_1_n_14 ;
  wire \testclk_cnt_reg[0]_i_1_n_15 ;
  wire \testclk_cnt_reg[0]_i_1_n_2 ;
  wire \testclk_cnt_reg[0]_i_1_n_3 ;
  wire \testclk_cnt_reg[0]_i_1_n_5 ;
  wire \testclk_cnt_reg[0]_i_1_n_6 ;
  wire \testclk_cnt_reg[0]_i_1_n_7 ;
  wire \testclk_cnt_reg[0]_i_1_n_8 ;
  wire \testclk_cnt_reg[0]_i_1_n_9 ;
  wire \testclk_cnt_reg[16]_i_1_n_14 ;
  wire \testclk_cnt_reg[16]_i_1_n_15 ;
  wire \testclk_cnt_reg[16]_i_1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1_n_0 ;
  wire \testclk_cnt_reg[8]_i_1_n_1 ;
  wire \testclk_cnt_reg[8]_i_1_n_10 ;
  wire \testclk_cnt_reg[8]_i_1_n_11 ;
  wire \testclk_cnt_reg[8]_i_1_n_12 ;
  wire \testclk_cnt_reg[8]_i_1_n_13 ;
  wire \testclk_cnt_reg[8]_i_1_n_14 ;
  wire \testclk_cnt_reg[8]_i_1_n_15 ;
  wire \testclk_cnt_reg[8]_i_1_n_2 ;
  wire \testclk_cnt_reg[8]_i_1_n_3 ;
  wire \testclk_cnt_reg[8]_i_1_n_5 ;
  wire \testclk_cnt_reg[8]_i_1_n_6 ;
  wire \testclk_cnt_reg[8]_i_1_n_7 ;
  wire \testclk_cnt_reg[8]_i_1_n_8 ;
  wire \testclk_cnt_reg[8]_i_1_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire txoutclkmon;
  wire [3:3]NLW_refclk_cnt0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_testclk_cnt_reg[0]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_testclk_cnt_reg[8]_i_1_CO_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hBF)) 
    cal_fail_store_i_2
       (.I0(Q[10]),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(CO),
        .O(cal_fail_store_reg_0));
  LUT6 #(
    .INIT(64'h0DDDFFFFFFFFFFFF)) 
    cal_fail_store_i_3
       (.I0(\repeat_ctr_reg[3]_7 [3]),
        .I1(\repeat_ctr_reg[1] ),
        .I2(CO),
        .I3(\freq_cnt_o_reg[17]_0 ),
        .I4(Q[8]),
        .I5(cal_on_tx_debug_out),
        .O(cal_fail_store_reg));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry__0_i_1
       (.I0(cpll_cal_state31_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state31_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\repeat_ctr_reg[3]_2 ));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry__0_i_2
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state31_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state31_out[16]),
        .O(\repeat_ctr_reg[3]_1 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_1
       (.I0(cpll_cal_state31_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state31_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_10
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state31_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state31_out[12]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_11
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state31_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state31_out[10]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_12
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state31_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state31_out[8]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_13
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state31_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state31_out[6]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_14
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state31_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state31_out[4]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_15
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state31_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state31_out[2]),
        .O(S[1]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_16
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state31_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state31_out[0]),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_2
       (.I0(cpll_cal_state31_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state31_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_3
       (.I0(cpll_cal_state31_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state31_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_4
       (.I0(cpll_cal_state31_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state31_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_5
       (.I0(cpll_cal_state31_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state31_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_6
       (.I0(cpll_cal_state31_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state31_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_7
       (.I0(cpll_cal_state31_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state31_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    cpll_cal_state2_carry_i_8
       (.I0(cpll_cal_state31_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state31_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    cpll_cal_state2_carry_i_9
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state31_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state31_out[14]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h8F8F8F8888888888)) 
    \cpll_cal_state[13]_i_1 
       (.I0(\cpll_cal_state_reg[22] ),
        .I1(\cpll_cal_state[13]_i_2_n_0 ),
        .I2(\cpll_cal_state_reg[9] ),
        .I3(\cpll_cal_state_reg[13] ),
        .I4(Q[1]),
        .I5(\cpll_cal_state_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h0DDD000000000000)) 
    \cpll_cal_state[13]_i_2 
       (.I0(\repeat_ctr_reg[3]_7 [3]),
        .I1(\repeat_ctr_reg[1] ),
        .I2(CO),
        .I3(\freq_cnt_o_reg[17]_0 ),
        .I4(Q[8]),
        .I5(cal_on_tx_debug_out),
        .O(\cpll_cal_state[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \cpll_cal_state[20]_i_1 
       (.I0(\cpll_cal_state_reg[20] ),
        .I1(\cpll_cal_state_reg[2] ),
        .I2(\cpll_cal_state[20]_i_2_n_0 ),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(Q[3]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h000000000000F022)) 
    \cpll_cal_state[20]_i_2 
       (.I0(Q[8]),
        .I1(cal_on_tx_debug_out),
        .I2(i_in_out_reg),
        .I3(Q[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\cpll_cal_state[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0020AA2000200020)) 
    \cpll_cal_state[21]_i_1 
       (.I0(\cpll_cal_state_reg[22] ),
        .I1(\drp_state_reg[6] ),
        .I2(Q[9]),
        .I3(Q[8]),
        .I4(\cpll_cal_state[21]_i_3_n_0 ),
        .I5(cal_on_tx_debug_out),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h0777777777777777)) 
    \cpll_cal_state[21]_i_3 
       (.I0(\freq_cnt_o_reg[17]_0 ),
        .I1(CO),
        .I2(\repeat_ctr_reg[3]_7 [1]),
        .I3(\repeat_ctr_reg[3]_7 [0]),
        .I4(\repeat_ctr_reg[3]_7 [2]),
        .I5(\repeat_ctr_reg[3]_7 [3]),
        .O(\cpll_cal_state[21]_i_3_n_0 ));
  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sel0),
        .Q(cal_on_tx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_tx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_tx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_tx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_tx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_tx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_tx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_tx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_tx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_tx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_tx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_tx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_tx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_tx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_tx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_tx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_tx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_tx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_tx_cal_freq_cnt[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1 
       (.I0(hold_clk_reg__0[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1 
       (.I0(hold_clk_reg__0[0]),
        .I1(hold_clk_reg__0[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1 
       (.I0(hold_clk_reg__0[0]),
        .I1(hold_clk_reg__0[1]),
        .I2(hold_clk_reg__0[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hold_clk[3]_i_1 
       (.I0(hold_clk_reg__0[3]),
        .I1(hold_clk_reg__0[0]),
        .I2(hold_clk_reg__0[1]),
        .I3(hold_clk_reg__0[2]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hold_clk[4]_i_1 
       (.I0(hold_clk_reg__0[4]),
        .I1(hold_clk_reg__0[2]),
        .I2(hold_clk_reg__0[1]),
        .I3(hold_clk_reg__0[0]),
        .I4(hold_clk_reg__0[3]),
        .O(p_0_in[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(testclk_rst),
        .O(\hold_clk[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hold_clk[5]_i_2 
       (.I0(hold_clk_reg__0[5]),
        .I1(hold_clk_reg__0[3]),
        .I2(hold_clk_reg__0[0]),
        .I3(hold_clk_reg__0[1]),
        .I4(hold_clk_reg__0[2]),
        .I5(hold_clk_reg__0[4]),
        .O(p_0_in[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(hold_clk_reg__0[0]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(hold_clk_reg__0[1]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(hold_clk_reg__0[2]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(hold_clk_reg__0[3]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(hold_clk_reg__0[4]),
        .R(\hold_clk[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(hold_clk_reg__0[5]),
        .R(\hold_clk[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1
       (.I0(cal_on_tx_cal_freq_cnt[17]),
        .I1(cpll_cal_state30_out[17]),
        .I2(cal_on_tx_cal_freq_cnt[16]),
        .I3(cpll_cal_state30_out[16]),
        .O(\repeat_ctr_reg[3]_6 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2
       (.I0(cpll_cal_state30_out[17]),
        .I1(cal_on_tx_cal_freq_cnt[17]),
        .I2(cpll_cal_state30_out[16]),
        .I3(cal_on_tx_cal_freq_cnt[16]),
        .O(\repeat_ctr_reg[3]_5 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1
       (.I0(cal_on_tx_cal_freq_cnt[15]),
        .I1(cpll_cal_state30_out[15]),
        .I2(cal_on_tx_cal_freq_cnt[14]),
        .I3(cpll_cal_state30_out[14]),
        .O(\repeat_ctr_reg[3]_4 [7]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10
       (.I0(cpll_cal_state30_out[13]),
        .I1(cal_on_tx_cal_freq_cnt[13]),
        .I2(cpll_cal_state30_out[12]),
        .I3(cal_on_tx_cal_freq_cnt[12]),
        .O(\repeat_ctr_reg[3]_3 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11
       (.I0(cpll_cal_state30_out[11]),
        .I1(cal_on_tx_cal_freq_cnt[11]),
        .I2(cpll_cal_state30_out[10]),
        .I3(cal_on_tx_cal_freq_cnt[10]),
        .O(\repeat_ctr_reg[3]_3 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12
       (.I0(cpll_cal_state30_out[9]),
        .I1(cal_on_tx_cal_freq_cnt[9]),
        .I2(cpll_cal_state30_out[8]),
        .I3(cal_on_tx_cal_freq_cnt[8]),
        .O(\repeat_ctr_reg[3]_3 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13
       (.I0(cpll_cal_state30_out[7]),
        .I1(cal_on_tx_cal_freq_cnt[7]),
        .I2(cpll_cal_state30_out[6]),
        .I3(cal_on_tx_cal_freq_cnt[6]),
        .O(\repeat_ctr_reg[3]_3 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14
       (.I0(cpll_cal_state30_out[5]),
        .I1(cal_on_tx_cal_freq_cnt[5]),
        .I2(cpll_cal_state30_out[4]),
        .I3(cal_on_tx_cal_freq_cnt[4]),
        .O(\repeat_ctr_reg[3]_3 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15
       (.I0(cpll_cal_state30_out[3]),
        .I1(cal_on_tx_cal_freq_cnt[3]),
        .I2(cpll_cal_state30_out[2]),
        .I3(cal_on_tx_cal_freq_cnt[2]),
        .O(\repeat_ctr_reg[3]_3 [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_16
       (.I0(cpll_cal_state30_out[1]),
        .I1(cal_on_tx_cal_freq_cnt[1]),
        .I2(cpll_cal_state30_out[0]),
        .I3(cal_on_tx_cal_freq_cnt[0]),
        .O(\repeat_ctr_reg[3]_3 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2
       (.I0(cal_on_tx_cal_freq_cnt[13]),
        .I1(cpll_cal_state30_out[13]),
        .I2(cal_on_tx_cal_freq_cnt[12]),
        .I3(cpll_cal_state30_out[12]),
        .O(\repeat_ctr_reg[3]_4 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3
       (.I0(cal_on_tx_cal_freq_cnt[11]),
        .I1(cpll_cal_state30_out[11]),
        .I2(cal_on_tx_cal_freq_cnt[10]),
        .I3(cpll_cal_state30_out[10]),
        .O(\repeat_ctr_reg[3]_4 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4
       (.I0(cal_on_tx_cal_freq_cnt[9]),
        .I1(cpll_cal_state30_out[9]),
        .I2(cal_on_tx_cal_freq_cnt[8]),
        .I3(cpll_cal_state30_out[8]),
        .O(\repeat_ctr_reg[3]_4 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5
       (.I0(cal_on_tx_cal_freq_cnt[7]),
        .I1(cpll_cal_state30_out[7]),
        .I2(cal_on_tx_cal_freq_cnt[6]),
        .I3(cpll_cal_state30_out[6]),
        .O(\repeat_ctr_reg[3]_4 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6
       (.I0(cal_on_tx_cal_freq_cnt[5]),
        .I1(cpll_cal_state30_out[5]),
        .I2(cal_on_tx_cal_freq_cnt[4]),
        .I3(cpll_cal_state30_out[4]),
        .O(\repeat_ctr_reg[3]_4 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7
       (.I0(cal_on_tx_cal_freq_cnt[3]),
        .I1(cpll_cal_state30_out[3]),
        .I2(cal_on_tx_cal_freq_cnt[2]),
        .I3(cpll_cal_state30_out[2]),
        .O(\repeat_ctr_reg[3]_4 [1]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_8
       (.I0(cal_on_tx_cal_freq_cnt[1]),
        .I1(cpll_cal_state30_out[1]),
        .I2(cal_on_tx_cal_freq_cnt[0]),
        .I3(cpll_cal_state30_out[0]),
        .O(\repeat_ctr_reg[3]_4 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9
       (.I0(cpll_cal_state30_out[15]),
        .I1(cal_on_tx_cal_freq_cnt[15]),
        .I2(cpll_cal_state30_out[14]),
        .I3(cal_on_tx_cal_freq_cnt[14]),
        .O(\repeat_ctr_reg[3]_3 [7]));
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg__0[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,NLW_refclk_cnt0_carry_CO_UNCONNECTED[3],refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__0[8:1]),
        .S(refclk_cnt_reg__0[8:1]));
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[3],refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__0[15:9]}),
        .S({1'b0,refclk_cnt_reg__0[15:9]}));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1 
       (.I0(refclk_cnt_reg__0[0]),
        .O(\refclk_cnt[0]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1_n_0 ),
        .Q(refclk_cnt_reg__0[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[10]),
        .Q(refclk_cnt_reg__0[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[11]),
        .Q(refclk_cnt_reg__0[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[12]),
        .Q(refclk_cnt_reg__0[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[13]),
        .Q(refclk_cnt_reg__0[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[14]),
        .Q(refclk_cnt_reg__0[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[15]),
        .Q(refclk_cnt_reg__0[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[1]),
        .Q(refclk_cnt_reg__0[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[2]),
        .Q(refclk_cnt_reg__0[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[3]),
        .Q(refclk_cnt_reg__0[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[4]),
        .Q(refclk_cnt_reg__0[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[5]),
        .Q(refclk_cnt_reg__0[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[6]),
        .Q(refclk_cnt_reg__0[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[7]),
        .Q(refclk_cnt_reg__0[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[8]),
        .Q(refclk_cnt_reg__0[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__0[9]),
        .Q(refclk_cnt_reg__0[9]),
        .R(clear));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \repeat_ctr[3]_i_1 
       (.I0(\repeat_ctr_reg[3]_0 ),
        .I1(Q[8]),
        .O(\repeat_ctr_reg[3] ));
  LUT6 #(
    .INIT(64'h5555555500000111)) 
    \repeat_ctr[3]_i_2 
       (.I0(SR),
        .I1(\repeat_ctr_reg[3]_8 ),
        .I2(CO),
        .I3(\freq_cnt_o_reg[17]_0 ),
        .I4(\repeat_ctr[3]_i_5_n_0 ),
        .I5(Q[0]),
        .O(\repeat_ctr_reg[3]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \repeat_ctr[3]_i_5 
       (.I0(cal_on_tx_debug_out),
        .I1(Q[8]),
        .O(\repeat_ctr[3]_i_5_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_80 reset_synchronizer_testclk_rst_inst
       (.out(testclk_rst),
        .rst_in_out(rst_in_out),
        .txoutclkmon(txoutclkmon));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \state[0]_i_1 
       (.I0(testclk_rst),
        .I1(hold_clk_reg__0[4]),
        .I2(\state[3]_i_2_n_0 ),
        .I3(hold_clk_reg__0[5]),
        .O(state[0]));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \state[1]_i_1 
       (.I0(\state[2]_i_2_n_0 ),
        .I1(hold_clk_reg__0[5]),
        .I2(\state[3]_i_2_n_0 ),
        .I3(hold_clk_reg__0[4]),
        .I4(testclk_rst),
        .O(state[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    \state[2]_i_1 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg__0[4]),
        .I2(hold_clk_reg__0[5]),
        .I3(\state[3]_i_2_n_0 ),
        .I4(testclk_en),
        .I5(\state[2]_i_2_n_0 ),
        .O(state[2]));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \state[2]_i_2 
       (.I0(\state[2]_i_3_n_0 ),
        .I1(refclk_cnt_reg__0[8]),
        .I2(refclk_cnt_reg__0[7]),
        .I3(refclk_cnt_reg__0[15]),
        .I4(\state[2]_i_4_n_0 ),
        .I5(\state[2]_i_5_n_0 ),
        .O(\state[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[2]_i_3 
       (.I0(testclk_rst),
        .I1(testclk_en),
        .O(\state[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4 
       (.I0(refclk_cnt_reg__0[0]),
        .I1(refclk_cnt_reg__0[3]),
        .I2(refclk_cnt_reg__0[6]),
        .I3(refclk_cnt_reg__0[5]),
        .I4(\state[2]_i_6_n_0 ),
        .O(\state[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \state[2]_i_5 
       (.I0(refclk_cnt_reg__0[4]),
        .I1(refclk_cnt_reg__0[11]),
        .I2(refclk_cnt_reg__0[1]),
        .I3(refclk_cnt_reg__0[13]),
        .I4(testclk_rst),
        .I5(refclk_cnt_reg__0[9]),
        .O(\state[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \state[2]_i_6 
       (.I0(refclk_cnt_reg__0[14]),
        .I1(refclk_cnt_reg__0[2]),
        .I2(refclk_cnt_reg__0[12]),
        .I3(refclk_cnt_reg__0[10]),
        .O(\state[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \state[3]_i_1 
       (.I0(hold_clk_reg__0[4]),
        .I1(hold_clk_reg__0[5]),
        .I2(\state[3]_i_2_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(testclk_rst),
        .I5(testclk_en),
        .O(state[3]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[3]_i_2 
       (.I0(hold_clk_reg__0[3]),
        .I1(hold_clk_reg__0[0]),
        .I2(hold_clk_reg__0[1]),
        .I3(hold_clk_reg__0[2]),
        .O(\state[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00001110)) 
    \state[4]_i_1 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .I2(p_1_in),
        .I3(sel0),
        .I4(testclk_en),
        .O(state[4]));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(state[0]),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[1]),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[3]),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[4]),
        .Q(sel0));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_15 ),
        .Q(testclk_cnt_reg[0]));
  CARRY8 \testclk_cnt_reg[0]_i_1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1_n_0 ,\testclk_cnt_reg[0]_i_1_n_1 ,\testclk_cnt_reg[0]_i_1_n_2 ,\testclk_cnt_reg[0]_i_1_n_3 ,\NLW_testclk_cnt_reg[0]_i_1_CO_UNCONNECTED [3],\testclk_cnt_reg[0]_i_1_n_5 ,\testclk_cnt_reg[0]_i_1_n_6 ,\testclk_cnt_reg[0]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1_n_8 ,\testclk_cnt_reg[0]_i_1_n_9 ,\testclk_cnt_reg[0]_i_1_n_10 ,\testclk_cnt_reg[0]_i_1_n_11 ,\testclk_cnt_reg[0]_i_1_n_12 ,\testclk_cnt_reg[0]_i_1_n_13 ,\testclk_cnt_reg[0]_i_1_n_14 ,\testclk_cnt_reg[0]_i_1_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1_n_15 ),
        .Q(testclk_cnt_reg[16]));
  CARRY8 \testclk_cnt_reg[16]_i_1 
       (.CI(\testclk_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1_n_14 ,\testclk_cnt_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_15 ),
        .Q(testclk_cnt_reg[8]));
  CARRY8 \testclk_cnt_reg[8]_i_1 
       (.CI(\testclk_cnt_reg[0]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1_n_0 ,\testclk_cnt_reg[8]_i_1_n_1 ,\testclk_cnt_reg[8]_i_1_n_2 ,\testclk_cnt_reg[8]_i_1_n_3 ,\NLW_testclk_cnt_reg[8]_i_1_CO_UNCONNECTED [3],\testclk_cnt_reg[8]_i_1_n_5 ,\testclk_cnt_reg[8]_i_1_n_6 ,\testclk_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1_n_8 ,\testclk_cnt_reg[8]_i_1_n_9 ,\testclk_cnt_reg[8]_i_1_n_10 ,\testclk_cnt_reg[8]_i_1_n_11 ,\testclk_cnt_reg[8]_i_1_n_12 ,\testclk_cnt_reg[8]_i_1_n_13 ,\testclk_cnt_reg[8]_i_1_n_14 ,\testclk_cnt_reg[8]_i_1_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(txoutclkmon),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter_81
   (E,
    D,
    \gen_cal_rx_en.cpll_cal_state_reg[20] ,
    \gen_cal_rx_en.cal_fail_store_reg ,
    S,
    DI,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_2 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_3 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_4 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_5 ,
    Q,
    drpclk_in,
    AR,
    \gen_cal_rx_en.rxoutclkmon ,
    SR,
    \gen_cal_rx_en.cpll_cal_state_reg[23] ,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    \gen_cal_rx_en.drp_state_reg[6] ,
    CO,
    \freq_cnt_o_reg[17]_0 ,
    \gen_cal_rx_en.repeat_ctr_reg[1] ,
    \gen_cal_rx_en.cpll_cal_state_reg[8] ,
    \gen_cal_rx_en.cpll_cal_state_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[0] ,
    i_in_out_reg,
    \gen_cal_rx_en.cpll_cal_state_reg[17] ,
    \gen_cal_rx_en.cpll_cal_state31_out ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \gen_cal_rx_en.cpll_cal_state30_out );
  output [0:0]E;
  output [2:0]D;
  output \gen_cal_rx_en.cpll_cal_state_reg[20] ;
  output \gen_cal_rx_en.cal_fail_store_reg ;
  output [7:0]S;
  output [7:0]DI;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  output [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_2 ;
  output [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_3 ;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_4 ;
  output [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_5 ;
  input [3:0]Q;
  input [0:0]drpclk_in;
  input [0:0]AR;
  input \gen_cal_rx_en.rxoutclkmon ;
  input [0:0]SR;
  input [4:0]\gen_cal_rx_en.cpll_cal_state_reg[23] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  input [0:0]\gen_cal_rx_en.drp_state_reg[6] ;
  input [0:0]CO;
  input [0:0]\freq_cnt_o_reg[17]_0 ;
  input \gen_cal_rx_en.repeat_ctr_reg[1] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[6] ;
  input \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  input i_in_out_reg;
  input \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  input [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  input [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;

  wire [0:0]AR;
  wire [0:0]CO;
  wire [2:0]D;
  wire [7:0]DI;
  wire [0:0]E;
  wire [3:0]Q;
  wire [7:0]S;
  wire [0:0]SR;
  wire [17:0]cal_on_rx_cal_freq_cnt;
  wire [11:11]cal_on_rx_debug_out;
  wire clear;
  wire [0:0]drpclk_in;
  wire \freq_cnt_o[17]_i_1__0_n_0 ;
  wire [0:0]\freq_cnt_o_reg[17]_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [16:0]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[8]_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[17] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[20] ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  wire [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_2 ;
  wire [7:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_3 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_4 ;
  wire [0:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_5 ;
  wire [4:0]\gen_cal_rx_en.cpll_cal_state_reg[23] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[6] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8] ;
  wire [0:0]\gen_cal_rx_en.drp_state_reg[6] ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_3_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr_reg[1] ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [0:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire \hold_clk[5]_i_1__0_n_0 ;
  wire [5:0]hold_clk_reg__0;
  wire i_in_out_reg;
  wire [5:0]p_0_in__1;
  wire [15:1]p_0_in__2;
  wire p_1_in;
  wire refclk_cnt0_carry__0_n_2;
  wire refclk_cnt0_carry__0_n_3;
  wire refclk_cnt0_carry__0_n_5;
  wire refclk_cnt0_carry__0_n_6;
  wire refclk_cnt0_carry__0_n_7;
  wire refclk_cnt0_carry_n_0;
  wire refclk_cnt0_carry_n_1;
  wire refclk_cnt0_carry_n_2;
  wire refclk_cnt0_carry_n_3;
  wire refclk_cnt0_carry_n_5;
  wire refclk_cnt0_carry_n_6;
  wire refclk_cnt0_carry_n_7;
  wire \refclk_cnt[0]_i_1__0_n_0 ;
  wire [15:0]refclk_cnt_reg__0;
  wire rst_in_out;
  wire [0:0]sel0;
  wire [4:0]state;
  wire \state[2]_i_2__0_n_0 ;
  wire \state[2]_i_3__0_n_0 ;
  wire \state[2]_i_4__0_n_0 ;
  wire \state[2]_i_5__0_n_0 ;
  wire \state[2]_i_6__0_n_0 ;
  wire \state[3]_i_2__0_n_0 ;
  wire \state_reg_n_0_[2] ;
  wire testclk_cnt0_n_0;
  wire \testclk_cnt[0]_i_2__0_n_0 ;
  wire [17:0]testclk_cnt_reg;
  wire \testclk_cnt_reg[0]_i_1__0_n_0 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_1 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_10 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_11 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_12 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_13 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_14 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_15 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_2 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_3 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_5 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_6 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_7 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_8 ;
  wire \testclk_cnt_reg[0]_i_1__0_n_9 ;
  wire \testclk_cnt_reg[16]_i_1__0_n_14 ;
  wire \testclk_cnt_reg[16]_i_1__0_n_15 ;
  wire \testclk_cnt_reg[16]_i_1__0_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_0 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_1 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_10 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_11 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_12 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_13 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_14 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_15 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_2 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_3 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_5 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_6 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_7 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_8 ;
  wire \testclk_cnt_reg[8]_i_1__0_n_9 ;
  wire [3:0]testclk_div4;
  wire testclk_en;
  (* async_reg = "true" *) wire testclk_en_dly1;
  (* async_reg = "true" *) wire testclk_en_dly2;
  wire testclk_rst;
  (* async_reg = "true" *) wire tstclk_rst_dly1;
  (* async_reg = "true" *) wire tstclk_rst_dly2;
  wire [3:3]NLW_refclk_cnt0_carry_CO_UNCONNECTED;
  wire [7:3]NLW_refclk_cnt0_carry__0_CO_UNCONNECTED;
  wire [7:7]NLW_refclk_cnt0_carry__0_O_UNCONNECTED;
  wire [3:3]\NLW_testclk_cnt_reg[0]_i_1__0_CO_UNCONNECTED ;
  wire [7:1]\NLW_testclk_cnt_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_testclk_cnt_reg[16]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_testclk_cnt_reg[8]_i_1__0_CO_UNCONNECTED ;

  FDCE done_o_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(sel0),
        .Q(cal_on_rx_debug_out));
  LUT2 #(
    .INIT(4'h2)) 
    \freq_cnt_o[17]_i_1__0 
       (.I0(p_1_in),
        .I1(AR),
        .O(\freq_cnt_o[17]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[0] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[0]),
        .Q(cal_on_rx_cal_freq_cnt[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[10] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[10]),
        .Q(cal_on_rx_cal_freq_cnt[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[11] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[11]),
        .Q(cal_on_rx_cal_freq_cnt[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[12] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[12]),
        .Q(cal_on_rx_cal_freq_cnt[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[13] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[13]),
        .Q(cal_on_rx_cal_freq_cnt[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[14] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[14]),
        .Q(cal_on_rx_cal_freq_cnt[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[15] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[15]),
        .Q(cal_on_rx_cal_freq_cnt[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[16] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[16]),
        .Q(cal_on_rx_cal_freq_cnt[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[17] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[17]),
        .Q(cal_on_rx_cal_freq_cnt[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[1] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[1]),
        .Q(cal_on_rx_cal_freq_cnt[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[2] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[2]),
        .Q(cal_on_rx_cal_freq_cnt[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[3] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[3]),
        .Q(cal_on_rx_cal_freq_cnt[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[4] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[4]),
        .Q(cal_on_rx_cal_freq_cnt[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[5] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[5]),
        .Q(cal_on_rx_cal_freq_cnt[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[6] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[6]),
        .Q(cal_on_rx_cal_freq_cnt[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[7] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[7]),
        .Q(cal_on_rx_cal_freq_cnt[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[8] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[8]),
        .Q(cal_on_rx_cal_freq_cnt[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \freq_cnt_o_reg[9] 
       (.C(drpclk_in),
        .CE(\freq_cnt_o[17]_i_1__0_n_0 ),
        .D(testclk_cnt_reg[9]),
        .Q(cal_on_rx_cal_freq_cnt[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hBF)) 
    \gen_cal_rx_en.cal_fail_store_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[23] [4]),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(CO),
        .O(\gen_cal_rx_en.cal_fail_store_reg ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_2 
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [15]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(DI[7]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_10 
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .O(S[6]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_11 
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .O(S[5]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_12 
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .O(S[4]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_13 
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .O(S[3]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_14 
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .O(S[2]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_15 
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .O(S[1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_16 
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(S[0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(DI[6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_3 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(DI[5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_4 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(DI[4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_5 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(DI[3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_6 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(DI[2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_7 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state31_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h22222BB2)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_8 
       (.I0(\gen_cal_rx_en.cpll_cal_state31_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(DI[0]));
  LUT4 #(
    .INIT(16'h9009)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_9 
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state31_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state31_out [13]),
        .O(S[7]));
  LUT6 #(
    .INIT(64'h000000000404FF04)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_1 
       (.I0(cal_on_rx_debug_out),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I3(i_in_out_reg),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[17] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h1010101110101010)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[23] [0]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20] ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I4(\gen_cal_rx_en.drp_state_reg[6] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[23] [3]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h8F88000000000000)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_2 
       (.I0(CO),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(\gen_cal_rx_en.repeat_ctr_reg[1] ),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20] ));
  LUT6 #(
    .INIT(64'h000000000E0EFF0E)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[8] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[23] [1]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[6] ),
        .I3(\gen_cal_rx_en.cpll_cal_state[8]_i_4_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[0] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h7077000000000000)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_4 
       (.I0(CO),
        .I1(\freq_cnt_o_reg[17]_0 ),
        .I2(\gen_cal_rx_en.repeat_ctr_reg[1] ),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I5(cal_on_rx_debug_out),
        .O(\gen_cal_rx_en.cpll_cal_state[8]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h55554000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_1 
       (.I0(SR),
        .I1(\gen_cal_rx_en.repeat_ctr[3]_i_3_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[23] [2]),
        .I3(cal_on_rx_debug_out),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[23] [0]),
        .O(E));
  LUT6 #(
    .INIT(64'h00007FFF7FFF7FFF)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_3 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\freq_cnt_o_reg[17]_0 ),
        .I5(CO),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \hold_clk[0]_i_1__0 
       (.I0(hold_clk_reg__0[0]),
        .O(p_0_in__1[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \hold_clk[1]_i_1__0 
       (.I0(hold_clk_reg__0[0]),
        .I1(hold_clk_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \hold_clk[2]_i_1__0 
       (.I0(hold_clk_reg__0[0]),
        .I1(hold_clk_reg__0[1]),
        .I2(hold_clk_reg__0[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \hold_clk[3]_i_1__0 
       (.I0(hold_clk_reg__0[3]),
        .I1(hold_clk_reg__0[0]),
        .I2(hold_clk_reg__0[1]),
        .I3(hold_clk_reg__0[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \hold_clk[4]_i_1__0 
       (.I0(hold_clk_reg__0[4]),
        .I1(hold_clk_reg__0[2]),
        .I2(hold_clk_reg__0[1]),
        .I3(hold_clk_reg__0[0]),
        .I4(hold_clk_reg__0[3]),
        .O(p_0_in__1[4]));
  LUT2 #(
    .INIT(4'h1)) 
    \hold_clk[5]_i_1__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(testclk_rst),
        .O(\hold_clk[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \hold_clk[5]_i_2__0 
       (.I0(hold_clk_reg__0[5]),
        .I1(hold_clk_reg__0[3]),
        .I2(hold_clk_reg__0[0]),
        .I3(hold_clk_reg__0[1]),
        .I4(hold_clk_reg__0[2]),
        .I5(hold_clk_reg__0[4]),
        .O(p_0_in__1[5]));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[0]),
        .Q(hold_clk_reg__0[0]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[1]),
        .Q(hold_clk_reg__0[1]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[2]),
        .Q(hold_clk_reg__0[2]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[3]),
        .Q(hold_clk_reg__0[3]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[4]),
        .Q(hold_clk_reg__0[4]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \hold_clk_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__1[5]),
        .Q(hold_clk_reg__0[5]),
        .R(\hold_clk[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry__0_i_1__0
       (.I0(cal_on_rx_cal_freq_cnt[17]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I2(cal_on_rx_cal_freq_cnt[16]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_5 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_2__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [16]),
        .I1(cal_on_rx_cal_freq_cnt[17]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [15]),
        .I3(cal_on_rx_cal_freq_cnt[16]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_4 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_10__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I1(cal_on_rx_cal_freq_cnt[13]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .I3(cal_on_rx_cal_freq_cnt[12]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [6]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_11__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I1(cal_on_rx_cal_freq_cnt[11]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .I3(cal_on_rx_cal_freq_cnt[10]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [5]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_12__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I1(cal_on_rx_cal_freq_cnt[9]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .I3(cal_on_rx_cal_freq_cnt[8]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [4]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_13__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I1(cal_on_rx_cal_freq_cnt[7]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .I3(cal_on_rx_cal_freq_cnt[6]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_14__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I1(cal_on_rx_cal_freq_cnt[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .I3(cal_on_rx_cal_freq_cnt[4]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_15__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I1(cal_on_rx_cal_freq_cnt[3]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .I3(cal_on_rx_cal_freq_cnt[2]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [1]));
  LUT5 #(
    .INIT(32'h09909009)) 
    i__carry_i_16__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I1(cal_on_rx_cal_freq_cnt[1]),
        .I2(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(cal_on_rx_cal_freq_cnt[0]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [0]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_1__0
       (.I0(cal_on_rx_cal_freq_cnt[15]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I2(cal_on_rx_cal_freq_cnt[14]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [7]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_2__0
       (.I0(cal_on_rx_cal_freq_cnt[13]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [12]),
        .I2(cal_on_rx_cal_freq_cnt[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [11]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [6]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_3__0
       (.I0(cal_on_rx_cal_freq_cnt[11]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [10]),
        .I2(cal_on_rx_cal_freq_cnt[10]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [9]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [5]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_4__0
       (.I0(cal_on_rx_cal_freq_cnt[9]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [8]),
        .I2(cal_on_rx_cal_freq_cnt[8]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [7]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [4]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_5__0
       (.I0(cal_on_rx_cal_freq_cnt[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [6]),
        .I2(cal_on_rx_cal_freq_cnt[6]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [5]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [3]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_6__0
       (.I0(cal_on_rx_cal_freq_cnt[5]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [4]),
        .I2(cal_on_rx_cal_freq_cnt[4]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [3]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [2]));
  LUT4 #(
    .INIT(16'h22B2)) 
    i__carry_i_7__0
       (.I0(cal_on_rx_cal_freq_cnt[3]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [2]),
        .I2(cal_on_rx_cal_freq_cnt[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state30_out [1]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [1]));
  LUT5 #(
    .INIT(32'hB22222B2)) 
    i__carry_i_8__0
       (.I0(cal_on_rx_cal_freq_cnt[1]),
        .I1(\gen_cal_rx_en.cpll_cal_state30_out [0]),
        .I2(cal_on_rx_cal_freq_cnt[0]),
        .I3(gtwiz_gthe4_cpll_cal_cnt_tol_in),
        .I4(gtwiz_gthe4_cpll_cal_txoutclk_period_in),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_3 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry_i_9__0
       (.I0(\gen_cal_rx_en.cpll_cal_state30_out [14]),
        .I1(cal_on_rx_cal_freq_cnt[15]),
        .I2(\gen_cal_rx_en.cpll_cal_state30_out [13]),
        .I3(cal_on_rx_cal_freq_cnt[14]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[20]_2 [7]));
  CARRY8 refclk_cnt0_carry
       (.CI(refclk_cnt_reg__0[0]),
        .CI_TOP(1'b0),
        .CO({refclk_cnt0_carry_n_0,refclk_cnt0_carry_n_1,refclk_cnt0_carry_n_2,refclk_cnt0_carry_n_3,NLW_refclk_cnt0_carry_CO_UNCONNECTED[3],refclk_cnt0_carry_n_5,refclk_cnt0_carry_n_6,refclk_cnt0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in__2[8:1]),
        .S(refclk_cnt_reg__0[8:1]));
  CARRY8 refclk_cnt0_carry__0
       (.CI(refclk_cnt0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[7:6],refclk_cnt0_carry__0_n_2,refclk_cnt0_carry__0_n_3,NLW_refclk_cnt0_carry__0_CO_UNCONNECTED[3],refclk_cnt0_carry__0_n_5,refclk_cnt0_carry__0_n_6,refclk_cnt0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_refclk_cnt0_carry__0_O_UNCONNECTED[7],p_0_in__2[15:9]}),
        .S({1'b0,refclk_cnt_reg__0[15:9]}));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[0]_i_1__0 
       (.I0(refclk_cnt_reg__0[0]),
        .O(\refclk_cnt[0]_i_1__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \refclk_cnt[15]_i_1__0 
       (.I0(testclk_en),
        .O(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\refclk_cnt[0]_i_1__0_n_0 ),
        .Q(refclk_cnt_reg__0[0]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[10]),
        .Q(refclk_cnt_reg__0[10]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[11]),
        .Q(refclk_cnt_reg__0[11]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[12]),
        .Q(refclk_cnt_reg__0[12]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[13]),
        .Q(refclk_cnt_reg__0[13]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[14]),
        .Q(refclk_cnt_reg__0[14]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[15]),
        .Q(refclk_cnt_reg__0[15]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[1]),
        .Q(refclk_cnt_reg__0[1]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[2]),
        .Q(refclk_cnt_reg__0[2]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[3]),
        .Q(refclk_cnt_reg__0[3]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[4]),
        .Q(refclk_cnt_reg__0[4]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[5]),
        .Q(refclk_cnt_reg__0[5]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[6]),
        .Q(refclk_cnt_reg__0[6]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[7]),
        .Q(refclk_cnt_reg__0[7]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[8]),
        .Q(refclk_cnt_reg__0[8]),
        .R(clear));
  FDRE #(
    .INIT(1'b0)) 
    \refclk_cnt_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(p_0_in__2[9]),
        .Q(refclk_cnt_reg__0[9]),
        .R(clear));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_85 reset_synchronizer_testclk_rst_inst
       (.\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .out(testclk_rst),
        .rst_in_out(rst_in_out));
  LUT4 #(
    .INIT(16'h2AAA)) 
    \state[0]_i_1__0 
       (.I0(testclk_rst),
        .I1(hold_clk_reg__0[4]),
        .I2(\state[3]_i_2__0_n_0 ),
        .I3(hold_clk_reg__0[5]),
        .O(state[0]));
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \state[1]_i_1__0 
       (.I0(\state[2]_i_2__0_n_0 ),
        .I1(hold_clk_reg__0[5]),
        .I2(\state[3]_i_2__0_n_0 ),
        .I3(hold_clk_reg__0[4]),
        .I4(testclk_rst),
        .O(state[1]));
  LUT6 #(
    .INIT(64'h00000000FFFFA8AA)) 
    \state[2]_i_1__0 
       (.I0(\state_reg_n_0_[2] ),
        .I1(hold_clk_reg__0[4]),
        .I2(hold_clk_reg__0[5]),
        .I3(\state[3]_i_2__0_n_0 ),
        .I4(testclk_en),
        .I5(\state[2]_i_2__0_n_0 ),
        .O(state[2]));
  LUT6 #(
    .INIT(64'hAAAAAA8AAAAAAAAA)) 
    \state[2]_i_2__0 
       (.I0(\state[2]_i_3__0_n_0 ),
        .I1(refclk_cnt_reg__0[8]),
        .I2(refclk_cnt_reg__0[7]),
        .I3(refclk_cnt_reg__0[15]),
        .I4(\state[2]_i_4__0_n_0 ),
        .I5(\state[2]_i_5__0_n_0 ),
        .O(\state[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \state[2]_i_3__0 
       (.I0(testclk_rst),
        .I1(testclk_en),
        .O(\state[2]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \state[2]_i_4__0 
       (.I0(refclk_cnt_reg__0[0]),
        .I1(refclk_cnt_reg__0[3]),
        .I2(refclk_cnt_reg__0[6]),
        .I3(refclk_cnt_reg__0[2]),
        .I4(\state[2]_i_6__0_n_0 ),
        .O(\state[2]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000040000000000)) 
    \state[2]_i_5__0 
       (.I0(testclk_rst),
        .I1(refclk_cnt_reg__0[9]),
        .I2(refclk_cnt_reg__0[5]),
        .I3(refclk_cnt_reg__0[12]),
        .I4(refclk_cnt_reg__0[14]),
        .I5(refclk_cnt_reg__0[13]),
        .O(\state[2]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \state[2]_i_6__0 
       (.I0(refclk_cnt_reg__0[10]),
        .I1(refclk_cnt_reg__0[4]),
        .I2(refclk_cnt_reg__0[11]),
        .I3(refclk_cnt_reg__0[1]),
        .O(\state[2]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \state[3]_i_1__0 
       (.I0(hold_clk_reg__0[4]),
        .I1(hold_clk_reg__0[5]),
        .I2(\state[3]_i_2__0_n_0 ),
        .I3(\state_reg_n_0_[2] ),
        .I4(testclk_rst),
        .I5(testclk_en),
        .O(state[3]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \state[3]_i_2__0 
       (.I0(hold_clk_reg__0[3]),
        .I1(hold_clk_reg__0[0]),
        .I2(hold_clk_reg__0[1]),
        .I3(hold_clk_reg__0[2]),
        .O(\state[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00001110)) 
    \state[4]_i_1__0 
       (.I0(testclk_rst),
        .I1(\state_reg_n_0_[2] ),
        .I2(p_1_in),
        .I3(sel0),
        .I4(testclk_en),
        .O(state[4]));
  FDPE #(
    .INIT(1'b1)) 
    \state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(state[0]),
        .PRE(AR),
        .Q(testclk_rst));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[1]),
        .Q(testclk_en));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[2]),
        .Q(\state_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[3]),
        .Q(p_1_in));
  FDCE #(
    .INIT(1'b0)) 
    \state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(AR),
        .D(state[4]),
        .Q(sel0));
  LUT5 #(
    .INIT(32'h00000020)) 
    testclk_cnt0
       (.I0(testclk_en_dly2),
        .I1(testclk_div4[1]),
        .I2(testclk_div4[3]),
        .I3(testclk_div4[2]),
        .I4(testclk_div4[0]),
        .O(testclk_cnt0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \testclk_cnt[0]_i_2__0 
       (.I0(testclk_cnt_reg[0]),
        .O(\testclk_cnt[0]_i_2__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_15 ),
        .Q(testclk_cnt_reg[0]));
  CARRY8 \testclk_cnt_reg[0]_i_1__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[0]_i_1__0_n_0 ,\testclk_cnt_reg[0]_i_1__0_n_1 ,\testclk_cnt_reg[0]_i_1__0_n_2 ,\testclk_cnt_reg[0]_i_1__0_n_3 ,\NLW_testclk_cnt_reg[0]_i_1__0_CO_UNCONNECTED [3],\testclk_cnt_reg[0]_i_1__0_n_5 ,\testclk_cnt_reg[0]_i_1__0_n_6 ,\testclk_cnt_reg[0]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\testclk_cnt_reg[0]_i_1__0_n_8 ,\testclk_cnt_reg[0]_i_1__0_n_9 ,\testclk_cnt_reg[0]_i_1__0_n_10 ,\testclk_cnt_reg[0]_i_1__0_n_11 ,\testclk_cnt_reg[0]_i_1__0_n_12 ,\testclk_cnt_reg[0]_i_1__0_n_13 ,\testclk_cnt_reg[0]_i_1__0_n_14 ,\testclk_cnt_reg[0]_i_1__0_n_15 }),
        .S({testclk_cnt_reg[7:1],\testclk_cnt[0]_i_2__0_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[10] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_13 ),
        .Q(testclk_cnt_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[11] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_12 ),
        .Q(testclk_cnt_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[12] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_11 ),
        .Q(testclk_cnt_reg[12]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[13] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_10 ),
        .Q(testclk_cnt_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[14] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_9 ),
        .Q(testclk_cnt_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[15] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_8 ),
        .Q(testclk_cnt_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[16] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__0_n_15 ),
        .Q(testclk_cnt_reg[16]));
  CARRY8 \testclk_cnt_reg[16]_i_1__0 
       (.CI(\testclk_cnt_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_testclk_cnt_reg[16]_i_1__0_CO_UNCONNECTED [7:1],\testclk_cnt_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_testclk_cnt_reg[16]_i_1__0_O_UNCONNECTED [7:2],\testclk_cnt_reg[16]_i_1__0_n_14 ,\testclk_cnt_reg[16]_i_1__0_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,testclk_cnt_reg[17:16]}));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[17] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[16]_i_1__0_n_14 ),
        .Q(testclk_cnt_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_14 ),
        .Q(testclk_cnt_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_13 ),
        .Q(testclk_cnt_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_12 ),
        .Q(testclk_cnt_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[4] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_11 ),
        .Q(testclk_cnt_reg[4]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[5] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_10 ),
        .Q(testclk_cnt_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[6] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_9 ),
        .Q(testclk_cnt_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[7] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[0]_i_1__0_n_8 ),
        .Q(testclk_cnt_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[8] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_15 ),
        .Q(testclk_cnt_reg[8]));
  CARRY8 \testclk_cnt_reg[8]_i_1__0 
       (.CI(\testclk_cnt_reg[0]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\testclk_cnt_reg[8]_i_1__0_n_0 ,\testclk_cnt_reg[8]_i_1__0_n_1 ,\testclk_cnt_reg[8]_i_1__0_n_2 ,\testclk_cnt_reg[8]_i_1__0_n_3 ,\NLW_testclk_cnt_reg[8]_i_1__0_CO_UNCONNECTED [3],\testclk_cnt_reg[8]_i_1__0_n_5 ,\testclk_cnt_reg[8]_i_1__0_n_6 ,\testclk_cnt_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\testclk_cnt_reg[8]_i_1__0_n_8 ,\testclk_cnt_reg[8]_i_1__0_n_9 ,\testclk_cnt_reg[8]_i_1__0_n_10 ,\testclk_cnt_reg[8]_i_1__0_n_11 ,\testclk_cnt_reg[8]_i_1__0_n_12 ,\testclk_cnt_reg[8]_i_1__0_n_13 ,\testclk_cnt_reg[8]_i_1__0_n_14 ,\testclk_cnt_reg[8]_i_1__0_n_15 }),
        .S(testclk_cnt_reg[15:8]));
  FDCE #(
    .INIT(1'b0)) 
    \testclk_cnt_reg[9] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(testclk_cnt0_n_0),
        .CLR(rst_in_out),
        .D(\testclk_cnt_reg[8]_i_1__0_n_14 ),
        .Q(testclk_cnt_reg[9]));
  FDSE #(
    .INIT(1'b1)) 
    \testclk_div4_reg[0] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[3]),
        .Q(testclk_div4[0]),
        .S(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[1] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[0]),
        .Q(testclk_div4[1]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[2] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[1]),
        .Q(testclk_div4[2]),
        .R(tstclk_rst_dly2));
  FDRE #(
    .INIT(1'b0)) 
    \testclk_div4_reg[3] 
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_div4[2]),
        .Q(testclk_div4[3]),
        .R(tstclk_rst_dly2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en),
        .Q(testclk_en_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE testclk_en_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_en_dly1),
        .Q(testclk_en_dly2),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(testclk_rst),
        .Q(tstclk_rst_dly1),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDRE tstclk_rst_dly2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(tstclk_rst_dly1),
        .Q(tstclk_rst_dly2),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx
   (AS,
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.drp_state_reg[1]_0 ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.rxcdrhold_int ,
    \gen_cal_rx_en.cpll_cal_state_reg[3]_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ,
    \addr_i_reg[4] ,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[8] ,
    \data_i_reg[15] ,
    \addr_i_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[14]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[12]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ,
    \gen_cal_rx_en.cal_fail_store_reg_1 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[11]_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_2 ,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_1 ,
    \gen_cal_rx_en.cpllreset_int_reg_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_3 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \gen_cal_rx_en.cal_fail_store_reg_4 ,
    \gen_cal_rx_en.freq_counter_rst_reg_1 ,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \addr_i_reg[18] ,
    \data_i_reg[31] ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    drpclk_in,
    SR,
    \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg_2 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.drp_state_reg[6]_1 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ,
    \gen_cal_rx_en.drp_state_reg[5]_0 ,
    \gen_cal_rx_en.drp_state_reg[4]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[7]_0 ,
    \DO_USR_O_reg[31] ,
    \gen_cal_rx_en.cal_fail_store_reg_5 ,
    cal_on_rx_drdy,
    drpaddr_in,
    drpdi_in,
    \DRPADDR_reg[4] ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \DO_USR_O_reg[31]_0 ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    rxoutclksel_in,
    \DRPADDR_reg[8] ,
    drpwe_in,
    lopt,
    lopt_1);
  output [0:0]AS;
  output \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.drp_state_reg[1]_0 ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output \gen_cal_rx_en.cpll_cal_state_reg[3]_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_0 ;
  output [13:0]Q;
  output [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  output \addr_i_reg[4] ;
  output \addr_i_reg[4]_0 ;
  output \addr_i_reg[8] ;
  output \data_i_reg[15] ;
  output \addr_i_reg[6] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[14]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[12]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  output \gen_cal_rx_en.cal_fail_store_reg_1 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[11]_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_2 ;
  output \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_1 ;
  output \gen_cal_rx_en.cpllreset_int_reg_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_3 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \gen_cal_rx_en.cal_fail_store_reg_4 ;
  output \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output [2:0]\addr_i_reg[18] ;
  output [15:0]\data_i_reg[31] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]SR;
  input \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg_2 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8]_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  input \gen_cal_rx_en.drp_state_reg[6]_0 ;
  input \gen_cal_rx_en.drp_state_reg[6]_1 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  input \gen_cal_rx_en.drp_state_reg[5]_0 ;
  input \gen_cal_rx_en.drp_state_reg[4]_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[7]_0 ;
  input \DO_USR_O_reg[31] ;
  input \gen_cal_rx_en.cal_fail_store_reg_5 ;
  input cal_on_rx_drdy;
  input [5:0]drpaddr_in;
  input [0:0]drpdi_in;
  input \DRPADDR_reg[4] ;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [15:0]\DO_USR_O_reg[31]_0 ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [2:0]rxoutclksel_in;
  input \DRPADDR_reg[8] ;
  input [0:0]drpwe_in;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DO_USR_O_reg[31] ;
  wire [15:0]\DO_USR_O_reg[31]_0 ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[8] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [13:0]Q;
  wire [0:0]SR;
  wire \addr_i[1]_i_4__1_n_0 ;
  wire [2:0]\addr_i_reg[18] ;
  wire \addr_i_reg[4] ;
  wire \addr_i_reg[4]_0 ;
  wire \addr_i_reg[6] ;
  wire \addr_i_reg[8] ;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [3:0]cal_on_rx_debug_out;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire \data_i_reg[15] ;
  wire [15:0]\data_i_reg[31] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire [0:0]drpwe_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ;
  wire \gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_0 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_5 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_1 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_2 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_3 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_4 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_5 ;
  wire [27:1]\gen_cal_rx_en.cpll_cal_state ;
  wire \gen_cal_rx_en.cpll_cal_state2 ;
  wire \gen_cal_rx_en.cpll_cal_state27_in ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_19__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_20__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_21__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_22__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_23__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_24__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_25__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_26__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_27__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_28__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_29__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_30__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_31__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_32__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_33__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_34__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[11]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_7__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_8__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_9__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[16]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[17]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_7__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_7__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[20]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[22]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_10__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_11__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_7__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_8__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_9__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[26]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[3]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[4]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[6]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[7]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[8]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[8]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[11]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14]_0 ;
  wire [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[3]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[7]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ;
  wire \gen_cal_rx_en.cpllreset_int_reg_0 ;
  wire [7:2]\gen_cal_rx_en.daddr ;
  wire \gen_cal_rx_en.daddr[8]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.daddr[8]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[13]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[14]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[5]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk[6]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[0] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[10] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[11] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[12] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[13] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[14] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[15] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[1] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[2] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[3] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[4] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[5] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[6] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[7] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[8] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[9] ;
  wire [6:0]\gen_cal_rx_en.drp_state ;
  wire \gen_cal_rx_en.drp_state[0]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[0]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[5]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.drp_state[6]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.drp_state_reg[1]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[4]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[5]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[6]_1 ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[0] ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[3] ;
  wire \gen_cal_rx_en.freq_counter_rst_i_5__1_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_2 ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_i_1__1_n_0 ;
  wire [15:15]\gen_cal_rx_en.progdiv_cfg_store ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_7__1_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ;
  wire \gen_cal_rx_en.repeat_ctr[0]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_i_1__1_n_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_9 ;
  wire \gen_cal_rx_en.wait_ctr[0]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[10]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[11]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[12]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[13]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[14]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[15]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[16]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[17]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[18]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[19]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[1]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[20]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[21]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[22]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[23]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_3__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_5__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_8__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[2]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[3]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[4]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[5]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[6]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[7]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[8]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[9]_i_1__1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[0] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[11] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[12] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[14] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[15] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[16] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[18] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[19] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[1] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[20] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[21] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[22] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[23] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[24] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[2] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[3] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[4] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[5] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[6] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[7] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[8] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[9] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire i__carry__0_i_3__4_n_7;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_5__1_n_0;
  wire i__carry_i_17__4_n_0;
  wire i__carry_i_17__4_n_1;
  wire i__carry_i_17__4_n_2;
  wire i__carry_i_17__4_n_3;
  wire i__carry_i_17__4_n_5;
  wire i__carry_i_17__4_n_6;
  wire i__carry_i_17__4_n_7;
  wire i__carry_i_18__4_n_0;
  wire i__carry_i_18__4_n_1;
  wire i__carry_i_18__4_n_2;
  wire i__carry_i_18__4_n_3;
  wire i__carry_i_18__4_n_5;
  wire i__carry_i_18__4_n_6;
  wire i__carry_i_18__4_n_7;
  wire i__carry_i_19__1_n_0;
  wire i__carry_i_20__1_n_0;
  wire i__carry_i_21__1_n_0;
  wire i__carry_i_22__1_n_0;
  wire i__carry_i_23__1_n_0;
  wire i__carry_i_24__1_n_0;
  wire i__carry_i_25__1_n_0;
  wire i__carry_i_26__1_n_0;
  wire i__carry_i_27__1_n_0;
  wire i__carry_i_28__1_n_0;
  wire i__carry_i_29__1_n_0;
  wire i__carry_i_30__1_n_0;
  wire i__carry_i_31__1_n_0;
  wire i__carry_i_32__1_n_0;
  wire i__carry_i_33__1_n_0;
  wire i__carry_i_34__1_n_0;
  wire lopt;
  wire lopt_1;
  wire out;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_18_in;
  wire p_25_in;
  wire p_4_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_CO_UNCONNECTED ;
  wire [0:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.wait_ctr0_carry_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.wait_ctr0_carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__4_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__4_O_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_17__4_CO_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_18__4_CO_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_18__4_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h02000000)) 
    \addr_i[1]_i_2__1 
       (.I0(\DRPADDR_reg[8] ),
        .I1(\addr_i[1]_i_4__1_n_0 ),
        .I2(Q[13]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .O(\addr_i_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \addr_i[1]_i_4__1 
       (.I0(drpaddr_in[0]),
        .I1(Q[0]),
        .I2(drpwe_in),
        .I3(drpaddr_in[1]),
        .O(\addr_i[1]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[4]_i_1__1 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i_reg[4]_0 ),
        .O(\addr_i_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_i[6]_i_1__1 
       (.I0(\addr_i_reg[4]_0 ),
        .I1(drpaddr_in[3]),
        .I2(\DRPADDR_reg[4] ),
        .O(\addr_i_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[8]_i_1__1 
       (.I0(drpaddr_in[5]),
        .I1(\addr_i_reg[4]_0 ),
        .O(\addr_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data_i[15]_i_1__1 
       (.I0(\addr_i_reg[4]_0 ),
        .I1(drpdi_in),
        .I2(\DRPADDR_reg[4] ),
        .O(\data_i_reg[15] ));
  FDRE \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_0 ),
        .Q(cal_on_rx_cplllock_out),
        .R(1'b0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter_43 \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER 
       (.AR(AS),
        .CO(\gen_cal_rx_en.cpll_cal_state2 ),
        .D({\gen_cal_rx_en.cpll_cal_state [20:19],\gen_cal_rx_en.cpll_cal_state [8]}),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .E(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .Q(cal_on_rx_debug_out),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }),
        .SR(SR),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[17]_0 (\gen_cal_rx_en.cpll_cal_state27_in ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_reg_1 ),
        .\gen_cal_rx_en.cpll_cal_state30_out (\gen_cal_rx_en.cpll_cal_state30_out ),
        .\gen_cal_rx_en.cpll_cal_state31_out (\gen_cal_rx_en.cpll_cal_state31_out ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.cpll_cal_state[19]_i_4__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state[19]_i_3__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] (\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_0 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_1 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_2 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_3 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_4 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_5 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[23] ({p_4_in,Q[9],p_8_in,Q[6],Q[0]}),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (\gen_cal_rx_en.cpll_cal_state[27]_i_3__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[6] (\gen_cal_rx_en.cpll_cal_state[8]_i_3__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.cpll_cal_state[8]_i_2__1_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] (\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .\gen_cal_rx_en.repeat_ctr_reg[1] (\gen_cal_rx_en.cpll_cal_state[20]_i_3__1_n_0 ),
        .\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .i_in_out_reg(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_5 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_44 \gen_cal_rx_en.bit_synchronizer_cplllock_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[12],p_4_in,Q[11:9],p_8_in,Q[0]}),
        .SR(SR),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg (\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_0 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_reg_4 ),
        .\gen_cal_rx_en.mask_user_in_reg (\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_45 \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst 
       (.D(\gen_cal_rx_en.cpll_cal_state [17:14]),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q({p_9_in,p_10_in,p_11_in,p_12_in,p_13_in,p_14_in}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.cpll_cal_state[16]_i_2__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0]_0 (\gen_cal_rx_en.cpll_cal_state[18]_i_4__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12] (\gen_cal_rx_en.cpll_cal_state[17]_i_2__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state[19]_i_3__1_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[10] (\gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[2] (\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_46 \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst 
       (.D({\gen_cal_rx_en.cpll_cal_state [27:25],\gen_cal_rx_en.cpll_cal_state [18]}),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q({\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ,\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ,p_4_in,Q[11:9],p_8_in,p_9_in,p_10_in,p_18_in,Q[0]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cpll_cal_state[26]_i_2__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.cpll_cal_state[18]_i_4__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12] (\gen_cal_rx_en.cpll_cal_state[17]_i_2__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_cal_rx_en.cpll_cal_state[19]_i_5__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[15] (\gen_cal_rx_en.cpll_cal_state[18]_i_3__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[15]_0 (\gen_cal_rx_en.cpll_cal_state[19]_i_6__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[19] (\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_5 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[21] (\gen_cal_rx_en.cpll_cal_state[27]_i_4__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[24] (\gen_cal_rx_en.cpll_cal_state[27]_i_6__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (\gen_cal_rx_en.cpll_cal_state[27]_i_3__1_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27]_0 (\gen_cal_rx_en.cpll_cal_state[27]_i_2__1_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[10] (\gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[2] (\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT \gen_cal_rx_en.bufg_gt_rxoutclkmon_inst 
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(\gen_cal_rx_en.rxoutclkmon ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cal_fail_store_i_4__1 
       (.I0(p_18_in),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.cal_fail_store_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cal_fail_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cal_fail_store_reg_5 ),
        .Q(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .R(1'b0));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_carry_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED [7:2],\gen_cal_rx_en.cpll_cal_state31_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__1_n_0 ));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_17__1 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__1_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state31_out [15:8]),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_19__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_20__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_21__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_22__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_23__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_24__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_25__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_26__1_n_0 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_18__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state31_out [7:1],\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__1_O_UNCONNECTED [0]}),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_27__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_28__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_29__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_30__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_31__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_32__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_33__1_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_34__1_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_19__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_19__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_20__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_21__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_22__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_22__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_23__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_23__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_24__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_24__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_25__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_25__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_26__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_27__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_28__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_29__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_29__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_30__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_30__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_31__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_31__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_32__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_32__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_33__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_33__1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_34__1 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_34__1_n_0 ));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state27_in }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 }));
  LUT6 #(
    .INIT(64'h000040FF00004040)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[10]_i_2__1_n_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_3__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[19]_i_4__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_2__1 
       (.I0(Q[1]),
        .I1(p_25_in),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_5__1_n_0 ),
        .I4(p_18_in),
        .I5(Q[7]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_3__1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(\gen_cal_rx_en.cpll_cal_state[7]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_4__1 
       (.I0(p_18_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_4__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_5__1 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h5554555455540000)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ),
        .I1(p_15_in),
        .I2(p_16_in),
        .I3(Q[8]),
        .I4(\gen_cal_rx_en.cpll_cal_state[11]_i_2__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[11]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [11]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_4__1_n_0 ),
        .I1(p_16_in),
        .I2(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[11]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_3__1 
       (.I0(Q[8]),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0A00000008)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_1__1 
       (.I0(p_15_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ),
        .I3(p_16_in),
        .I4(Q[8]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[12]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCCE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[19]_i_7__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[10]_i_2__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[18]_i_3__1_n_0 ),
        .I3(p_9_in),
        .I4(p_10_in),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_3__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_4__1_n_0 ),
        .I1(p_16_in),
        .I2(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_4__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_5__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_6__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_7__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[12]_i_8__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_6__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[12]_i_9__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_5__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_6__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_7__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_8__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_8__1_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_9__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000070002)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_1__1 
       (.I0(p_15_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .I2(p_16_in),
        .I3(Q[8]),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_3__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[18]_i_4__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [13]));
  LUT6 #(
    .INIT(64'h1111000111110101)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[24]_i_7__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[24]_i_6__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_4__1_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_5__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_6__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_3__1 
       (.I0(p_14_in),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_4__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_5__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_5__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8880)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_6__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_2__1 
       (.I0(Q[0]),
        .I1(p_14_in),
        .I2(p_13_in),
        .O(\gen_cal_rx_en.cpll_cal_state[16]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_2__1 
       (.I0(p_15_in),
        .I1(p_16_in),
        .I2(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[17]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[18]_i_5__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[24]_i_7__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[24]_i_6__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_6__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[18]_i_7__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_3__1 
       (.I0(p_12_in),
        .I1(p_11_in),
        .I2(p_13_in),
        .I3(p_14_in),
        .I4(\gen_cal_rx_en.cpll_cal_state[17]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_4__1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state[18]_i_3__1_n_0 ),
        .I2(p_9_in),
        .I3(p_10_in),
        .I4(\gen_cal_rx_en.cpll_cal_state[10]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_5__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_6__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_7__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_3__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[10]_i_2__1_n_0 ),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_4__1 
       (.I0(Q[0]),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_3__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[10]_i_2__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[19]_i_7__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_5__1 
       (.I0(p_13_in),
        .I1(p_14_in),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_6__1 
       (.I0(p_12_in),
        .I1(p_11_in),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_6__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_7__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[27]_i_6__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_4__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[1]_i_1__1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state [1]));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_3__1 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.cpll_cal_state[20]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000090008)) 
    \gen_cal_rx_en.cpll_cal_state[21]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I1(Q[9]),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[10]),
        .I5(\gen_cal_rx_en.cpll_cal_state[27]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [21]));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[27]_i_3__1_n_0 ),
        .I1(Q[0]),
        .I2(\gen_cal_rx_en.cpll_cal_state[22]_i_2__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\gen_cal_rx_en.cpll_cal_state [22]));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_2__1 
       (.I0(p_8_in),
        .I1(Q[9]),
        .O(\gen_cal_rx_en.cpll_cal_state[22]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \gen_cal_rx_en.cpll_cal_state[23]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I1(Q[0]),
        .I2(Q[11]),
        .I3(\gen_cal_rx_en.cpll_cal_state[27]_i_4__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [23]));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_10__1 
       (.I0(p_14_in),
        .I1(p_13_in),
        .I2(p_11_in),
        .I3(p_12_in),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_11__1 
       (.I0(Q[7]),
        .I1(p_18_in),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000D0C)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(p_4_in),
        .I2(Q[11]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_3__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[24]_i_4__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [24]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[24]_i_5__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[24]_i_6__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[24]_i_7__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[24]_i_8__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_9__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_3__1 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(Q[9]),
        .I3(Q[10]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_4__1 
       (.I0(p_10_in),
        .I1(p_9_in),
        .I2(\gen_cal_rx_en.cpll_cal_state[24]_i_10__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[17]_i_2__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_11__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[7]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_5__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_6__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_7__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_8__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_9__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_9__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_2__1 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I2(Q[12]),
        .O(\gen_cal_rx_en.cpll_cal_state[26]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT4 #(
    .INIT(16'h02F2)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_2__1 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I3(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_3__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[27]_i_4__1_n_0 ),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_6__1_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[24]_i_4__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_4__1 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(p_8_in),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_4__1_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_6__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I1(Q[11]),
        .I2(p_4_in),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_cal_rx_en.cpll_cal_state[2]_i_1__1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000005510)) 
    \gen_cal_rx_en.cpll_cal_state[3]_i_1__1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[2]),
        .I3(p_25_in),
        .I4(Q[1]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[3]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004140)) 
    \gen_cal_rx_en.cpll_cal_state[4]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I3(Q[3]),
        .I4(p_25_in),
        .I5(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT5 #(
    .INIT(32'h44544444)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_1__1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state[5]_i_2__1_n_0 ),
        .I2(p_25_in),
        .I3(Q[1]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[3]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_2__1 
       (.I0(Q[1]),
        .I1(p_25_in),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I5(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_1__1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state[6]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [6]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_2__1 
       (.I0(Q[1]),
        .I1(p_25_in),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_5__1_n_0 ),
        .I4(p_18_in),
        .I5(Q[7]),
        .O(\gen_cal_rx_en.cpll_cal_state[6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gen_cal_rx_en.cpll_cal_state[7]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[7]_i_2__1_n_0 ),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\gen_cal_rx_en.cpll_cal_state [7]));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[7]_i_2__1 
       (.I0(Q[2]),
        .I1(p_25_in),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[7]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_2__1 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_3__1 
       (.I0(\gen_cal_rx_en.cpllreset_int_reg_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(\gen_cal_rx_en.cpll_cal_state[7]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[8]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT5 #(
    .INIT(32'h00CA00C0)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I2(Q[7]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[9]_1 ),
        .I4(p_18_in),
        .O(\gen_cal_rx_en.cpll_cal_state [9]));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_2__1 
       (.I0(p_18_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_4__1_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_3__1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\gen_cal_rx_en.cpll_cal_state[7]_i_2__1_n_0 ),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[9]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [10]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [11]),
        .Q(p_16_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [12]),
        .Q(p_15_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [13]),
        .Q(p_14_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [14]),
        .Q(p_13_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [15]),
        .Q(p_12_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [16]),
        .Q(p_11_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [17]),
        .Q(p_10_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [18]),
        .Q(p_9_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [19]),
        .Q(p_8_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [20]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [21]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [22]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [23]),
        .Q(p_4_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [24]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [25]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [26]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [27]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[2]_i_1__1_n_0 ),
        .Q(p_25_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[3]_i_1__1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[4]_i_1__1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[5]_i_1__1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [6]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [7]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [8]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [9]),
        .Q(p_18_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllpd_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[8]_0 ),
        .Q(cal_on_rx_cpllpd_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_cal_rx_en.cpllreset_int_i_2__1 
       (.I0(p_18_in),
        .I1(Q[7]),
        .O(\gen_cal_rx_en.cpllreset_int_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[10]_1 ),
        .Q(cal_on_rx_cpllreset_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cal_rx_en.daddr[2]_i_1__1 
       (.I0(Q[0]),
        .O(\gen_cal_rx_en.daddr [2]));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.daddr[7]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[3]),
        .I3(Q[11]),
        .I4(Q[0]),
        .O(\gen_cal_rx_en.daddr [7]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gen_cal_rx_en.daddr[8]_i_1__1 
       (.I0(\gen_cal_rx_en.daddr [7]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[10]),
        .O(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \gen_cal_rx_en.daddr[8]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[9]),
        .I3(Q[3]),
        .I4(Q[11]),
        .O(\gen_cal_rx_en.daddr[8]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ),
        .D(\gen_cal_rx_en.daddr [2]),
        .Q(\addr_i_reg[18] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ),
        .D(\gen_cal_rx_en.daddr [7]),
        .Q(\addr_i_reg[18] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__1_n_0 ),
        .D(\gen_cal_rx_en.daddr[8]_i_2__1_n_0 ),
        .Q(\addr_i_reg[18] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.den_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[5]_0 ),
        .Q(cal_on_rx_drpen_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000AFABAFAA)) 
    \gen_cal_rx_en.di_msk[12]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[10]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[11]),
        .I5(SR),
        .O(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.di_msk[12]_i_2__1 
       (.I0(SR),
        .I1(Q[11]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[10]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[13]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[14]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h3333333300000002)) 
    \gen_cal_rx_en.di_msk[15]_i_1__1 
       (.I0(Q[11]),
        .I1(SR),
        .I2(Q[10]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[15]_i_2__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[15]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[1]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[5]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[6]_i_1__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[6]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[13]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[14]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[15]_i_2__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[1]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[5]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.di_msk[6]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .Q(\data_i_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .Q(\data_i_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .Q(\data_i_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .Q(\data_i_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .Q(\data_i_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .Q(\data_i_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .Q(\data_i_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .Q(\data_i_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .Q(\data_i_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .Q(\data_i_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .Q(\data_i_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .Q(\data_i_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .Q(\data_i_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .Q(\data_i_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .Q(\data_i_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .Q(\data_i_reg[31] [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \gen_cal_rx_en.drp_state[0]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I2(\gen_cal_rx_en.wr ),
        .I3(\gen_cal_rx_en.drp_state[0]_i_2__1_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I5(\gen_cal_rx_en.drp_state[0]_i_3__1_n_0 ),
        .O(\gen_cal_rx_en.drp_state [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.drp_state[0]_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .O(\gen_cal_rx_en.drp_state[0]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.drp_state[0]_i_3__1 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.drp_state[1]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state [1]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \gen_cal_rx_en.drp_state[2]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I2(cal_on_rx_drdy),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \gen_cal_rx_en.drp_state[3]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .I2(cal_on_rx_drdy),
        .I3(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I4(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .O(\gen_cal_rx_en.drp_state [3]));
  LUT6 #(
    .INIT(64'h4040404040404F40)) 
    \gen_cal_rx_en.drp_state[4]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.wr ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state [4]));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    \gen_cal_rx_en.drp_state[5]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .I3(\gen_cal_rx_en.drp_state[5]_i_2__1_n_0 ),
        .I4(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I5(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state [5]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_cal_rx_en.drp_state[5]_i_2__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_cal_rx_en.drp_state[6]_i_1__1 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state[6]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.drp_state [6]));
  LUT6 #(
    .INIT(64'hFFFF55FFFFFF55CF)) 
    \gen_cal_rx_en.drp_state[6]_i_2__1 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I5(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .O(\gen_cal_rx_en.drp_state[6]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [0]),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [1]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[2]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [3]),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [4]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [5]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [6]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.dwe_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[4]_0 ),
        .Q(cal_on_rx_drpwe_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.freq_counter_rst_i_2__1 
       (.I0(p_18_in),
        .I1(Q[8]),
        .O(\gen_cal_rx_en.freq_counter_rst_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.freq_counter_rst_i_4__1 
       (.I0(Q[2]),
        .I1(p_25_in),
        .I2(Q[1]),
        .I3(\gen_cal_rx_en.freq_counter_rst_i_5__1_n_0 ),
        .I4(SR),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.cal_fail_store_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.freq_counter_rst_i_5__1 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.freq_counter_rst_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.freq_counter_rst_reg_2 ),
        .Q(AS),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \gen_cal_rx_en.gtrxreset_int_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(p_14_in),
        .I2(\gen_cal_rx_en.gtrxreset_int ),
        .O(\gen_cal_rx_en.gtrxreset_int_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.gtrxreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.gtrxreset_int_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.gtrxreset_int ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.mask_user_in_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[0]_0 ),
        .Q(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000000000F2)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1 
       (.I0(Q[9]),
        .I1(\gen_cal_rx_en.progdiv_cfg_store[15]_i_3__1_n_0 ),
        .I2(Q[2]),
        .I3(SR),
        .I4(\gen_cal_rx_en.progdiv_cfg_store[15]_i_4__1_n_0 ),
        .I5(\gen_cal_rx_en.progdiv_cfg_store[15]_i_5__1_n_0 ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_2__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store[15]_i_3__1_n_0 ),
        .I1(\DO_USR_O_reg[31]_0 [15]),
        .I2(Q[2]),
        .O(\gen_cal_rx_en.progdiv_cfg_store ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_3__1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store[15]_i_6__1_n_0 ),
        .I1(p_18_in),
        .I2(Q[7]),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_5__1_n_0 ),
        .I4(p_8_in),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_4__1 
       (.I0(Q[1]),
        .I1(p_25_in),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_5__1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_6__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[17]_i_2__1_n_0 ),
        .I1(p_14_in),
        .I2(p_13_in),
        .I3(p_11_in),
        .I4(p_12_in),
        .I5(\gen_cal_rx_en.progdiv_cfg_store[15]_i_7__1_n_0 ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_7__1 
       (.I0(p_10_in),
        .I1(p_9_in),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_7__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [0]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [10]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [11]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [12]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [13]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [14]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store ),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [1]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [2]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [3]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [4]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [5]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [6]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [7]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [8]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [9]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rd_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[6]_1 ),
        .Q(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.repeat_ctr[0]_i_1__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \gen_cal_rx_en.repeat_ctr[1]_i_1__1 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(p_8_in),
        .O(\gen_cal_rx_en.repeat_ctr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \gen_cal_rx_en.repeat_ctr[2]_i_1__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[1]),
        .I3(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.repeat_ctr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_2__1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[1]),
        .I2(cal_on_rx_debug_out[0]),
        .I3(cal_on_rx_debug_out[2]),
        .I4(cal_on_rx_debug_out[3]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_2__1_n_0 ));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[0]_i_1__1_n_0 ),
        .Q(cal_on_rx_debug_out[0]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[1]_i_1__1_n_0 ),
        .Q(cal_on_rx_debug_out[1]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[2]_i_1__1_n_0 ),
        .Q(cal_on_rx_debug_out[2]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[3]_i_2__1_n_0 ),
        .Q(cal_on_rx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxcdrhold_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[7]_0 ),
        .Q(\gen_cal_rx_en.rxcdrhold_int ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ),
        .Q(\gen_cal_rx_en.rxoutclksel_int ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCC5FCC50)) 
    \gen_cal_rx_en.rxprogdivreset_int_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I3(p_10_in),
        .I4(\gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ),
        .O(\gen_cal_rx_en.rxprogdivreset_int_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxprogdivreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxprogdivreset_int_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.status_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DO_USR_O_reg[31] ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[3]_0 ),
        .R(1'b0));
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry 
       (.CI(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry_n_0 ,\gen_cal_rx_en.wait_ctr0_carry_n_1 ,\gen_cal_rx_en.wait_ctr0_carry_n_2 ,\gen_cal_rx_en.wait_ctr0_carry_n_3 ,\NLW_gen_cal_rx_en.wait_ctr0_carry_CO_UNCONNECTED [3],\gen_cal_rx_en.wait_ctr0_carry_n_5 ,\gen_cal_rx_en.wait_ctr0_carry_n_6 ,\gen_cal_rx_en.wait_ctr0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry_n_8 ,\gen_cal_rx_en.wait_ctr0_carry_n_9 ,\gen_cal_rx_en.wait_ctr0_carry_n_10 ,\gen_cal_rx_en.wait_ctr0_carry_n_11 ,\gen_cal_rx_en.wait_ctr0_carry_n_12 ,\gen_cal_rx_en.wait_ctr0_carry_n_13 ,\gen_cal_rx_en.wait_ctr0_carry_n_14 ,\gen_cal_rx_en.wait_ctr0_carry_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[1] }));
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__0 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_3 ,\NLW_gen_cal_rx_en.wait_ctr0_carry__0_CO_UNCONNECTED [3],\gen_cal_rx_en.wait_ctr0_carry__0_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[9] }));
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__1 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [7],\gen_cal_rx_en.wait_ctr0_carry__1_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_3 ,\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [3],\gen_cal_rx_en.wait_ctr0_carry__1_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[17] }));
  LUT3 #(
    .INIT(8'h01)) 
    \gen_cal_rx_en.wait_ctr[0]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[10]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[11]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[12]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[13]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[14]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[14]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[15]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[16]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[17]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_15 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[18]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[19]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[1]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_15 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[20]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[21]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[22]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[23]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[23]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000808000C)) 
    \gen_cal_rx_en.wait_ctr[24]_i_1__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[11]_i_2__1_n_0 ),
        .I4(Q[7]),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_5__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \gen_cal_rx_en.wait_ctr[24]_i_2__1 
       (.I0(SR),
        .I1(p_14_in),
        .I2(p_15_in),
        .I3(Q[0]),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[24]_i_3__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT5 #(
    .INIT(32'h050C0500)) 
    \gen_cal_rx_en.wait_ctr[24]_i_4__1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_4__1_n_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(p_18_in),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA880A0000880A)) 
    \gen_cal_rx_en.wait_ctr[24]_i_5__1 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[18]_i_2__1_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_8__1_n_0 ),
        .I4(p_15_in),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_2__1_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_6__1 
       (.I0(p_10_in),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I3(Q[4]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_cal_rx_en.wait_ctr[24]_i_7__1 
       (.I0(Q[7]),
        .I1(p_18_in),
        .I2(p_16_in),
        .I3(Q[8]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.wait_ctr[24]_i_8__1 
       (.I0(p_10_in),
        .I1(p_14_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_8__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[2]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_14 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[3]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_13 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[4]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_12 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[5]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_11 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[6]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_10 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[7]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_9 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[8]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_8 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[9]_i_1__1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_15 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[9]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[0]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[10]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[11]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[12]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[13]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[14]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[15]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[16]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[17]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[18]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[19]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[1]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[20]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[21]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[22]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[23]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[24]_i_3__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[2]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[3]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[4]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[5]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[6]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[7]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[8]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__1_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[9]_i_1__1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.wr_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[6]_0 ),
        .Q(\gen_cal_rx_en.wr ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_10 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(rxoutclksel_in[2]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_11 
       (.I0(rxoutclksel_in[1]),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_12 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(rxoutclksel_in[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[0]));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(\gen_cal_rx_en.gtrxreset_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .I3(out),
        .I4(GTHE4_CHANNEL_GTPOWERGOOD),
        .O(GTHE4_CHANNEL_GTRXRESET));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_4 
       (.I0(\gen_cal_rx_en.rxcdrhold_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(rxcdrhold_in),
        .O(GTHE4_CHANNEL_RXCDRHOLD));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_6 
       (.I0(\gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(GTHE4_CHANNEL_RXPROGDIVRESET));
  CARRY8 i__carry__0_i_3__4
       (.CI(i__carry_i_17__4_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__4_CO_UNCONNECTED[7:1],i__carry__0_i_3__4_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__4_O_UNCONNECTED[7:2],\gen_cal_rx_en.cpll_cal_state30_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__3_n_0,i__carry__0_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__1_n_0));
  CARRY8 i__carry_i_17__4
       (.CI(i__carry_i_18__4_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__4_n_0,i__carry_i_17__4_n_1,i__carry_i_17__4_n_2,i__carry_i_17__4_n_3,NLW_i__carry_i_17__4_CO_UNCONNECTED[3],i__carry_i_17__4_n_5,i__carry_i_17__4_n_6,i__carry_i_17__4_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state30_out [15:8]),
        .S({i__carry_i_19__1_n_0,i__carry_i_20__1_n_0,i__carry_i_21__1_n_0,i__carry_i_22__1_n_0,i__carry_i_23__1_n_0,i__carry_i_24__1_n_0,i__carry_i_25__1_n_0,i__carry_i_26__1_n_0}));
  CARRY8 i__carry_i_18__4
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__4_n_0,i__carry_i_18__4_n_1,i__carry_i_18__4_n_2,i__carry_i_18__4_n_3,NLW_i__carry_i_18__4_CO_UNCONNECTED[3],i__carry_i_18__4_n_5,i__carry_i_18__4_n_6,i__carry_i_18__4_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state30_out [7:1],NLW_i__carry_i_18__4_O_UNCONNECTED[0]}),
        .S({i__carry_i_27__1_n_0,i__carry_i_28__1_n_0,i__carry_i_29__1_n_0,i__carry_i_30__1_n_0,i__carry_i_31__1_n_0,i__carry_i_32__1_n_0,i__carry_i_33__1_n_0,i__carry_i_34__1_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__1_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_50
   (AS,
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.drp_state_reg[1]_0 ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.rxcdrhold_int ,
    \gen_cal_rx_en.cpll_cal_state_reg[3]_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ,
    \addr_i_reg[4] ,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[8] ,
    \data_i_reg[15] ,
    \addr_i_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[14]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[12]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ,
    \gen_cal_rx_en.cal_fail_store_reg_1 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[11]_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_2 ,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_1 ,
    \gen_cal_rx_en.cpllreset_int_reg_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_3 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \gen_cal_rx_en.cal_fail_store_reg_4 ,
    \gen_cal_rx_en.freq_counter_rst_reg_1 ,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \addr_i_reg[18] ,
    \data_i_reg[31] ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    drpclk_in,
    SR,
    \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg_2 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.drp_state_reg[6]_1 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ,
    \gen_cal_rx_en.drp_state_reg[5]_0 ,
    \gen_cal_rx_en.drp_state_reg[4]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[7]_0 ,
    \DO_USR_O_reg[31] ,
    \gen_cal_rx_en.cal_fail_store_reg_5 ,
    cal_on_rx_drdy,
    drpaddr_in,
    drpdi_in,
    \DRPADDR_reg[4] ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \DO_USR_O_reg[31]_0 ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    rxoutclksel_in,
    \DRPADDR_reg[8] ,
    drpwe_in,
    lopt,
    lopt_1);
  output [0:0]AS;
  output \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.drp_state_reg[1]_0 ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output \gen_cal_rx_en.cpll_cal_state_reg[3]_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_0 ;
  output [13:0]Q;
  output [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  output \addr_i_reg[4] ;
  output \addr_i_reg[4]_0 ;
  output \addr_i_reg[8] ;
  output \data_i_reg[15] ;
  output \addr_i_reg[6] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[14]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[12]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  output \gen_cal_rx_en.cal_fail_store_reg_1 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[11]_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_2 ;
  output \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_1 ;
  output \gen_cal_rx_en.cpllreset_int_reg_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_3 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \gen_cal_rx_en.cal_fail_store_reg_4 ;
  output \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output [2:0]\addr_i_reg[18] ;
  output [15:0]\data_i_reg[31] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]SR;
  input \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg_2 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8]_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  input \gen_cal_rx_en.drp_state_reg[6]_0 ;
  input \gen_cal_rx_en.drp_state_reg[6]_1 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  input \gen_cal_rx_en.drp_state_reg[5]_0 ;
  input \gen_cal_rx_en.drp_state_reg[4]_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[7]_0 ;
  input \DO_USR_O_reg[31] ;
  input \gen_cal_rx_en.cal_fail_store_reg_5 ;
  input cal_on_rx_drdy;
  input [5:0]drpaddr_in;
  input [0:0]drpdi_in;
  input \DRPADDR_reg[4] ;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [15:0]\DO_USR_O_reg[31]_0 ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [2:0]rxoutclksel_in;
  input \DRPADDR_reg[8] ;
  input [0:0]drpwe_in;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DO_USR_O_reg[31] ;
  wire [15:0]\DO_USR_O_reg[31]_0 ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[8] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [13:0]Q;
  wire [0:0]SR;
  wire \addr_i[1]_i_4__0_n_0 ;
  wire [2:0]\addr_i_reg[18] ;
  wire \addr_i_reg[4] ;
  wire \addr_i_reg[4]_0 ;
  wire \addr_i_reg[6] ;
  wire \addr_i_reg[8] ;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [3:0]cal_on_rx_debug_out;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire \data_i_reg[15] ;
  wire [15:0]\data_i_reg[31] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire [0:0]drpwe_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ;
  wire \gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_0 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_5 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_1 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_2 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_3 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_4 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_5 ;
  wire [27:1]\gen_cal_rx_en.cpll_cal_state ;
  wire \gen_cal_rx_en.cpll_cal_state2 ;
  wire \gen_cal_rx_en.cpll_cal_state27_in ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_19__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_20__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_21__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_22__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_23__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_24__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_25__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_26__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_27__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_28__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_29__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_30__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_31__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_32__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_33__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_34__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[11]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_7__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_8__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_9__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[16]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[17]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_7__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_7__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[20]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[22]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_10__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_11__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_7__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_8__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_9__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[26]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[3]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[4]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[6]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[7]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[8]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[8]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[11]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14]_0 ;
  wire [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[3]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[7]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ;
  wire \gen_cal_rx_en.cpllreset_int_reg_0 ;
  wire [7:2]\gen_cal_rx_en.daddr ;
  wire \gen_cal_rx_en.daddr[8]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.daddr[8]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[13]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[14]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[5]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk[6]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[0] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[10] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[11] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[12] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[13] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[14] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[15] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[1] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[2] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[3] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[4] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[5] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[6] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[7] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[8] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[9] ;
  wire [6:0]\gen_cal_rx_en.drp_state ;
  wire \gen_cal_rx_en.drp_state[0]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[0]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[5]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.drp_state[6]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.drp_state_reg[1]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[4]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[5]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[6]_1 ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[0] ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[3] ;
  wire \gen_cal_rx_en.freq_counter_rst_i_5__0_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_2 ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_i_1__0_n_0 ;
  wire [15:15]\gen_cal_rx_en.progdiv_cfg_store ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_7__0_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ;
  wire \gen_cal_rx_en.repeat_ctr[0]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_i_1__0_n_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_9 ;
  wire \gen_cal_rx_en.wait_ctr[0]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[10]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[11]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[12]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[13]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[14]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[15]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[16]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[17]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[18]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[19]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[1]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[20]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[21]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[22]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[23]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_3__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_5__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_8__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[2]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[3]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[4]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[5]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[6]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[7]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[8]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[9]_i_1__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[0] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[11] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[12] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[14] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[15] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[16] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[18] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[19] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[1] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[20] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[21] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[22] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[23] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[24] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[2] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[3] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[4] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[5] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[6] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[7] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[8] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[9] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire i__carry__0_i_3__2_n_7;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_5__0_n_0;
  wire i__carry_i_17__2_n_0;
  wire i__carry_i_17__2_n_1;
  wire i__carry_i_17__2_n_2;
  wire i__carry_i_17__2_n_3;
  wire i__carry_i_17__2_n_5;
  wire i__carry_i_17__2_n_6;
  wire i__carry_i_17__2_n_7;
  wire i__carry_i_18__2_n_0;
  wire i__carry_i_18__2_n_1;
  wire i__carry_i_18__2_n_2;
  wire i__carry_i_18__2_n_3;
  wire i__carry_i_18__2_n_5;
  wire i__carry_i_18__2_n_6;
  wire i__carry_i_18__2_n_7;
  wire i__carry_i_19__0_n_0;
  wire i__carry_i_20__0_n_0;
  wire i__carry_i_21__0_n_0;
  wire i__carry_i_22__0_n_0;
  wire i__carry_i_23__0_n_0;
  wire i__carry_i_24__0_n_0;
  wire i__carry_i_25__0_n_0;
  wire i__carry_i_26__0_n_0;
  wire i__carry_i_27__0_n_0;
  wire i__carry_i_28__0_n_0;
  wire i__carry_i_29__0_n_0;
  wire i__carry_i_30__0_n_0;
  wire i__carry_i_31__0_n_0;
  wire i__carry_i_32__0_n_0;
  wire i__carry_i_33__0_n_0;
  wire i__carry_i_34__0_n_0;
  wire lopt;
  wire lopt_1;
  wire out;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_18_in;
  wire p_25_in;
  wire p_4_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_CO_UNCONNECTED ;
  wire [0:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.wait_ctr0_carry_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.wait_ctr0_carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__2_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__2_O_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_17__2_CO_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_18__2_CO_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_18__2_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h02000000)) 
    \addr_i[1]_i_2__0 
       (.I0(\DRPADDR_reg[8] ),
        .I1(\addr_i[1]_i_4__0_n_0 ),
        .I2(Q[13]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .O(\addr_i_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \addr_i[1]_i_4__0 
       (.I0(drpaddr_in[0]),
        .I1(Q[0]),
        .I2(drpwe_in),
        .I3(drpaddr_in[1]),
        .O(\addr_i[1]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[4]_i_1__0 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i_reg[4]_0 ),
        .O(\addr_i_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_i[6]_i_1__0 
       (.I0(\addr_i_reg[4]_0 ),
        .I1(drpaddr_in[3]),
        .I2(\DRPADDR_reg[4] ),
        .O(\addr_i_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[8]_i_1__0 
       (.I0(drpaddr_in[5]),
        .I1(\addr_i_reg[4]_0 ),
        .O(\addr_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data_i[15]_i_1__0 
       (.I0(\addr_i_reg[4]_0 ),
        .I1(drpdi_in),
        .I2(\DRPADDR_reg[4] ),
        .O(\data_i_reg[15] ));
  FDRE \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_0 ),
        .Q(cal_on_rx_cplllock_out),
        .R(1'b0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter_62 \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER 
       (.AR(AS),
        .CO(\gen_cal_rx_en.cpll_cal_state2 ),
        .D({\gen_cal_rx_en.cpll_cal_state [20:19],\gen_cal_rx_en.cpll_cal_state [8]}),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .E(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .Q(cal_on_rx_debug_out),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }),
        .SR(SR),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[17]_0 (\gen_cal_rx_en.cpll_cal_state27_in ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_reg_1 ),
        .\gen_cal_rx_en.cpll_cal_state30_out (\gen_cal_rx_en.cpll_cal_state30_out ),
        .\gen_cal_rx_en.cpll_cal_state31_out (\gen_cal_rx_en.cpll_cal_state31_out ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.cpll_cal_state[19]_i_4__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state[19]_i_3__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] (\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_0 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_1 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_2 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_3 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_4 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_5 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[23] ({p_4_in,Q[9],p_8_in,Q[6],Q[0]}),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (\gen_cal_rx_en.cpll_cal_state[27]_i_3__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[6] (\gen_cal_rx_en.cpll_cal_state[8]_i_3__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.cpll_cal_state[8]_i_2__0_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] (\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .\gen_cal_rx_en.repeat_ctr_reg[1] (\gen_cal_rx_en.cpll_cal_state[20]_i_3__0_n_0 ),
        .\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .i_in_out_reg(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_5 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_63 \gen_cal_rx_en.bit_synchronizer_cplllock_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[12],p_4_in,Q[11:9],p_8_in,Q[0]}),
        .SR(SR),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg (\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_0 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_reg_4 ),
        .\gen_cal_rx_en.mask_user_in_reg (\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_64 \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst 
       (.D(\gen_cal_rx_en.cpll_cal_state [17:14]),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q({p_9_in,p_10_in,p_11_in,p_12_in,p_13_in,p_14_in}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.cpll_cal_state[16]_i_2__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0]_0 (\gen_cal_rx_en.cpll_cal_state[18]_i_4__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12] (\gen_cal_rx_en.cpll_cal_state[17]_i_2__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state[19]_i_3__0_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[10] (\gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[2] (\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_65 \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst 
       (.D({\gen_cal_rx_en.cpll_cal_state [27:25],\gen_cal_rx_en.cpll_cal_state [18]}),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q({\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ,\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ,p_4_in,Q[11:9],p_8_in,p_9_in,p_10_in,p_18_in,Q[0]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cpll_cal_state[26]_i_2__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.cpll_cal_state[18]_i_4__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12] (\gen_cal_rx_en.cpll_cal_state[17]_i_2__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_cal_rx_en.cpll_cal_state[19]_i_5__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[15] (\gen_cal_rx_en.cpll_cal_state[18]_i_3__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[15]_0 (\gen_cal_rx_en.cpll_cal_state[19]_i_6__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[19] (\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_5 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[21] (\gen_cal_rx_en.cpll_cal_state[27]_i_4__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[24] (\gen_cal_rx_en.cpll_cal_state[27]_i_6__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (\gen_cal_rx_en.cpll_cal_state[27]_i_3__0_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27]_0 (\gen_cal_rx_en.cpll_cal_state[27]_i_2__0_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[10] (\gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[2] (\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT \gen_cal_rx_en.bufg_gt_rxoutclkmon_inst 
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(\gen_cal_rx_en.rxoutclkmon ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cal_fail_store_i_4__0 
       (.I0(p_18_in),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.cal_fail_store_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cal_fail_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cal_fail_store_reg_5 ),
        .Q(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .R(1'b0));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_carry_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED [7:2],\gen_cal_rx_en.cpll_cal_state31_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5__0_n_0 ));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_17__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17__0_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state31_out [15:8]),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_19__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_20__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_21__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_22__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_23__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_24__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_25__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_26__0_n_0 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_18__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state31_out [7:1],\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18__0_O_UNCONNECTED [0]}),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_27__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_28__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_29__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_30__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_31__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_32__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_33__0_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_34__0_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_19__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_19__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_20__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_21__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_22__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_22__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_23__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_24__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_25__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_26__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_27__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_28__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_29__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_29__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_30__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_30__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_31__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_31__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_32__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_33__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_34__0 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_34__0_n_0 ));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state27_in }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 }));
  LUT6 #(
    .INIT(64'h000040FF00004040)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[10]_i_2__0_n_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_3__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[19]_i_4__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_2__0 
       (.I0(Q[1]),
        .I1(p_25_in),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_5__0_n_0 ),
        .I4(p_18_in),
        .I5(Q[7]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_3__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(\gen_cal_rx_en.cpll_cal_state[7]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_4__0 
       (.I0(p_18_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_4__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_5__0 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h5554555455540000)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ),
        .I1(p_15_in),
        .I2(p_16_in),
        .I3(Q[8]),
        .I4(\gen_cal_rx_en.cpll_cal_state[11]_i_2__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[11]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [11]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_4__0_n_0 ),
        .I1(p_16_in),
        .I2(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_3__0 
       (.I0(Q[8]),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0A00000008)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_1__0 
       (.I0(p_15_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ),
        .I3(p_16_in),
        .I4(Q[8]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[12]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCCE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[19]_i_7__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[10]_i_2__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[18]_i_3__0_n_0 ),
        .I3(p_9_in),
        .I4(p_10_in),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_3__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_4__0_n_0 ),
        .I1(p_16_in),
        .I2(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_4__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_5__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_6__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_7__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[12]_i_8__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_6__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[12]_i_9__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_5__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_6__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_7__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_8__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_8__0_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_9__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000070002)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_1__0 
       (.I0(p_15_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .I2(p_16_in),
        .I3(Q[8]),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_3__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[18]_i_4__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [13]));
  LUT6 #(
    .INIT(64'h1111000111110101)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[24]_i_7__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[24]_i_6__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_4__0_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_5__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_6__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_3__0 
       (.I0(p_14_in),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_4__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_5__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_5__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8880)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_6__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_2__0 
       (.I0(Q[0]),
        .I1(p_14_in),
        .I2(p_13_in),
        .O(\gen_cal_rx_en.cpll_cal_state[16]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_2__0 
       (.I0(p_15_in),
        .I1(p_16_in),
        .I2(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[17]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[18]_i_5__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[24]_i_7__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[24]_i_6__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_6__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[18]_i_7__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_3__0 
       (.I0(p_12_in),
        .I1(p_11_in),
        .I2(p_13_in),
        .I3(p_14_in),
        .I4(\gen_cal_rx_en.cpll_cal_state[17]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_4__0 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state[18]_i_3__0_n_0 ),
        .I2(p_9_in),
        .I3(p_10_in),
        .I4(\gen_cal_rx_en.cpll_cal_state[10]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_5__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_6__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_7__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_3__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[10]_i_2__0_n_0 ),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_4__0 
       (.I0(Q[0]),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_3__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[10]_i_2__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[19]_i_7__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_5__0 
       (.I0(p_13_in),
        .I1(p_14_in),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_6__0 
       (.I0(p_12_in),
        .I1(p_11_in),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_6__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_7__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[27]_i_6__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_4__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[1]_i_1__0 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state [1]));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_3__0 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.cpll_cal_state[20]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000090008)) 
    \gen_cal_rx_en.cpll_cal_state[21]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I1(Q[9]),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[10]),
        .I5(\gen_cal_rx_en.cpll_cal_state[27]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [21]));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[27]_i_3__0_n_0 ),
        .I1(Q[0]),
        .I2(\gen_cal_rx_en.cpll_cal_state[22]_i_2__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\gen_cal_rx_en.cpll_cal_state [22]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_2__0 
       (.I0(p_8_in),
        .I1(Q[9]),
        .O(\gen_cal_rx_en.cpll_cal_state[22]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \gen_cal_rx_en.cpll_cal_state[23]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I1(Q[0]),
        .I2(Q[11]),
        .I3(\gen_cal_rx_en.cpll_cal_state[27]_i_4__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [23]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_10__0 
       (.I0(p_14_in),
        .I1(p_13_in),
        .I2(p_11_in),
        .I3(p_12_in),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_11__0 
       (.I0(Q[7]),
        .I1(p_18_in),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_11__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000D0C)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(p_4_in),
        .I2(Q[11]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_3__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[24]_i_4__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [24]));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[24]_i_5__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[24]_i_6__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[24]_i_7__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[24]_i_8__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_9__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_3__0 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(Q[9]),
        .I3(Q[10]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_4__0 
       (.I0(p_10_in),
        .I1(p_9_in),
        .I2(\gen_cal_rx_en.cpll_cal_state[24]_i_10__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[17]_i_2__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_11__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[7]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_5__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_6__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_7__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_8__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_9__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_9__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_2__0 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I2(Q[12]),
        .O(\gen_cal_rx_en.cpll_cal_state[26]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT4 #(
    .INIT(16'h02F2)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_2__0 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I3(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_3__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[27]_i_4__0_n_0 ),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_6__0_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[24]_i_4__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_4__0 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(p_8_in),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_6__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I1(Q[11]),
        .I2(p_4_in),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_cal_rx_en.cpll_cal_state[2]_i_1__0 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000005510)) 
    \gen_cal_rx_en.cpll_cal_state[3]_i_1__0 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[2]),
        .I3(p_25_in),
        .I4(Q[1]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[3]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004140)) 
    \gen_cal_rx_en.cpll_cal_state[4]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I3(Q[3]),
        .I4(p_25_in),
        .I5(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h44544444)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_1__0 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state[5]_i_2__0_n_0 ),
        .I2(p_25_in),
        .I3(Q[1]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[3]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_2__0 
       (.I0(Q[1]),
        .I1(p_25_in),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I5(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_1__0 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state[6]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [6]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_2__0 
       (.I0(Q[1]),
        .I1(p_25_in),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_5__0_n_0 ),
        .I4(p_18_in),
        .I5(Q[7]),
        .O(\gen_cal_rx_en.cpll_cal_state[6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gen_cal_rx_en.cpll_cal_state[7]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[7]_i_2__0_n_0 ),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\gen_cal_rx_en.cpll_cal_state [7]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[7]_i_2__0 
       (.I0(Q[2]),
        .I1(p_25_in),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[7]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_2__0 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_3__0 
       (.I0(\gen_cal_rx_en.cpllreset_int_reg_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(\gen_cal_rx_en.cpll_cal_state[7]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[8]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00CA00C0)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I2(Q[7]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[9]_1 ),
        .I4(p_18_in),
        .O(\gen_cal_rx_en.cpll_cal_state [9]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_2__0 
       (.I0(p_18_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_4__0_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_3__0 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\gen_cal_rx_en.cpll_cal_state[7]_i_2__0_n_0 ),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[9]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [10]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [11]),
        .Q(p_16_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [12]),
        .Q(p_15_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [13]),
        .Q(p_14_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [14]),
        .Q(p_13_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [15]),
        .Q(p_12_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [16]),
        .Q(p_11_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [17]),
        .Q(p_10_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [18]),
        .Q(p_9_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [19]),
        .Q(p_8_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [20]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [21]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [22]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [23]),
        .Q(p_4_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [24]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [25]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [26]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [27]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[2]_i_1__0_n_0 ),
        .Q(p_25_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[3]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[4]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[5]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [6]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [7]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [8]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [9]),
        .Q(p_18_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllpd_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[8]_0 ),
        .Q(cal_on_rx_cpllpd_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_cal_rx_en.cpllreset_int_i_2__0 
       (.I0(p_18_in),
        .I1(Q[7]),
        .O(\gen_cal_rx_en.cpllreset_int_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[10]_1 ),
        .Q(cal_on_rx_cpllreset_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cal_rx_en.daddr[2]_i_1__0 
       (.I0(Q[0]),
        .O(\gen_cal_rx_en.daddr [2]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.daddr[7]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[3]),
        .I3(Q[11]),
        .I4(Q[0]),
        .O(\gen_cal_rx_en.daddr [7]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gen_cal_rx_en.daddr[8]_i_1__0 
       (.I0(\gen_cal_rx_en.daddr [7]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[10]),
        .O(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \gen_cal_rx_en.daddr[8]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[9]),
        .I3(Q[3]),
        .I4(Q[11]),
        .O(\gen_cal_rx_en.daddr[8]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ),
        .D(\gen_cal_rx_en.daddr [2]),
        .Q(\addr_i_reg[18] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ),
        .D(\gen_cal_rx_en.daddr [7]),
        .Q(\addr_i_reg[18] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1__0_n_0 ),
        .D(\gen_cal_rx_en.daddr[8]_i_2__0_n_0 ),
        .Q(\addr_i_reg[18] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.den_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[5]_0 ),
        .Q(cal_on_rx_drpen_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000AFABAFAA)) 
    \gen_cal_rx_en.di_msk[12]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[10]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[11]),
        .I5(SR),
        .O(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.di_msk[12]_i_2__0 
       (.I0(SR),
        .I1(Q[11]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[10]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[13]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[14]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h3333333300000002)) 
    \gen_cal_rx_en.di_msk[15]_i_1__0 
       (.I0(Q[11]),
        .I1(SR),
        .I2(Q[10]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[15]_i_2__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[15]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[1]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[5]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[6]_i_1__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[6]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[13]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[14]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[15]_i_2__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[1]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[5]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.di_msk[6]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .Q(\data_i_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .Q(\data_i_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .Q(\data_i_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .Q(\data_i_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .Q(\data_i_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .Q(\data_i_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .Q(\data_i_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .Q(\data_i_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .Q(\data_i_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .Q(\data_i_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .Q(\data_i_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .Q(\data_i_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .Q(\data_i_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .Q(\data_i_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .Q(\data_i_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .Q(\data_i_reg[31] [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \gen_cal_rx_en.drp_state[0]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I2(\gen_cal_rx_en.wr ),
        .I3(\gen_cal_rx_en.drp_state[0]_i_2__0_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I5(\gen_cal_rx_en.drp_state[0]_i_3__0_n_0 ),
        .O(\gen_cal_rx_en.drp_state [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.drp_state[0]_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .O(\gen_cal_rx_en.drp_state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.drp_state[0]_i_3__0 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.drp_state[1]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state [1]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \gen_cal_rx_en.drp_state[2]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I2(cal_on_rx_drdy),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \gen_cal_rx_en.drp_state[3]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .I2(cal_on_rx_drdy),
        .I3(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I4(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .O(\gen_cal_rx_en.drp_state [3]));
  LUT6 #(
    .INIT(64'h4040404040404F40)) 
    \gen_cal_rx_en.drp_state[4]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.wr ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state [4]));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    \gen_cal_rx_en.drp_state[5]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .I3(\gen_cal_rx_en.drp_state[5]_i_2__0_n_0 ),
        .I4(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I5(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state [5]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_cal_rx_en.drp_state[5]_i_2__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_cal_rx_en.drp_state[6]_i_1__0 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state[6]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.drp_state [6]));
  LUT6 #(
    .INIT(64'hFFFF55FFFFFF55CF)) 
    \gen_cal_rx_en.drp_state[6]_i_2__0 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I5(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .O(\gen_cal_rx_en.drp_state[6]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [0]),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [1]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[2]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [3]),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [4]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [5]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [6]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.dwe_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[4]_0 ),
        .Q(cal_on_rx_drpwe_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.freq_counter_rst_i_2__0 
       (.I0(p_18_in),
        .I1(Q[8]),
        .O(\gen_cal_rx_en.freq_counter_rst_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.freq_counter_rst_i_4__0 
       (.I0(Q[2]),
        .I1(p_25_in),
        .I2(Q[1]),
        .I3(\gen_cal_rx_en.freq_counter_rst_i_5__0_n_0 ),
        .I4(SR),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.cal_fail_store_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.freq_counter_rst_i_5__0 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.freq_counter_rst_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.freq_counter_rst_reg_2 ),
        .Q(AS),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \gen_cal_rx_en.gtrxreset_int_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(p_14_in),
        .I2(\gen_cal_rx_en.gtrxreset_int ),
        .O(\gen_cal_rx_en.gtrxreset_int_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.gtrxreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.gtrxreset_int_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.gtrxreset_int ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.mask_user_in_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[0]_0 ),
        .Q(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000000000F2)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0 
       (.I0(Q[9]),
        .I1(\gen_cal_rx_en.progdiv_cfg_store[15]_i_3__0_n_0 ),
        .I2(Q[2]),
        .I3(SR),
        .I4(\gen_cal_rx_en.progdiv_cfg_store[15]_i_4__0_n_0 ),
        .I5(\gen_cal_rx_en.progdiv_cfg_store[15]_i_5__0_n_0 ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_2__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store[15]_i_3__0_n_0 ),
        .I1(\DO_USR_O_reg[31]_0 [15]),
        .I2(Q[2]),
        .O(\gen_cal_rx_en.progdiv_cfg_store ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_3__0 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store[15]_i_6__0_n_0 ),
        .I1(p_18_in),
        .I2(Q[7]),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_5__0_n_0 ),
        .I4(p_8_in),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_4__0 
       (.I0(Q[1]),
        .I1(p_25_in),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_5__0 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_6__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[17]_i_2__0_n_0 ),
        .I1(p_14_in),
        .I2(p_13_in),
        .I3(p_11_in),
        .I4(p_12_in),
        .I5(\gen_cal_rx_en.progdiv_cfg_store[15]_i_7__0_n_0 ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_7__0 
       (.I0(p_10_in),
        .I1(p_9_in),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_7__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [0]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [10]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [11]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [12]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [13]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [14]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store ),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [1]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [2]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [3]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [4]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [5]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [6]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [7]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [8]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [9]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rd_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[6]_1 ),
        .Q(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.repeat_ctr[0]_i_1__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \gen_cal_rx_en.repeat_ctr[1]_i_1__0 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(p_8_in),
        .O(\gen_cal_rx_en.repeat_ctr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \gen_cal_rx_en.repeat_ctr[2]_i_1__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[1]),
        .I3(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.repeat_ctr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_2__0 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[1]),
        .I2(cal_on_rx_debug_out[0]),
        .I3(cal_on_rx_debug_out[2]),
        .I4(cal_on_rx_debug_out[3]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_2__0_n_0 ));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[0]_i_1__0_n_0 ),
        .Q(cal_on_rx_debug_out[0]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[1]_i_1__0_n_0 ),
        .Q(cal_on_rx_debug_out[1]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[2]_i_1__0_n_0 ),
        .Q(cal_on_rx_debug_out[2]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[3]_i_2__0_n_0 ),
        .Q(cal_on_rx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxcdrhold_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[7]_0 ),
        .Q(\gen_cal_rx_en.rxcdrhold_int ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ),
        .Q(\gen_cal_rx_en.rxoutclksel_int ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCC5FCC50)) 
    \gen_cal_rx_en.rxprogdivreset_int_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I3(p_10_in),
        .I4(\gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ),
        .O(\gen_cal_rx_en.rxprogdivreset_int_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxprogdivreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxprogdivreset_int_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.status_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DO_USR_O_reg[31] ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[3]_0 ),
        .R(1'b0));
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry 
       (.CI(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry_n_0 ,\gen_cal_rx_en.wait_ctr0_carry_n_1 ,\gen_cal_rx_en.wait_ctr0_carry_n_2 ,\gen_cal_rx_en.wait_ctr0_carry_n_3 ,\NLW_gen_cal_rx_en.wait_ctr0_carry_CO_UNCONNECTED [3],\gen_cal_rx_en.wait_ctr0_carry_n_5 ,\gen_cal_rx_en.wait_ctr0_carry_n_6 ,\gen_cal_rx_en.wait_ctr0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry_n_8 ,\gen_cal_rx_en.wait_ctr0_carry_n_9 ,\gen_cal_rx_en.wait_ctr0_carry_n_10 ,\gen_cal_rx_en.wait_ctr0_carry_n_11 ,\gen_cal_rx_en.wait_ctr0_carry_n_12 ,\gen_cal_rx_en.wait_ctr0_carry_n_13 ,\gen_cal_rx_en.wait_ctr0_carry_n_14 ,\gen_cal_rx_en.wait_ctr0_carry_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[1] }));
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__0 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_3 ,\NLW_gen_cal_rx_en.wait_ctr0_carry__0_CO_UNCONNECTED [3],\gen_cal_rx_en.wait_ctr0_carry__0_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[9] }));
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__1 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [7],\gen_cal_rx_en.wait_ctr0_carry__1_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_3 ,\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [3],\gen_cal_rx_en.wait_ctr0_carry__1_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[17] }));
  LUT3 #(
    .INIT(8'h01)) 
    \gen_cal_rx_en.wait_ctr[0]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[10]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[11]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[12]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[13]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[14]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[14]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[15]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[16]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[17]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_15 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[18]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[19]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[1]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_15 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[20]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[21]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[22]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[23]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000808000C)) 
    \gen_cal_rx_en.wait_ctr[24]_i_1__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[11]_i_2__0_n_0 ),
        .I4(Q[7]),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_5__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \gen_cal_rx_en.wait_ctr[24]_i_2__0 
       (.I0(SR),
        .I1(p_14_in),
        .I2(p_15_in),
        .I3(Q[0]),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[24]_i_3__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'h050C0500)) 
    \gen_cal_rx_en.wait_ctr[24]_i_4__0 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_4__0_n_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(p_18_in),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA880A0000880A)) 
    \gen_cal_rx_en.wait_ctr[24]_i_5__0 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[18]_i_2__0_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_8__0_n_0 ),
        .I4(p_15_in),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_2__0_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_6__0 
       (.I0(p_10_in),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I3(Q[4]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_cal_rx_en.wait_ctr[24]_i_7__0 
       (.I0(Q[7]),
        .I1(p_18_in),
        .I2(p_16_in),
        .I3(Q[8]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.wait_ctr[24]_i_8__0 
       (.I0(p_10_in),
        .I1(p_14_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[2]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_14 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[3]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_13 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[4]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_12 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[5]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_11 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[6]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_10 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[7]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_9 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[8]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_8 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[9]_i_1__0 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_15 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[9]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[0]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[10]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[11]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[12]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[13]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[14]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[15]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[16]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[17]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[18]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[19]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[1]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[20]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[21]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[22]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[23]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[24]_i_3__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[2]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[3]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[4]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[5]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[6]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[7]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[8]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2__0_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[9]_i_1__0_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.wr_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[6]_0 ),
        .Q(\gen_cal_rx_en.wr ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_10 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(rxoutclksel_in[2]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_11 
       (.I0(rxoutclksel_in[1]),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_12 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(rxoutclksel_in[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[0]));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(\gen_cal_rx_en.gtrxreset_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .I3(out),
        .I4(GTHE4_CHANNEL_GTPOWERGOOD),
        .O(GTHE4_CHANNEL_GTRXRESET));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_4 
       (.I0(\gen_cal_rx_en.rxcdrhold_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(rxcdrhold_in),
        .O(GTHE4_CHANNEL_RXCDRHOLD));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_6 
       (.I0(\gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(GTHE4_CHANNEL_RXPROGDIVRESET));
  CARRY8 i__carry__0_i_3__2
       (.CI(i__carry_i_17__2_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__2_CO_UNCONNECTED[7:1],i__carry__0_i_3__2_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__2_O_UNCONNECTED[7:2],\gen_cal_rx_en.cpll_cal_state30_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__1_n_0,i__carry__0_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__1
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__0_n_0));
  CARRY8 i__carry_i_17__2
       (.CI(i__carry_i_18__2_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__2_n_0,i__carry_i_17__2_n_1,i__carry_i_17__2_n_2,i__carry_i_17__2_n_3,NLW_i__carry_i_17__2_CO_UNCONNECTED[3],i__carry_i_17__2_n_5,i__carry_i_17__2_n_6,i__carry_i_17__2_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state30_out [15:8]),
        .S({i__carry_i_19__0_n_0,i__carry_i_20__0_n_0,i__carry_i_21__0_n_0,i__carry_i_22__0_n_0,i__carry_i_23__0_n_0,i__carry_i_24__0_n_0,i__carry_i_25__0_n_0,i__carry_i_26__0_n_0}));
  CARRY8 i__carry_i_18__2
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__2_n_0,i__carry_i_18__2_n_1,i__carry_i_18__2_n_2,i__carry_i_18__2_n_3,NLW_i__carry_i_18__2_CO_UNCONNECTED[3],i__carry_i_18__2_n_5,i__carry_i_18__2_n_6,i__carry_i_18__2_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state30_out [7:1],NLW_i__carry_i_18__2_O_UNCONNECTED[0]}),
        .S({i__carry_i_27__0_n_0,i__carry_i_28__0_n_0,i__carry_i_29__0_n_0,i__carry_i_30__0_n_0,i__carry_i_31__0_n_0,i__carry_i_32__0_n_0,i__carry_i_33__0_n_0,i__carry_i_34__0_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__0_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_rx_69
   (AS,
    \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ,
    cal_on_rx_cpllpd_out,
    cal_on_rx_cpllreset_out,
    cal_on_rx_cplllock_out,
    \gen_cal_rx_en.wr ,
    \gen_cal_rx_en.drp_state_reg[1]_0 ,
    \gen_cal_rx_en.rxoutclksel_int ,
    cal_on_rx_drpen_out,
    cal_on_rx_drpwe_out,
    \gen_cal_rx_en.rxcdrhold_int ,
    \gen_cal_rx_en.cpll_cal_state_reg[3]_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_0 ,
    Q,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_0 ,
    \addr_i_reg[4] ,
    \addr_i_reg[4]_0 ,
    \addr_i_reg[8] ,
    \data_i_reg[15] ,
    \addr_i_reg[6] ,
    \gen_cal_rx_en.cpll_cal_state_reg[14]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[12]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ,
    \gen_cal_rx_en.cal_fail_store_reg_1 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[11]_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_2 ,
    \gen_cal_rx_en.freq_counter_rst_reg_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[9]_1 ,
    \gen_cal_rx_en.cpllreset_int_reg_0 ,
    \gen_cal_rx_en.cal_fail_store_reg_3 ,
    GTHE4_CHANNEL_RXPROGDIVRESET,
    GTHE4_CHANNEL_GTRXRESET,
    GTHE4_CHANNEL_RXCDRHOLD,
    \gen_cal_rx_en.cal_fail_store_reg_4 ,
    \gen_cal_rx_en.freq_counter_rst_reg_1 ,
    GTHE4_CHANNEL_RXOUTCLKSEL,
    \addr_i_reg[18] ,
    \data_i_reg[31] ,
    GTHE4_CHANNEL_CPLLLOCK,
    GTHE4_CHANNEL_RXPMARESETDONE,
    GTHE4_CHANNEL_RXPRGDIVRESETDONE,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_rx_reset_in,
    rxoutclk_out,
    drpclk_in,
    SR,
    \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ,
    \gen_cal_rx_en.freq_counter_rst_reg_2 ,
    \gen_cal_rx_en.cpll_cal_state_reg[8]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ,
    \gen_cal_rx_en.drp_state_reg[6]_0 ,
    \gen_cal_rx_en.drp_state_reg[6]_1 ,
    \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ,
    \gen_cal_rx_en.drp_state_reg[5]_0 ,
    \gen_cal_rx_en.drp_state_reg[4]_0 ,
    \gen_cal_rx_en.cpll_cal_state_reg[7]_0 ,
    \DO_USR_O_reg[31] ,
    \gen_cal_rx_en.cal_fail_store_reg_5 ,
    cal_on_rx_drdy,
    drpaddr_in,
    drpdi_in,
    \DRPADDR_reg[4] ,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    \DO_USR_O_reg[31]_0 ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    out,
    GTHE4_CHANNEL_GTPOWERGOOD,
    rxcdrhold_in,
    rxoutclksel_in,
    \DRPADDR_reg[8] ,
    drpwe_in,
    lopt,
    lopt_1);
  output [0:0]AS;
  output \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ;
  output cal_on_rx_cpllpd_out;
  output cal_on_rx_cpllreset_out;
  output cal_on_rx_cplllock_out;
  output \gen_cal_rx_en.wr ;
  output \gen_cal_rx_en.drp_state_reg[1]_0 ;
  output [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  output cal_on_rx_drpen_out;
  output cal_on_rx_drpwe_out;
  output \gen_cal_rx_en.rxcdrhold_int ;
  output \gen_cal_rx_en.cpll_cal_state_reg[3]_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_0 ;
  output [13:0]Q;
  output [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  output \addr_i_reg[4] ;
  output \addr_i_reg[4]_0 ;
  output \addr_i_reg[8] ;
  output \data_i_reg[15] ;
  output \addr_i_reg[6] ;
  output \gen_cal_rx_en.cpll_cal_state_reg[14]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[12]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  output \gen_cal_rx_en.cal_fail_store_reg_1 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[11]_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_2 ;
  output \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  output \gen_cal_rx_en.cpll_cal_state_reg[9]_1 ;
  output \gen_cal_rx_en.cpllreset_int_reg_0 ;
  output \gen_cal_rx_en.cal_fail_store_reg_3 ;
  output [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  output [0:0]GTHE4_CHANNEL_GTRXRESET;
  output [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  output \gen_cal_rx_en.cal_fail_store_reg_4 ;
  output \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  output [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  output [2:0]\addr_i_reg[18] ;
  output [15:0]\data_i_reg[31] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  input [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]rxoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]SR;
  input \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  input \gen_cal_rx_en.freq_counter_rst_reg_2 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[8]_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  input \gen_cal_rx_en.drp_state_reg[6]_0 ;
  input \gen_cal_rx_en.drp_state_reg[6]_1 ;
  input \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  input \gen_cal_rx_en.drp_state_reg[5]_0 ;
  input \gen_cal_rx_en.drp_state_reg[4]_0 ;
  input \gen_cal_rx_en.cpll_cal_state_reg[7]_0 ;
  input \DO_USR_O_reg[31] ;
  input \gen_cal_rx_en.cal_fail_store_reg_5 ;
  input cal_on_rx_drdy;
  input [5:0]drpaddr_in;
  input [0:0]drpdi_in;
  input \DRPADDR_reg[4] ;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [15:0]\DO_USR_O_reg[31]_0 ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input out;
  input [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  input [0:0]rxcdrhold_in;
  input [2:0]rxoutclksel_in;
  input \DRPADDR_reg[8] ;
  input [0:0]drpwe_in;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DO_USR_O_reg[31] ;
  wire [15:0]\DO_USR_O_reg[31]_0 ;
  wire \DRPADDR_reg[4] ;
  wire \DRPADDR_reg[8] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_GTPOWERGOOD;
  wire [0:0]GTHE4_CHANNEL_GTRXRESET;
  wire [0:0]GTHE4_CHANNEL_RXCDRHOLD;
  wire [2:0]GTHE4_CHANNEL_RXOUTCLKSEL;
  wire [0:0]GTHE4_CHANNEL_RXPMARESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_RXPROGDIVRESET;
  wire [13:0]Q;
  wire [0:0]SR;
  wire \addr_i[1]_i_4_n_0 ;
  wire [2:0]\addr_i_reg[18] ;
  wire \addr_i_reg[4] ;
  wire \addr_i_reg[4]_0 ;
  wire \addr_i_reg[6] ;
  wire \addr_i_reg[8] ;
  wire cal_on_rx_cplllock_out;
  wire cal_on_rx_cpllpd_out;
  wire cal_on_rx_cpllreset_out;
  wire [3:0]cal_on_rx_debug_out;
  wire cal_on_rx_drdy;
  wire cal_on_rx_drpen_out;
  wire cal_on_rx_drpwe_out;
  wire \data_i_reg[15] ;
  wire [15:0]\data_i_reg[31] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpdi_in;
  wire [0:0]drpwe_in;
  wire \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ;
  wire \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ;
  wire \gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_0 ;
  wire \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_5 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_0 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_1 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_2 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_3 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_4 ;
  wire \gen_cal_rx_en.cal_fail_store_reg_5 ;
  wire [27:1]\gen_cal_rx_en.cpll_cal_state ;
  wire \gen_cal_rx_en.cpll_cal_state2 ;
  wire \gen_cal_rx_en.cpll_cal_state27_in ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_19_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_20_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_21_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_22_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_23_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_24_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_25_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_26_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_27_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_28_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_29_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_30_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_31_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_32_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_33_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_i_34_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_carry_n_7 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state30_out ;
  wire [17:1]\gen_cal_rx_en.cpll_cal_state31_out ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[10]_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[11]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_6_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_7_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_8_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[12]_i_9_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[13]_i_6_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[16]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[17]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_6_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[18]_i_7_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_6_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[19]_i_7_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[20]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[22]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_10_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_11_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_5_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_6_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_7_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_8_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[24]_i_9_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[26]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_4_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[27]_i_6_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[3]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[4]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_1_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[5]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[6]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[7]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[8]_i_2_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state[8]_i_3_n_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[0]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[10]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[11]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[12]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[14]_0 ;
  wire [4:0]\gen_cal_rx_en.cpll_cal_state_reg[20]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[20]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[3]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[7]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[8]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_0 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg[9]_1 ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ;
  wire \gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ;
  wire \gen_cal_rx_en.cpllreset_int_reg_0 ;
  wire [7:2]\gen_cal_rx_en.daddr ;
  wire \gen_cal_rx_en.daddr[8]_i_1_n_0 ;
  wire \gen_cal_rx_en.daddr[8]_i_2_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[12]_i_2_n_0 ;
  wire \gen_cal_rx_en.di_msk[13]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[14]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[15]_i_2_n_0 ;
  wire \gen_cal_rx_en.di_msk[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[5]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk[6]_i_1_n_0 ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[0] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[10] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[11] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[12] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[13] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[14] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[15] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[1] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[2] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[3] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[4] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[5] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[6] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[7] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[8] ;
  wire \gen_cal_rx_en.di_msk_reg_n_0_[9] ;
  wire [6:0]\gen_cal_rx_en.drp_state ;
  wire \gen_cal_rx_en.drp_state[0]_i_2_n_0 ;
  wire \gen_cal_rx_en.drp_state[0]_i_3_n_0 ;
  wire \gen_cal_rx_en.drp_state[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.drp_state[5]_i_2_n_0 ;
  wire \gen_cal_rx_en.drp_state[6]_i_2_n_0 ;
  wire \gen_cal_rx_en.drp_state_reg[1]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[4]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[5]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[6]_0 ;
  wire \gen_cal_rx_en.drp_state_reg[6]_1 ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[0] ;
  wire \gen_cal_rx_en.drp_state_reg_n_0_[3] ;
  wire \gen_cal_rx_en.freq_counter_rst_i_5_n_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_0 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_1 ;
  wire \gen_cal_rx_en.freq_counter_rst_reg_2 ;
  wire \gen_cal_rx_en.gtrxreset_int ;
  wire \gen_cal_rx_en.gtrxreset_int_i_1_n_0 ;
  wire [15:15]\gen_cal_rx_en.progdiv_cfg_store ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_3_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_4_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_5_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_6_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store[15]_i_7_n_0 ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ;
  wire \gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ;
  wire \gen_cal_rx_en.repeat_ctr[0]_i_1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.repeat_ctr[3]_i_2_n_0 ;
  wire \gen_cal_rx_en.rxcdrhold_int ;
  wire \gen_cal_rx_en.rxoutclkmon ;
  wire [0:0]\gen_cal_rx_en.rxoutclksel_int ;
  wire \gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_i_1_n_0 ;
  wire \gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__0_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry__1_n_9 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_0 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_1 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_10 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_11 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_12 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_13 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_14 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_15 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_2 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_3 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_5 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_6 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_7 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_8 ;
  wire \gen_cal_rx_en.wait_ctr0_carry_n_9 ;
  wire \gen_cal_rx_en.wait_ctr[0]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[10]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[11]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[12]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[13]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[14]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[15]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[16]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[17]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[18]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[19]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[1]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[20]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[21]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[22]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[23]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_3_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_5_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[24]_i_8_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[2]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[3]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[4]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[5]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[6]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[7]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[8]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr[9]_i_1_n_0 ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[0] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[10] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[11] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[12] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[13] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[14] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[15] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[16] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[17] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[18] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[19] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[1] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[20] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[21] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[22] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[23] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[24] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[2] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[3] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[4] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[5] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[6] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[7] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[8] ;
  wire \gen_cal_rx_en.wait_ctr_reg_n_0_[9] ;
  wire \gen_cal_rx_en.wr ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_rx_reset_in;
  wire i__carry__0_i_3__0_n_7;
  wire i__carry__0_i_4_n_0;
  wire i__carry__0_i_5_n_0;
  wire i__carry_i_17__0_n_0;
  wire i__carry_i_17__0_n_1;
  wire i__carry_i_17__0_n_2;
  wire i__carry_i_17__0_n_3;
  wire i__carry_i_17__0_n_5;
  wire i__carry_i_17__0_n_6;
  wire i__carry_i_17__0_n_7;
  wire i__carry_i_18__0_n_0;
  wire i__carry_i_18__0_n_1;
  wire i__carry_i_18__0_n_2;
  wire i__carry_i_18__0_n_3;
  wire i__carry_i_18__0_n_5;
  wire i__carry_i_18__0_n_6;
  wire i__carry_i_18__0_n_7;
  wire i__carry_i_19_n_0;
  wire i__carry_i_20_n_0;
  wire i__carry_i_21_n_0;
  wire i__carry_i_22_n_0;
  wire i__carry_i_23_n_0;
  wire i__carry_i_24_n_0;
  wire i__carry_i_25_n_0;
  wire i__carry_i_26_n_0;
  wire i__carry_i_27_n_0;
  wire i__carry_i_28_n_0;
  wire i__carry_i_29_n_0;
  wire i__carry_i_30_n_0;
  wire i__carry_i_31_n_0;
  wire i__carry_i_32_n_0;
  wire i__carry_i_33_n_0;
  wire i__carry_i_34_n_0;
  wire lopt;
  wire lopt_1;
  wire out;
  wire p_10_in;
  wire p_11_in;
  wire p_12_in;
  wire p_13_in;
  wire p_14_in;
  wire p_15_in;
  wire p_16_in;
  wire p_18_in;
  wire p_25_in;
  wire p_4_in;
  wire p_8_in;
  wire p_9_in;
  wire [0:0]rxcdrhold_in;
  wire [0:0]rxoutclk_out;
  wire [2:0]rxoutclksel_in;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED ;
  wire [7:2]\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_17_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18_CO_UNCONNECTED ;
  wire [0:0]\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.wait_ctr0_carry_CO_UNCONNECTED ;
  wire [3:3]\NLW_gen_cal_rx_en.wait_ctr0_carry__0_CO_UNCONNECTED ;
  wire [7:3]\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__0_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__0_O_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_17__0_CO_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_18__0_CO_UNCONNECTED;
  wire [0:0]NLW_i__carry_i_18__0_O_UNCONNECTED;

  LUT5 #(
    .INIT(32'h02000000)) 
    \addr_i[1]_i_2 
       (.I0(\DRPADDR_reg[8] ),
        .I1(\addr_i[1]_i_4_n_0 ),
        .I2(Q[13]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .O(\addr_i_reg[4]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    \addr_i[1]_i_4 
       (.I0(drpaddr_in[0]),
        .I1(Q[0]),
        .I2(drpwe_in),
        .I3(drpaddr_in[1]),
        .O(\addr_i[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[4]_i_1 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i_reg[4]_0 ),
        .O(\addr_i_reg[4] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    \addr_i[6]_i_1 
       (.I0(\addr_i_reg[4]_0 ),
        .I1(drpaddr_in[3]),
        .I2(\DRPADDR_reg[4] ),
        .O(\addr_i_reg[6] ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[8]_i_1 
       (.I0(drpaddr_in[5]),
        .I1(\addr_i_reg[4]_0 ),
        .O(\addr_i_reg[8] ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \data_i[15]_i_1 
       (.I0(\addr_i_reg[4]_0 ),
        .I1(drpdi_in),
        .I2(\DRPADDR_reg[4] ),
        .O(\data_i_reg[15] ));
  FDRE \gen_cal_rx_en.USER_CPLLLOCK_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_0 ),
        .Q(cal_on_rx_cplllock_out),
        .R(1'b0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter_81 \gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER 
       (.AR(AS),
        .CO(\gen_cal_rx_en.cpll_cal_state2 ),
        .D({\gen_cal_rx_en.cpll_cal_state [20:19],\gen_cal_rx_en.cpll_cal_state [8]}),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .E(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .Q(cal_on_rx_debug_out),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }),
        .SR(SR),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[17]_0 (\gen_cal_rx_en.cpll_cal_state27_in ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_reg_1 ),
        .\gen_cal_rx_en.cpll_cal_state30_out (\gen_cal_rx_en.cpll_cal_state30_out ),
        .\gen_cal_rx_en.cpll_cal_state31_out (\gen_cal_rx_en.cpll_cal_state31_out ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.cpll_cal_state[19]_i_4_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state[19]_i_3_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20] (\gen_cal_rx_en.cpll_cal_state_reg[20]_1 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_0 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_1 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_2 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_3 ({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_4 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[20]_5 (\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[23] ({p_4_in,Q[9],p_8_in,Q[6],Q[0]}),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (\gen_cal_rx_en.cpll_cal_state[27]_i_3_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[6] (\gen_cal_rx_en.cpll_cal_state[8]_i_3_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[8] (\gen_cal_rx_en.cpll_cal_state[8]_i_2_n_0 ),
        .\gen_cal_rx_en.drp_state_reg[6] (\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .\gen_cal_rx_en.repeat_ctr_reg[1] (\gen_cal_rx_en.cpll_cal_state[20]_i_3_n_0 ),
        .\gen_cal_rx_en.rxoutclkmon (\gen_cal_rx_en.rxoutclkmon ),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .i_in_out_reg(\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_5 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_82 \gen_cal_rx_en.bit_synchronizer_cplllock_inst 
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[12],p_4_in,Q[11:9],p_8_in,Q[0]}),
        .SR(SR),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg (\gen_cal_rx_en.bit_synchronizer_cplllock_inst_n_0 ),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cal_fail_store_reg_4 ),
        .\gen_cal_rx_en.mask_user_in_reg (\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_83 \gen_cal_rx_en.bit_synchronizer_rxpmaresetdone_inst 
       (.D(\gen_cal_rx_en.cpll_cal_state [17:14]),
        .GTHE4_CHANNEL_RXPMARESETDONE(GTHE4_CHANNEL_RXPMARESETDONE),
        .Q({p_9_in,p_10_in,p_11_in,p_12_in,p_13_in,p_14_in}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.cpll_cal_state[16]_i_2_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0]_0 (\gen_cal_rx_en.cpll_cal_state[18]_i_4_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12] (\gen_cal_rx_en.cpll_cal_state[17]_i_2_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[17] (\gen_cal_rx_en.cpll_cal_state[19]_i_3_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[10] (\gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[2] (\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_84 \gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst 
       (.D({\gen_cal_rx_en.cpll_cal_state [27:25],\gen_cal_rx_en.cpll_cal_state [18]}),
        .GTHE4_CHANNEL_RXPRGDIVRESETDONE(GTHE4_CHANNEL_RXPRGDIVRESETDONE),
        .Q({\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ,\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ,p_4_in,Q[11:9],p_8_in,p_9_in,p_10_in,p_18_in,Q[0]}),
        .drpclk_in(drpclk_in),
        .\gen_cal_rx_en.cal_fail_store_reg (\gen_cal_rx_en.cpll_cal_state[26]_i_2_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[0] (\gen_cal_rx_en.cpll_cal_state[18]_i_4_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[12] (\gen_cal_rx_en.cpll_cal_state[17]_i_2_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[14] (\gen_cal_rx_en.cpll_cal_state[19]_i_5_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[15] (\gen_cal_rx_en.cpll_cal_state[18]_i_3_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[15]_0 (\gen_cal_rx_en.cpll_cal_state[19]_i_6_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[19] (\gen_cal_rx_en.bit_synchronizer_rxprgdivresetdone_inst_n_5 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[21] (\gen_cal_rx_en.cpll_cal_state[27]_i_4_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[24] (\gen_cal_rx_en.cpll_cal_state[27]_i_6_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27] (\gen_cal_rx_en.cpll_cal_state[27]_i_3_n_0 ),
        .\gen_cal_rx_en.cpll_cal_state_reg[27]_0 (\gen_cal_rx_en.cpll_cal_state[27]_i_2_n_0 ),
        .\gen_cal_rx_en.freq_counter_rst_reg (\gen_cal_rx_en.freq_counter_rst_reg_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[10] (\gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ),
        .\gen_cal_rx_en.wait_ctr_reg[2] (\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT \gen_cal_rx_en.bufg_gt_rxoutclkmon_inst 
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(rxoutclk_out),
        .O(\gen_cal_rx_en.rxoutclkmon ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cal_fail_store_i_4 
       (.I0(p_18_in),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_3_n_0 ),
        .O(\gen_cal_rx_en.cal_fail_store_reg_2 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cal_fail_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cal_fail_store_reg_5 ),
        .Q(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .R(1'b0));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_carry_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_14 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_15 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_16 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_17 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_18 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_19 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_20 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_21 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_6 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_7 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_8 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_9 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_10 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_11 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_12 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_13 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_23 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_22 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry__0_i_3 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({\NLW_gen_cal_rx_en.cpll_cal_state2_carry__0_i_3_O_UNCONNECTED [7:2],\gen_cal_rx_en.cpll_cal_state31_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_4 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry__0_i_5 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry__0_i_5_n_0 ));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_17 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_17_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_17_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state31_out [15:8]),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_19_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_20_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_21_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_22_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_23_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_24_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_25_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_26_n_0 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_carry_i_18 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_1 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_2 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_5 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_6 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_18_n_7 }),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state31_out [7:1],\NLW_gen_cal_rx_en.cpll_cal_state2_carry_i_18_O_UNCONNECTED [0]}),
        .S({\gen_cal_rx_en.cpll_cal_state2_carry_i_27_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_28_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_29_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_30_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_31_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_32_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_33_n_0 ,\gen_cal_rx_en.cpll_cal_state2_carry_i_34_n_0 }));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_19 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_19_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_20 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_21 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_21_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_22 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_22_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_23 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_24 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_24_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_25 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_25_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_26 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_27 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_28 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_29 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_30 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_30_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_31 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_31_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_32 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_32_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_33 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \gen_cal_rx_en.cpll_cal_state2_carry_i_34 
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(\gen_cal_rx_en.cpll_cal_state2_carry_i_34_n_0 ));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_1 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_2 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_3 ,\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED [3],\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_5 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_6 ,\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_32 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_33 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_34 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_35 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_36 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_37 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_38 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_39 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_24 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_25 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_26 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_27 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_28 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_29 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_30 ,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_31 }));
  CARRY8 \gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],\gen_cal_rx_en.cpll_cal_state27_in }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_41 }),
        .O(\NLW_gen_cal_rx_en.cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_40 }));
  LUT6 #(
    .INIT(64'h000040FF00004040)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[10]_i_2_n_0 ),
        .I1(Q[8]),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_3_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[19]_i_4_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [10]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_2 
       (.I0(Q[1]),
        .I1(p_25_in),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_5_n_0 ),
        .I4(p_18_in),
        .I5(Q[7]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_3 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(\gen_cal_rx_en.cpll_cal_state[7]_i_2_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_4 
       (.I0(p_18_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[10]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[10]_i_5 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[5]),
        .O(\gen_cal_rx_en.cpll_cal_state[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5554555455540000)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ),
        .I1(p_15_in),
        .I2(p_16_in),
        .I3(Q[8]),
        .I4(\gen_cal_rx_en.cpll_cal_state[11]_i_2_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[11]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [11]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0 ),
        .I1(p_16_in),
        .I2(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[11]_i_3 
       (.I0(Q[8]),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[11]_0 ));
  LUT6 #(
    .INIT(64'h0F0F0F0A00000008)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_1 
       (.I0(p_15_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ),
        .I3(p_16_in),
        .I4(Q[8]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[12]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [12]));
  LUT6 #(
    .INIT(64'hFFFFFFFFCCCCCCCE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[19]_i_7_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[10]_i_2_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[18]_i_3_n_0 ),
        .I3(p_9_in),
        .I4(p_10_in),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_3 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0 ),
        .I1(p_16_in),
        .I2(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[12]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFEEFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_4 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_5_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_6_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[12]_i_7_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[12]_i_8_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_6_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[12]_i_9_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_5 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_6 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_7 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_8 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hC8)) 
    \gen_cal_rx_en.cpll_cal_state[12]_i_9 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.cpll_cal_state[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000070002)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_1 
       (.I0(p_15_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .I2(p_16_in),
        .I3(Q[8]),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_3_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[18]_i_4_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [13]));
  LUT6 #(
    .INIT(64'h1111000111110101)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[24]_i_7_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[24]_i_6_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[13]_i_4_n_0 ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_5_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_6_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_3 
       (.I0(p_14_in),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_4 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_5 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8880)) 
    \gen_cal_rx_en.cpll_cal_state[13]_i_6 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .O(\gen_cal_rx_en.cpll_cal_state[13]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[16]_i_2 
       (.I0(Q[0]),
        .I1(p_14_in),
        .I2(p_13_in),
        .O(\gen_cal_rx_en.cpll_cal_state[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \gen_cal_rx_en.cpll_cal_state[17]_i_2 
       (.I0(p_15_in),
        .I1(p_16_in),
        .I2(Q[8]),
        .O(\gen_cal_rx_en.cpll_cal_state[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[18]_i_5_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[24]_i_7_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[24]_i_6_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_6_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[18]_i_7_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_3 
       (.I0(p_12_in),
        .I1(p_11_in),
        .I2(p_13_in),
        .I3(p_14_in),
        .I4(\gen_cal_rx_en.cpll_cal_state[17]_i_2_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'hFFFFAAAB)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_4 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state[18]_i_3_n_0 ),
        .I2(p_9_in),
        .I3(p_10_in),
        .I4(\gen_cal_rx_en.cpll_cal_state[10]_i_2_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_5 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_6 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \gen_cal_rx_en.cpll_cal_state[18]_i_7 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .O(\gen_cal_rx_en.cpll_cal_state[18]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hAAAB)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_3 
       (.I0(\gen_cal_rx_en.cpll_cal_state[10]_i_2_n_0 ),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_3_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAABAAAAAAAA)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_4 
       (.I0(Q[0]),
        .I1(p_10_in),
        .I2(p_9_in),
        .I3(\gen_cal_rx_en.cpll_cal_state[18]_i_3_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[10]_i_2_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[19]_i_7_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_5 
       (.I0(p_13_in),
        .I1(p_14_in),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_6 
       (.I0(p_12_in),
        .I1(p_11_in),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \gen_cal_rx_en.cpll_cal_state[19]_i_7 
       (.I0(\gen_cal_rx_en.cpll_cal_state[27]_i_6_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I2(Q[12]),
        .I3(Q[13]),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_4_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[19]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.cpll_cal_state[1]_i_1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state [1]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \gen_cal_rx_en.cpll_cal_state[20]_i_3 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.cpll_cal_state[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000090008)) 
    \gen_cal_rx_en.cpll_cal_state[21]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I1(Q[9]),
        .I2(p_8_in),
        .I3(Q[0]),
        .I4(Q[10]),
        .I5(\gen_cal_rx_en.cpll_cal_state[27]_i_3_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [21]));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[27]_i_3_n_0 ),
        .I1(Q[0]),
        .I2(\gen_cal_rx_en.cpll_cal_state[22]_i_2_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I4(Q[10]),
        .I5(Q[11]),
        .O(\gen_cal_rx_en.cpll_cal_state [22]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.cpll_cal_state[22]_i_2 
       (.I0(p_8_in),
        .I1(Q[9]),
        .O(\gen_cal_rx_en.cpll_cal_state[22]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    \gen_cal_rx_en.cpll_cal_state[23]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I1(Q[0]),
        .I2(Q[11]),
        .I3(\gen_cal_rx_en.cpll_cal_state[27]_i_4_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_3_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [23]));
  LUT6 #(
    .INIT(64'h0000000000000D0C)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(p_4_in),
        .I2(Q[11]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_3_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[24]_i_4_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [24]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_10 
       (.I0(p_14_in),
        .I1(p_13_in),
        .I2(p_11_in),
        .I3(p_12_in),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_11 
       (.I0(Q[7]),
        .I1(p_18_in),
        .I2(Q[5]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[6]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state[24]_i_5_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[24]_i_6_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state[24]_i_7_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[24]_i_8_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_9_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_3 
       (.I0(Q[0]),
        .I1(p_8_in),
        .I2(Q[9]),
        .I3(Q[10]),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFEFFFFFF)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_4 
       (.I0(p_10_in),
        .I1(p_9_in),
        .I2(\gen_cal_rx_en.cpll_cal_state[24]_i_10_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[17]_i_2_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state[24]_i_11_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[7]_i_2_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFE000000)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_5 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_6 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_7 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_8 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \gen_cal_rx_en.cpll_cal_state[24]_i_9 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .I1(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .I2(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .I3(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .I4(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .I5(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .O(\gen_cal_rx_en.cpll_cal_state[24]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gen_cal_rx_en.cpll_cal_state[26]_i_2 
       (.I0(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I2(Q[12]),
        .O(\gen_cal_rx_en.cpll_cal_state[26]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h02F2)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_2 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I3(\gen_cal_rx_en.cal_fail_store_reg_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00010000)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_3 
       (.I0(\gen_cal_rx_en.cpll_cal_state[27]_i_4_n_0 ),
        .I1(Q[13]),
        .I2(Q[12]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .I4(\gen_cal_rx_en.cpll_cal_state[27]_i_6_n_0 ),
        .I5(\gen_cal_rx_en.cpll_cal_state[24]_i_4_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_4 
       (.I0(Q[10]),
        .I1(Q[9]),
        .I2(p_8_in),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h01)) 
    \gen_cal_rx_en.cpll_cal_state[27]_i_6 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I1(Q[11]),
        .I2(p_4_in),
        .O(\gen_cal_rx_en.cpll_cal_state[27]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \gen_cal_rx_en.cpll_cal_state[2]_i_1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000005510)) 
    \gen_cal_rx_en.cpll_cal_state[3]_i_1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[2]),
        .I3(p_25_in),
        .I4(Q[1]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[3]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000004140)) 
    \gen_cal_rx_en.cpll_cal_state[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I3(Q[3]),
        .I4(p_25_in),
        .I5(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h44544444)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state[5]_i_2_n_0 ),
        .I2(p_25_in),
        .I3(Q[1]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[3]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \gen_cal_rx_en.cpll_cal_state[5]_i_2 
       (.I0(Q[1]),
        .I1(p_25_in),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I5(Q[4]),
        .O(\gen_cal_rx_en.cpll_cal_state[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000040)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_1 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(\gen_cal_rx_en.cpll_cal_state[6]_i_2_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state [6]));
  LUT6 #(
    .INIT(64'hFEFEFEFEFEFEFEFF)) 
    \gen_cal_rx_en.cpll_cal_state[6]_i_2 
       (.I0(Q[1]),
        .I1(p_25_in),
        .I2(Q[2]),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_5_n_0 ),
        .I4(p_18_in),
        .I5(Q[7]),
        .O(\gen_cal_rx_en.cpll_cal_state[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000010)) 
    \gen_cal_rx_en.cpll_cal_state[7]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state[7]_i_2_n_0 ),
        .I1(Q[0]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(Q[3]),
        .O(\gen_cal_rx_en.cpll_cal_state [7]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.cpll_cal_state[7]_i_2 
       (.I0(Q[2]),
        .I1(p_25_in),
        .I2(Q[1]),
        .O(\gen_cal_rx_en.cpll_cal_state[7]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_2 
       (.I0(Q[7]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFCFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[8]_i_3 
       (.I0(\gen_cal_rx_en.cpllreset_int_reg_0 ),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .I5(\gen_cal_rx_en.cpll_cal_state[7]_i_2_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT5 #(
    .INIT(32'h00CA00C0)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I2(Q[7]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[9]_1 ),
        .I4(p_18_in),
        .O(\gen_cal_rx_en.cpll_cal_state [9]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_2 
       (.I0(p_18_in),
        .I1(\gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0 ),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[9]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.cpll_cal_state[9]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[4]),
        .I3(Q[6]),
        .I4(\gen_cal_rx_en.cpll_cal_state[7]_i_2_n_0 ),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.cpll_cal_state_reg[9]_1 ));
  FDSE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [10]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [11]),
        .Q(p_16_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [12]),
        .Q(p_15_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [13]),
        .Q(p_14_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [14]),
        .Q(p_13_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [15]),
        .Q(p_12_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [16]),
        .Q(p_11_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [17]),
        .Q(p_10_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [18]),
        .Q(p_9_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [19]),
        .Q(p_8_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [20]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [21]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [22]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [23]),
        .Q(p_4_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [24]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [25]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[25] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [26]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [27]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[2]_i_1_n_0 ),
        .Q(p_25_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[3]_i_1_n_0 ),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[4]_i_1_n_0 ),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state[5]_i_1_n_0 ),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [6]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [7]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [8]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state [9]),
        .Q(p_18_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllpd_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[8]_0 ),
        .Q(cal_on_rx_cpllpd_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_cal_rx_en.cpllreset_int_i_2 
       (.I0(p_18_in),
        .I1(Q[7]),
        .O(\gen_cal_rx_en.cpllreset_int_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.cpllreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[10]_1 ),
        .Q(cal_on_rx_cpllreset_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \gen_cal_rx_en.daddr[2]_i_1 
       (.I0(Q[0]),
        .O(\gen_cal_rx_en.daddr [2]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \gen_cal_rx_en.daddr[7]_i_1 
       (.I0(Q[1]),
        .I1(Q[9]),
        .I2(Q[3]),
        .I3(Q[11]),
        .I4(Q[0]),
        .O(\gen_cal_rx_en.daddr [7]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \gen_cal_rx_en.daddr[8]_i_1 
       (.I0(\gen_cal_rx_en.daddr [7]),
        .I1(Q[4]),
        .I2(Q[2]),
        .I3(Q[10]),
        .O(\gen_cal_rx_en.daddr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \gen_cal_rx_en.daddr[8]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[9]),
        .I3(Q[3]),
        .I4(Q[11]),
        .O(\gen_cal_rx_en.daddr[8]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1_n_0 ),
        .D(\gen_cal_rx_en.daddr [2]),
        .Q(\addr_i_reg[18] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1_n_0 ),
        .D(\gen_cal_rx_en.daddr [7]),
        .Q(\addr_i_reg[18] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.daddr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.daddr[8]_i_1_n_0 ),
        .D(\gen_cal_rx_en.daddr[8]_i_2_n_0 ),
        .Q(\addr_i_reg[18] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.den_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[5]_0 ),
        .Q(cal_on_rx_drpen_out),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000AFABAFAA)) 
    \gen_cal_rx_en.di_msk[12]_i_1 
       (.I0(Q[0]),
        .I1(Q[10]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[11]),
        .I5(SR),
        .O(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \gen_cal_rx_en.di_msk[12]_i_2 
       (.I0(SR),
        .I1(Q[11]),
        .I2(Q[4]),
        .I3(Q[3]),
        .I4(Q[10]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[13]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[14]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3333333300000002)) 
    \gen_cal_rx_en.di_msk[15]_i_1 
       (.I0(Q[11]),
        .I1(SR),
        .I2(Q[10]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[15]_i_2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[1]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[5]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \gen_cal_rx_en.di_msk[6]_i_1 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\gen_cal_rx_en.di_msk[6]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[13]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[14]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[15]_i_2_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[1]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[5]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.di_msk[6]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.di_msk[15]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.di_msk[12]_i_2_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .Q(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.di_msk[12]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[0] ),
        .Q(\data_i_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[10] ),
        .Q(\data_i_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[11] ),
        .Q(\data_i_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[12] ),
        .Q(\data_i_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[13] ),
        .Q(\data_i_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[14] ),
        .Q(\data_i_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[15] ),
        .Q(\data_i_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[1] ),
        .Q(\data_i_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[2] ),
        .Q(\data_i_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[3] ),
        .Q(\data_i_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[4] ),
        .Q(\data_i_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[5] ),
        .Q(\data_i_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[6] ),
        .Q(\data_i_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[7] ),
        .Q(\data_i_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[8] ),
        .Q(\data_i_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.di_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .D(\gen_cal_rx_en.di_msk_reg_n_0_[9] ),
        .Q(\data_i_reg[31] [9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \gen_cal_rx_en.drp_state[0]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I2(\gen_cal_rx_en.wr ),
        .I3(\gen_cal_rx_en.drp_state[0]_i_2_n_0 ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I5(\gen_cal_rx_en.drp_state[0]_i_3_n_0 ),
        .O(\gen_cal_rx_en.drp_state [0]));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.drp_state[0]_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .O(\gen_cal_rx_en.drp_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \gen_cal_rx_en.drp_state[0]_i_3 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \gen_cal_rx_en.drp_state[1]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state [1]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \gen_cal_rx_en.drp_state[2]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I2(cal_on_rx_drdy),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \gen_cal_rx_en.drp_state[3]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .I2(cal_on_rx_drdy),
        .I3(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I4(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .O(\gen_cal_rx_en.drp_state [3]));
  LUT6 #(
    .INIT(64'h4040404040404F40)) 
    \gen_cal_rx_en.drp_state[4]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.wr ),
        .I2(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I3(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I5(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state [4]));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    \gen_cal_rx_en.drp_state[5]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .I3(\gen_cal_rx_en.drp_state[5]_i_2_n_0 ),
        .I4(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .I5(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .O(\gen_cal_rx_en.drp_state [5]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \gen_cal_rx_en.drp_state[5]_i_2 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .O(\gen_cal_rx_en.drp_state[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \gen_cal_rx_en.drp_state[6]_i_1 
       (.I0(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .I1(cal_on_rx_drdy),
        .I2(\gen_cal_rx_en.drp_state[6]_i_2_n_0 ),
        .O(\gen_cal_rx_en.drp_state [6]));
  LUT6 #(
    .INIT(64'hFFFF55FFFFFF55CF)) 
    \gen_cal_rx_en.drp_state[6]_i_2 
       (.I0(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .I3(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .I4(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .I5(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .O(\gen_cal_rx_en.drp_state[6]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [0]),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[0] ),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [1]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state[2]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [3]),
        .Q(\gen_cal_rx_en.drp_state_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [4]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [5]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state [6]),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.dwe_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[4]_0 ),
        .Q(cal_on_rx_drpwe_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.freq_counter_rst_i_2 
       (.I0(p_18_in),
        .I1(Q[8]),
        .O(\gen_cal_rx_en.freq_counter_rst_reg_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \gen_cal_rx_en.freq_counter_rst_i_4 
       (.I0(Q[2]),
        .I1(p_25_in),
        .I2(Q[1]),
        .I3(\gen_cal_rx_en.freq_counter_rst_i_5_n_0 ),
        .I4(SR),
        .I5(Q[0]),
        .O(\gen_cal_rx_en.cal_fail_store_reg_3 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.freq_counter_rst_i_5 
       (.I0(Q[7]),
        .I1(Q[5]),
        .I2(Q[3]),
        .I3(Q[4]),
        .I4(Q[6]),
        .O(\gen_cal_rx_en.freq_counter_rst_i_5_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gen_cal_rx_en.freq_counter_rst_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.freq_counter_rst_reg_2 ),
        .Q(AS),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \gen_cal_rx_en.gtrxreset_int_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(p_14_in),
        .I2(\gen_cal_rx_en.gtrxreset_int ),
        .O(\gen_cal_rx_en.gtrxreset_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.gtrxreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.gtrxreset_int_i_1_n_0 ),
        .Q(\gen_cal_rx_en.gtrxreset_int ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.mask_user_in_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[0]_0 ),
        .Q(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000000000000F2)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_1 
       (.I0(Q[9]),
        .I1(\gen_cal_rx_en.progdiv_cfg_store[15]_i_3_n_0 ),
        .I2(Q[2]),
        .I3(SR),
        .I4(\gen_cal_rx_en.progdiv_cfg_store[15]_i_4_n_0 ),
        .I5(\gen_cal_rx_en.progdiv_cfg_store[15]_i_5_n_0 ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_2 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store[15]_i_3_n_0 ),
        .I1(\DO_USR_O_reg[31]_0 [15]),
        .I2(Q[2]),
        .O(\gen_cal_rx_en.progdiv_cfg_store ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_3 
       (.I0(\gen_cal_rx_en.progdiv_cfg_store[15]_i_6_n_0 ),
        .I1(p_18_in),
        .I2(Q[7]),
        .I3(\gen_cal_rx_en.cpll_cal_state[10]_i_5_n_0 ),
        .I4(p_8_in),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_4 
       (.I0(Q[1]),
        .I1(p_25_in),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_5 
       (.I0(Q[0]),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_6 
       (.I0(\gen_cal_rx_en.cpll_cal_state[17]_i_2_n_0 ),
        .I1(p_14_in),
        .I2(p_13_in),
        .I3(p_11_in),
        .I4(p_12_in),
        .I5(\gen_cal_rx_en.progdiv_cfg_store[15]_i_7_n_0 ),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \gen_cal_rx_en.progdiv_cfg_store[15]_i_7 
       (.I0(p_10_in),
        .I1(p_9_in),
        .O(\gen_cal_rx_en.progdiv_cfg_store[15]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [0]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [10]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [11]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [12]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [13]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [14]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\gen_cal_rx_en.progdiv_cfg_store ),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [1]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [2]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [3]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [4]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [5]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [6]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [7]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [8]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[31]_0 [9]),
        .Q(\gen_cal_rx_en.progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rd_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[6]_1 ),
        .Q(\gen_cal_rx_en.drp_state_reg[1]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.repeat_ctr[0]_i_1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .O(\gen_cal_rx_en.repeat_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \gen_cal_rx_en.repeat_ctr[1]_i_1 
       (.I0(cal_on_rx_debug_out[1]),
        .I1(cal_on_rx_debug_out[0]),
        .I2(p_8_in),
        .O(\gen_cal_rx_en.repeat_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \gen_cal_rx_en.repeat_ctr[2]_i_1 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[0]),
        .I2(cal_on_rx_debug_out[1]),
        .I3(cal_on_rx_debug_out[2]),
        .O(\gen_cal_rx_en.repeat_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \gen_cal_rx_en.repeat_ctr[3]_i_2 
       (.I0(p_8_in),
        .I1(cal_on_rx_debug_out[1]),
        .I2(cal_on_rx_debug_out[0]),
        .I3(cal_on_rx_debug_out[2]),
        .I4(cal_on_rx_debug_out[3]),
        .O(\gen_cal_rx_en.repeat_ctr[3]_i_2_n_0 ));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[0]_i_1_n_0 ),
        .Q(cal_on_rx_debug_out[0]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[1]_i_1_n_0 ),
        .Q(cal_on_rx_debug_out[1]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[2]_i_1_n_0 ),
        .Q(cal_on_rx_debug_out[2]),
        .R(1'b0));
  FDRE \gen_cal_rx_en.repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.U_RXOUTCLK_FREQ_COUNTER_n_0 ),
        .D(\gen_cal_rx_en.repeat_ctr[3]_i_2_n_0 ),
        .Q(cal_on_rx_debug_out[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxcdrhold_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.cpll_cal_state_reg[7]_0 ),
        .Q(\gen_cal_rx_en.rxcdrhold_int ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxoutclksel_int_reg[2]_0 ),
        .Q(\gen_cal_rx_en.rxoutclksel_int ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hCC5FCC50)) 
    \gen_cal_rx_en.rxprogdivreset_int_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I3(p_10_in),
        .I4(\gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ),
        .O(\gen_cal_rx_en.rxprogdivreset_int_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.rxprogdivreset_int_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.rxprogdivreset_int_i_1_n_0 ),
        .Q(\gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.status_store_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DO_USR_O_reg[31] ),
        .Q(\gen_cal_rx_en.cpll_cal_state_reg[3]_0 ),
        .R(1'b0));
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry 
       (.CI(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry_n_0 ,\gen_cal_rx_en.wait_ctr0_carry_n_1 ,\gen_cal_rx_en.wait_ctr0_carry_n_2 ,\gen_cal_rx_en.wait_ctr0_carry_n_3 ,\NLW_gen_cal_rx_en.wait_ctr0_carry_CO_UNCONNECTED [3],\gen_cal_rx_en.wait_ctr0_carry_n_5 ,\gen_cal_rx_en.wait_ctr0_carry_n_6 ,\gen_cal_rx_en.wait_ctr0_carry_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry_n_8 ,\gen_cal_rx_en.wait_ctr0_carry_n_9 ,\gen_cal_rx_en.wait_ctr0_carry_n_10 ,\gen_cal_rx_en.wait_ctr0_carry_n_11 ,\gen_cal_rx_en.wait_ctr0_carry_n_12 ,\gen_cal_rx_en.wait_ctr0_carry_n_13 ,\gen_cal_rx_en.wait_ctr0_carry_n_14 ,\gen_cal_rx_en.wait_ctr0_carry_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[1] }));
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__0 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_3 ,\NLW_gen_cal_rx_en.wait_ctr0_carry__0_CO_UNCONNECTED [3],\gen_cal_rx_en.wait_ctr0_carry__0_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__0_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[9] }));
  CARRY8 \gen_cal_rx_en.wait_ctr0_carry__1 
       (.CI(\gen_cal_rx_en.wait_ctr0_carry__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [7],\gen_cal_rx_en.wait_ctr0_carry__1_n_1 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_2 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_3 ,\NLW_gen_cal_rx_en.wait_ctr0_carry__1_CO_UNCONNECTED [3],\gen_cal_rx_en.wait_ctr0_carry__1_n_5 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_6 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ,\gen_cal_rx_en.wait_ctr0_carry__1_n_15 }),
        .S({\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ,\gen_cal_rx_en.wait_ctr_reg_n_0_[17] }));
  LUT3 #(
    .INIT(8'h01)) 
    \gen_cal_rx_en.wait_ctr[0]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[10]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_14 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[11]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_13 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[12]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_12 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[13]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_11 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[14]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_10 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[15]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_9 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[16]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_8 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[17]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_15 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[18]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_14 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[19]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_13 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[1]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_15 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[20]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_12 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[21]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_11 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[22]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_10 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[23]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_9 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000808000C)) 
    \gen_cal_rx_en.wait_ctr[24]_i_1 
       (.I0(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I1(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .I2(\gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ),
        .I3(\gen_cal_rx_en.cpll_cal_state[11]_i_2_n_0 ),
        .I4(Q[7]),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_5_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \gen_cal_rx_en.wait_ctr[24]_i_2 
       (.I0(SR),
        .I1(p_14_in),
        .I2(p_15_in),
        .I3(Q[0]),
        .I4(\gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ),
        .I5(\gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[24]_i_3 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__1_n_8 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'h050C0500)) 
    \gen_cal_rx_en.wait_ctr[24]_i_4 
       (.I0(\gen_cal_rx_en.cpll_cal_state[12]_i_4_n_0 ),
        .I1(Q[8]),
        .I2(Q[7]),
        .I3(p_18_in),
        .I4(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA880A0000880A)) 
    \gen_cal_rx_en.wait_ctr[24]_i_5 
       (.I0(\gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ),
        .I1(\gen_cal_rx_en.cpll_cal_state[18]_i_2_n_0 ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[14]_0 ),
        .I3(\gen_cal_rx_en.wait_ctr[24]_i_8_n_0 ),
        .I4(p_15_in),
        .I5(\gen_cal_rx_en.cpll_cal_state[13]_i_2_n_0 ),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEFEE)) 
    \gen_cal_rx_en.wait_ctr[24]_i_6 
       (.I0(p_10_in),
        .I1(\gen_cal_rx_en.cpll_cal_state_reg_n_0_[24] ),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[20]_0 [4]),
        .I3(Q[4]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \gen_cal_rx_en.wait_ctr[24]_i_7 
       (.I0(Q[7]),
        .I1(p_18_in),
        .I2(p_16_in),
        .I3(Q[8]),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \gen_cal_rx_en.wait_ctr[24]_i_8 
       (.I0(p_10_in),
        .I1(p_14_in),
        .O(\gen_cal_rx_en.wait_ctr[24]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[2]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_14 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[3]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_13 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[4]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_12 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[5]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_11 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[6]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_10 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[7]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_9 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[8]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry_n_8 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \gen_cal_rx_en.wait_ctr[9]_i_1 
       (.I0(\gen_cal_rx_en.wait_ctr0_carry__0_n_15 ),
        .I1(Q[4]),
        .I2(Q[0]),
        .O(\gen_cal_rx_en.wait_ctr[9]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[0]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[0] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[10]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[10] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[11]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[11] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[12]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[12] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[13]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[13] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[14]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[14] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[15]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[15] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[16]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[16] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[17]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[17] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[18]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[18] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[19]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[19] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[1]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[1] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[20]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[20] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[21]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[21] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[22]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[22] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[23]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[23] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[24]_i_3_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[24] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[2]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[2] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[3]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[3] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[4]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[4] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[5]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[5] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[6]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[6] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[7]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[7] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[8]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[8] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE \gen_cal_rx_en.wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\gen_cal_rx_en.wait_ctr[24]_i_2_n_0 ),
        .D(\gen_cal_rx_en.wait_ctr[9]_i_1_n_0 ),
        .Q(\gen_cal_rx_en.wait_ctr_reg_n_0_[9] ),
        .R(\gen_cal_rx_en.wait_ctr[24]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \gen_cal_rx_en.wr_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\gen_cal_rx_en.drp_state_reg[6]_0 ),
        .Q(\gen_cal_rx_en.wr ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_10 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(rxoutclksel_in[2]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_11 
       (.I0(rxoutclksel_in[1]),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_12 
       (.I0(\gen_cal_rx_en.rxoutclksel_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(rxoutclksel_in[0]),
        .O(GTHE4_CHANNEL_RXOUTCLKSEL[0]));
  LUT5 #(
    .INIT(32'hB888B8BB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3 
       (.I0(\gen_cal_rx_en.gtrxreset_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .I3(out),
        .I4(GTHE4_CHANNEL_GTPOWERGOOD),
        .O(GTHE4_CHANNEL_GTRXRESET));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_4 
       (.I0(\gen_cal_rx_en.rxcdrhold_int ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(rxcdrhold_in),
        .O(GTHE4_CHANNEL_RXCDRHOLD));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_6 
       (.I0(\gen_cal_rx_en.rxprogdivreset_int_reg_n_0 ),
        .I1(\gen_cal_rx_en.USER_CPLLLOCK_OUT_reg_0 ),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .O(GTHE4_CHANNEL_RXPROGDIVRESET));
  CARRY8 i__carry__0_i_3__0
       (.CI(i__carry_i_17__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__0_CO_UNCONNECTED[7:1],i__carry__0_i_3__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__0_O_UNCONNECTED[7:2],\gen_cal_rx_en.cpll_cal_state30_out [17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4_n_0,i__carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5_n_0));
  CARRY8 i__carry_i_17__0
       (.CI(i__carry_i_18__0_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__0_n_0,i__carry_i_17__0_n_1,i__carry_i_17__0_n_2,i__carry_i_17__0_n_3,NLW_i__carry_i_17__0_CO_UNCONNECTED[3],i__carry_i_17__0_n_5,i__carry_i_17__0_n_6,i__carry_i_17__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(\gen_cal_rx_en.cpll_cal_state30_out [15:8]),
        .S({i__carry_i_19_n_0,i__carry_i_20_n_0,i__carry_i_21_n_0,i__carry_i_22_n_0,i__carry_i_23_n_0,i__carry_i_24_n_0,i__carry_i_25_n_0,i__carry_i_26_n_0}));
  CARRY8 i__carry_i_18__0
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__0_n_0,i__carry_i_18__0_n_1,i__carry_i_18__0_n_2,i__carry_i_18__0_n_3,NLW_i__carry_i_18__0_CO_UNCONNECTED[3],i__carry_i_18__0_n_5,i__carry_i_18__0_n_6,i__carry_i_18__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O({\gen_cal_rx_en.cpll_cal_state30_out [7:1],NLW_i__carry_i_18__0_O_UNCONNECTED[0]}),
        .S({i__carry_i_27_n_0,i__carry_i_28_n_0,i__carry_i_29_n_0,i__carry_i_30_n_0,i__carry_i_31_n_0,i__carry_i_32_n_0,i__carry_i_33_n_0,i__carry_i_34_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34_n_0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx
   (AS,
    \cpll_cal_state_reg[19]_0 ,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    wr,
    \drp_state_reg[1]_0 ,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \cpll_cal_state_reg[9]_0 ,
    cal_fail_store_reg_0,
    cal_fail_store_reg_1,
    Q,
    \progdiv_cfg_store_reg[15]_0 ,
    \cpll_cal_state_reg[15]_0 ,
    \cpll_cal_state_reg[29]_0 ,
    txprogdivreset_int_reg_0,
    \cpll_cal_state_reg[21]_0 ,
    \addr_i_reg[7] ,
    \addr_i_reg[3] ,
    \addr_i_reg[5] ,
    \addr_i_reg[0] ,
    \addr_i_reg[0]_0 ,
    \cpll_cal_state_reg[13]_0 ,
    cpllpd_int_reg_0,
    freq_counter_rst_reg_0,
    cal_fail_store_reg_2,
    cal_fail_store_reg_3,
    freq_counter_rst_reg_1,
    wr_reg_0,
    status_store_reg_0,
    cal_fail_store_reg_4,
    rd_reg_0,
    i_in_meta_reg,
    \addr_i_reg[27] ,
    \data_i_reg[47] ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    SR,
    \cpll_cal_state_reg[30]_0 ,
    \cpll_cal_state_reg[15]_1 ,
    \cpll_cal_state_reg[14]_0 ,
    i_in_out_reg,
    \drp_state_reg[6]_0 ,
    \drp_state_reg[6]_1 ,
    \cpll_cal_state_reg[28]_0 ,
    \txoutclksel_int_reg[2]_0 ,
    \drp_state_reg[5]_0 ,
    \drp_state_reg[4]_0 ,
    \DO_USR_O_reg[47] ,
    cal_fail_store_reg_5,
    cal_on_tx_drdy,
    drpaddr_in,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    drpwe_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    rst_in_out_reg,
    \DO_USR_O_reg[47]_0 ,
    \DRPADDR_reg[7] ,
    lopt,
    lopt_1);
  output [0:0]AS;
  output \cpll_cal_state_reg[19]_0 ;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output wr;
  output \drp_state_reg[1]_0 ;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \cpll_cal_state_reg[9]_0 ;
  output cal_fail_store_reg_0;
  output cal_fail_store_reg_1;
  output [14:0]Q;
  output \progdiv_cfg_store_reg[15]_0 ;
  output \cpll_cal_state_reg[15]_0 ;
  output \cpll_cal_state_reg[29]_0 ;
  output txprogdivreset_int_reg_0;
  output [4:0]\cpll_cal_state_reg[21]_0 ;
  output \addr_i_reg[7] ;
  output \addr_i_reg[3] ;
  output \addr_i_reg[5] ;
  output \addr_i_reg[0] ;
  output \addr_i_reg[0]_0 ;
  output \cpll_cal_state_reg[13]_0 ;
  output cpllpd_int_reg_0;
  output freq_counter_rst_reg_0;
  output cal_fail_store_reg_2;
  output cal_fail_store_reg_3;
  output freq_counter_rst_reg_1;
  output wr_reg_0;
  output status_store_reg_0;
  output cal_fail_store_reg_4;
  output rd_reg_0;
  output [2:0]i_in_meta_reg;
  output [6:0]\addr_i_reg[27] ;
  output [15:0]\data_i_reg[47] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]SR;
  input \cpll_cal_state_reg[30]_0 ;
  input \cpll_cal_state_reg[15]_1 ;
  input \cpll_cal_state_reg[14]_0 ;
  input i_in_out_reg;
  input \drp_state_reg[6]_0 ;
  input \drp_state_reg[6]_1 ;
  input \cpll_cal_state_reg[28]_0 ;
  input \txoutclksel_int_reg[2]_0 ;
  input \drp_state_reg[5]_0 ;
  input \drp_state_reg[4]_0 ;
  input \DO_USR_O_reg[47] ;
  input cal_fail_store_reg_5;
  input cal_on_tx_drdy;
  input [5:0]drpaddr_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  input [0:0]drpwe_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input rst_in_out_reg;
  input [15:0]\DO_USR_O_reg[47]_0 ;
  input \DRPADDR_reg[7] ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DO_USR_O_reg[47] ;
  wire [15:0]\DO_USR_O_reg[47]_0 ;
  wire \DRPADDR_reg[7] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [14:0]Q;
  wire [0:0]SR;
  wire U_TXOUTCLK_FREQ_COUNTER_n_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_1;
  wire U_TXOUTCLK_FREQ_COUNTER_n_10;
  wire U_TXOUTCLK_FREQ_COUNTER_n_11;
  wire U_TXOUTCLK_FREQ_COUNTER_n_12;
  wire U_TXOUTCLK_FREQ_COUNTER_n_13;
  wire U_TXOUTCLK_FREQ_COUNTER_n_14;
  wire U_TXOUTCLK_FREQ_COUNTER_n_15;
  wire U_TXOUTCLK_FREQ_COUNTER_n_16;
  wire U_TXOUTCLK_FREQ_COUNTER_n_17;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_20;
  wire U_TXOUTCLK_FREQ_COUNTER_n_21;
  wire U_TXOUTCLK_FREQ_COUNTER_n_22;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_42;
  wire U_TXOUTCLK_FREQ_COUNTER_n_7;
  wire U_TXOUTCLK_FREQ_COUNTER_n_8;
  wire U_TXOUTCLK_FREQ_COUNTER_n_9;
  wire \addr_i[2]_i_4__1_n_0 ;
  wire \addr_i[7]_i_2__1_n_0 ;
  wire \addr_i_reg[0] ;
  wire \addr_i_reg[0]_0 ;
  wire [6:0]\addr_i_reg[27] ;
  wire \addr_i_reg[3] ;
  wire \addr_i_reg[5] ;
  wire \addr_i_reg[7] ;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store_reg_0;
  wire cal_fail_store_reg_1;
  wire cal_fail_store_reg_2;
  wire cal_fail_store_reg_3;
  wire cal_fail_store_reg_4;
  wire cal_fail_store_reg_5;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [3:0]cal_on_tx_debug_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire [31:1]cpll_cal_state;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry__0_i_3__1_n_7;
  wire cpll_cal_state2_carry__0_i_4__1_n_0;
  wire cpll_cal_state2_carry__0_i_5__1_n_0;
  wire cpll_cal_state2_carry_i_17__1_n_0;
  wire cpll_cal_state2_carry_i_17__1_n_1;
  wire cpll_cal_state2_carry_i_17__1_n_2;
  wire cpll_cal_state2_carry_i_17__1_n_3;
  wire cpll_cal_state2_carry_i_17__1_n_5;
  wire cpll_cal_state2_carry_i_17__1_n_6;
  wire cpll_cal_state2_carry_i_17__1_n_7;
  wire cpll_cal_state2_carry_i_18__1_n_0;
  wire cpll_cal_state2_carry_i_18__1_n_1;
  wire cpll_cal_state2_carry_i_18__1_n_2;
  wire cpll_cal_state2_carry_i_18__1_n_3;
  wire cpll_cal_state2_carry_i_18__1_n_5;
  wire cpll_cal_state2_carry_i_18__1_n_6;
  wire cpll_cal_state2_carry_i_18__1_n_7;
  wire cpll_cal_state2_carry_i_19__1_n_0;
  wire cpll_cal_state2_carry_i_20__1_n_0;
  wire cpll_cal_state2_carry_i_21__1_n_0;
  wire cpll_cal_state2_carry_i_22__1_n_0;
  wire cpll_cal_state2_carry_i_23__1_n_0;
  wire cpll_cal_state2_carry_i_24__1_n_0;
  wire cpll_cal_state2_carry_i_25__1_n_0;
  wire cpll_cal_state2_carry_i_26__1_n_0;
  wire cpll_cal_state2_carry_i_27__1_n_0;
  wire cpll_cal_state2_carry_i_28__1_n_0;
  wire cpll_cal_state2_carry_i_29__1_n_0;
  wire cpll_cal_state2_carry_i_30__1_n_0;
  wire cpll_cal_state2_carry_i_31__1_n_0;
  wire cpll_cal_state2_carry_i_32__1_n_0;
  wire cpll_cal_state2_carry_i_33__1_n_0;
  wire cpll_cal_state2_carry_i_34__1_n_0;
  wire cpll_cal_state2_carry_n_0;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[10]_i_2__1_n_0 ;
  wire \cpll_cal_state[12]_i_2__1_n_0 ;
  wire \cpll_cal_state[13]_i_3__1_n_0 ;
  wire \cpll_cal_state[13]_i_5__1_n_0 ;
  wire \cpll_cal_state[14]_i_2__1_n_0 ;
  wire \cpll_cal_state[16]_i_2__1_n_0 ;
  wire \cpll_cal_state[16]_i_3__1_n_0 ;
  wire \cpll_cal_state[16]_i_4__1_n_0 ;
  wire \cpll_cal_state[16]_i_5__1_n_0 ;
  wire \cpll_cal_state[16]_i_6__1_n_0 ;
  wire \cpll_cal_state[16]_i_7__1_n_0 ;
  wire \cpll_cal_state[16]_i_8__1_n_0 ;
  wire \cpll_cal_state[17]_i_2__1_n_0 ;
  wire \cpll_cal_state[17]_i_4__1_n_0 ;
  wire \cpll_cal_state[17]_i_5__1_n_0 ;
  wire \cpll_cal_state[17]_i_6__1_n_0 ;
  wire \cpll_cal_state[17]_i_7__1_n_0 ;
  wire \cpll_cal_state[18]_i_2__1_n_0 ;
  wire \cpll_cal_state[18]_i_3__1_n_0 ;
  wire \cpll_cal_state[18]_i_4__1_n_0 ;
  wire \cpll_cal_state[19]_i_2__1_n_0 ;
  wire \cpll_cal_state[19]_i_3__1_n_0 ;
  wire \cpll_cal_state[21]_i_2__1_n_0 ;
  wire \cpll_cal_state[22]_i_3__1_n_0 ;
  wire \cpll_cal_state[23]_i_2__1_n_0 ;
  wire \cpll_cal_state[23]_i_3__1_n_0 ;
  wire \cpll_cal_state[23]_i_4__1_n_0 ;
  wire \cpll_cal_state[23]_i_5__1_n_0 ;
  wire \cpll_cal_state[23]_i_6__1_n_0 ;
  wire \cpll_cal_state[25]_i_2__1_n_0 ;
  wire \cpll_cal_state[26]_i_2__1_n_0 ;
  wire \cpll_cal_state[27]_i_2__1_n_0 ;
  wire \cpll_cal_state[28]_i_2__1_n_0 ;
  wire \cpll_cal_state[28]_i_3__1_n_0 ;
  wire \cpll_cal_state[31]_i_2__1_n_0 ;
  wire \cpll_cal_state[31]_i_3__1_n_0 ;
  wire \cpll_cal_state[31]_i_4__1_n_0 ;
  wire \cpll_cal_state[31]_i_7__1_n_0 ;
  wire \cpll_cal_state[5]_i_2__1_n_0 ;
  wire \cpll_cal_state[8]_i_2__1_n_0 ;
  wire \cpll_cal_state[9]_i_2__1_n_0 ;
  wire \cpll_cal_state_reg[13]_0 ;
  wire \cpll_cal_state_reg[14]_0 ;
  wire \cpll_cal_state_reg[15]_0 ;
  wire \cpll_cal_state_reg[15]_1 ;
  wire \cpll_cal_state_reg[19]_0 ;
  wire [4:0]\cpll_cal_state_reg[21]_0 ;
  wire \cpll_cal_state_reg[28]_0 ;
  wire \cpll_cal_state_reg[29]_0 ;
  wire \cpll_cal_state_reg[30]_0 ;
  wire \cpll_cal_state_reg[9]_0 ;
  wire \cpll_cal_state_reg_n_0_[27] ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire cpllpd_int_reg_0;
  wire cpllreset_int_i_1__1_n_0;
  wire cpllreset_int_i_2__1_n_0;
  wire [4:1]daddr0_in;
  wire \daddr[2]_i_1__4_n_0 ;
  wire \daddr[5]_i_1__4_n_0 ;
  wire \daddr[5]_i_2__1_n_0 ;
  wire \daddr[6]_i_1__4_n_0 ;
  wire \daddr[6]_i_2__1_n_0 ;
  wire \daddr[7]_i_1__3_n_0 ;
  wire \daddr[7]_i_2__1_n_0 ;
  wire [15:0]\data_i_reg[47] ;
  wire [15:0]di_msk;
  wire \di_msk[0]_i_2__1_n_0 ;
  wire \di_msk[10]_i_2__1_n_0 ;
  wire \di_msk[10]_i_3__1_n_0 ;
  wire \di_msk[11]_i_2__1_n_0 ;
  wire \di_msk[11]_i_3__1_n_0 ;
  wire \di_msk[12]_i_2__1_n_0 ;
  wire \di_msk[12]_i_3__1_n_0 ;
  wire \di_msk[13]_i_2__1_n_0 ;
  wire \di_msk[13]_i_3__1_n_0 ;
  wire \di_msk[14]_i_2__1_n_0 ;
  wire \di_msk[14]_i_3__1_n_0 ;
  wire \di_msk[14]_i_4__1_n_0 ;
  wire \di_msk[15]_i_1__1_n_0 ;
  wire \di_msk[15]_i_3__1_n_0 ;
  wire \di_msk[15]_i_4__1_n_0 ;
  wire \di_msk[15]_i_5__1_n_0 ;
  wire \di_msk[1]_i_2__1_n_0 ;
  wire \di_msk[2]_i_2__1_n_0 ;
  wire \di_msk[3]_i_2__1_n_0 ;
  wire \di_msk[4]_i_2__1_n_0 ;
  wire \di_msk[5]_i_2__1_n_0 ;
  wire \di_msk[6]_i_2__1_n_0 ;
  wire \di_msk[7]_i_2__1_n_0 ;
  wire \di_msk[8]_i_2__1_n_0 ;
  wire \di_msk[8]_i_3__1_n_0 ;
  wire \di_msk[9]_i_2__1_n_0 ;
  wire \di_msk[9]_i_3__1_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2__4_n_0 ;
  wire \drp_state[0]_i_3__1_n_0 ;
  wire \drp_state[2]_i_1__4_n_0 ;
  wire \drp_state[5]_i_2__3_n_0 ;
  wire \drp_state[6]_i_2__3_n_0 ;
  wire \drp_state_reg[1]_0 ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[5]_0 ;
  wire \drp_state_reg[6]_0 ;
  wire \drp_state_reg[6]_1 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[3] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpwe_in;
  wire freq_counter_rst_reg_0;
  wire freq_counter_rst_reg_1;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i__carry__0_i_3__3_n_7;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__0_i_5__4_n_0;
  wire i__carry_i_17__3_n_0;
  wire i__carry_i_17__3_n_1;
  wire i__carry_i_17__3_n_2;
  wire i__carry_i_17__3_n_3;
  wire i__carry_i_17__3_n_5;
  wire i__carry_i_17__3_n_6;
  wire i__carry_i_17__3_n_7;
  wire i__carry_i_18__3_n_0;
  wire i__carry_i_18__3_n_1;
  wire i__carry_i_18__3_n_2;
  wire i__carry_i_18__3_n_3;
  wire i__carry_i_18__3_n_5;
  wire i__carry_i_18__3_n_6;
  wire i__carry_i_18__3_n_7;
  wire i__carry_i_19__4_n_0;
  wire i__carry_i_20__4_n_0;
  wire i__carry_i_21__4_n_0;
  wire i__carry_i_22__4_n_0;
  wire i__carry_i_23__4_n_0;
  wire i__carry_i_24__4_n_0;
  wire i__carry_i_25__4_n_0;
  wire i__carry_i_26__4_n_0;
  wire i__carry_i_27__4_n_0;
  wire i__carry_i_28__4_n_0;
  wire i__carry_i_29__4_n_0;
  wire i__carry_i_30__4_n_0;
  wire i__carry_i_31__4_n_0;
  wire i__carry_i_32__4_n_0;
  wire i__carry_i_33__4_n_0;
  wire i__carry_i_34__4_n_0;
  wire [2:0]i_in_meta_reg;
  wire i_in_out_reg;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in_0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_1_in5_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in4_in;
  wire p_2_in8_in;
  wire \progclk_sel_store[14]_i_1__1_n_0 ;
  wire \progclk_sel_store[14]_i_2__1_n_0 ;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire \progdiv_cfg_store[15]_i_1__1_n_0 ;
  wire \progdiv_cfg_store[15]_i_2__1_n_0 ;
  wire \progdiv_cfg_store[15]_i_3__1_n_0 ;
  wire \progdiv_cfg_store[15]_i_5__1_n_0 ;
  wire \progdiv_cfg_store_reg[15]_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd_reg_0;
  wire \repeat_ctr[0]_i_1__1_n_0 ;
  wire \repeat_ctr[1]_i_1__1_n_0 ;
  wire \repeat_ctr[2]_i_1__1_n_0 ;
  wire \repeat_ctr[3]_i_3__1_n_0 ;
  wire \repeat_ctr[3]_i_4__1_n_0 ;
  wire rst_in_out_reg;
  wire status_store_reg_0;
  wire [0:0]txoutclk_out;
  wire txoutclkmon;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2]_0 ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_i_3__1_n_0;
  wire txprogdivreset_int_i_4__1_n_0;
  wire txprogdivreset_int_i_5__1_n_0;
  wire txprogdivreset_int_reg_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1__1_n_0 ;
  wire \wait_ctr[10]_i_1__1_n_0 ;
  wire \wait_ctr[11]_i_1__1_n_0 ;
  wire \wait_ctr[12]_i_1__1_n_0 ;
  wire \wait_ctr[13]_i_1__1_n_0 ;
  wire \wait_ctr[14]_i_1__1_n_0 ;
  wire \wait_ctr[15]_i_1__1_n_0 ;
  wire \wait_ctr[16]_i_1__1_n_0 ;
  wire \wait_ctr[17]_i_1__1_n_0 ;
  wire \wait_ctr[18]_i_1__1_n_0 ;
  wire \wait_ctr[19]_i_1__1_n_0 ;
  wire \wait_ctr[1]_i_1__1_n_0 ;
  wire \wait_ctr[20]_i_1__1_n_0 ;
  wire \wait_ctr[21]_i_1__1_n_0 ;
  wire \wait_ctr[22]_i_1__1_n_0 ;
  wire \wait_ctr[23]_i_1__1_n_0 ;
  wire \wait_ctr[24]_i_1__1_n_0 ;
  wire \wait_ctr[24]_i_2__1_n_0 ;
  wire \wait_ctr[24]_i_3__1_n_0 ;
  wire \wait_ctr[24]_i_4__1_n_0 ;
  wire \wait_ctr[24]_i_5__1_n_0 ;
  wire \wait_ctr[24]_i_6__1_n_0 ;
  wire \wait_ctr[24]_i_7__1_n_0 ;
  wire \wait_ctr[2]_i_1__1_n_0 ;
  wire \wait_ctr[3]_i_1__1_n_0 ;
  wire \wait_ctr[4]_i_1__1_n_0 ;
  wire \wait_ctr[5]_i_1__1_n_0 ;
  wire \wait_ctr[6]_i_1__1_n_0 ;
  wire \wait_ctr[7]_i_1__1_n_0 ;
  wire \wait_ctr[8]_i_1__1_n_0 ;
  wire \wait_ctr[9]_i_1__1_n_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_reg_0;
  wire x0e1_store;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [3:3]NLW_cpll_cal_state2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED;
  wire [7:2]NLW_cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED;
  wire [3:3]NLW_cpll_cal_state2_carry_i_17__1_CO_UNCONNECTED;
  wire [3:3]NLW_cpll_cal_state2_carry_i_18__1_CO_UNCONNECTED;
  wire [3:3]\NLW_cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__3_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__3_O_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_17__3_CO_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_18__3_CO_UNCONNECTED;
  wire [3:3]NLW_wait_ctr0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_wait_ctr0_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(cal_on_tx_cplllock_out),
        .R(1'b0));
  FDRE USER_TXPRGDIVRESETDONE_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_out_reg),
        .Q(txprgdivresetdone_out),
        .R(1'b0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter U_TXOUTCLK_FREQ_COUNTER
       (.AR(AS),
        .CO(cpll_cal_state2),
        .D({cpll_cal_state[21:20],cpll_cal_state[13]}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21,U_TXOUTCLK_FREQ_COUNTER_n_22}),
        .Q({\cpll_cal_state_reg_n_0_[27] ,p_2_in8_in,p_11_in,p_12_in,Q[9],p_14_in,p_15_in,Q[8:7],Q[5],Q[0]}),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13,U_TXOUTCLK_FREQ_COUNTER_n_14}),
        .SR(SR),
        .cal_fail_store_reg(cal_fail_store_reg_2),
        .cal_fail_store_reg_0(cal_fail_store_reg_3),
        .cpll_cal_state30_out(cpll_cal_state30_out),
        .cpll_cal_state31_out(cpll_cal_state31_out),
        .\cpll_cal_state_reg[0] (\cpll_cal_state[23]_i_2__1_n_0 ),
        .\cpll_cal_state_reg[13] (\cpll_cal_state_reg[13]_0 ),
        .\cpll_cal_state_reg[20] (\cpll_cal_state[23]_i_5__1_n_0 ),
        .\cpll_cal_state_reg[22] (\cpll_cal_state[21]_i_2__1_n_0 ),
        .\cpll_cal_state_reg[2] (\cpll_cal_state[22]_i_3__1_n_0 ),
        .\cpll_cal_state_reg[9] (\cpll_cal_state[13]_i_3__1_n_0 ),
        .\drp_state_reg[6] (\cpll_cal_state_reg[21]_0 [4]),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[17]_0 (cpll_cal_state26_in),
        .i_in_out_reg(\cpll_cal_state_reg[19]_0 ),
        .\repeat_ctr_reg[1] (\cpll_cal_state[13]_i_5__1_n_0 ),
        .\repeat_ctr_reg[3] (U_TXOUTCLK_FREQ_COUNTER_n_0),
        .\repeat_ctr_reg[3]_0 (U_TXOUTCLK_FREQ_COUNTER_n_1),
        .\repeat_ctr_reg[3]_1 (U_TXOUTCLK_FREQ_COUNTER_n_23),
        .\repeat_ctr_reg[3]_2 (U_TXOUTCLK_FREQ_COUNTER_n_24),
        .\repeat_ctr_reg[3]_3 ({U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31,U_TXOUTCLK_FREQ_COUNTER_n_32}),
        .\repeat_ctr_reg[3]_4 ({U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39,U_TXOUTCLK_FREQ_COUNTER_n_40}),
        .\repeat_ctr_reg[3]_5 (U_TXOUTCLK_FREQ_COUNTER_n_41),
        .\repeat_ctr_reg[3]_6 (U_TXOUTCLK_FREQ_COUNTER_n_42),
        .\repeat_ctr_reg[3]_7 (cal_on_tx_debug_out),
        .\repeat_ctr_reg[3]_8 (\repeat_ctr[3]_i_4__1_n_0 ),
        .txoutclkmon(txoutclkmon));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_i[0]_i_1__1 
       (.I0(drpaddr_in[0]),
        .I1(\addr_i_reg[0]_0 ),
        .O(\addr_i_reg[0] ));
  LUT6 #(
    .INIT(64'hFF7FFFFDFFFFFFFF)) 
    \addr_i[2]_i_3__1 
       (.I0(\addr_i[2]_i_4__1_n_0 ),
        .I1(drpaddr_in[3]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\DRPADDR_reg[7] ),
        .O(\addr_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr_i[2]_i_4__1 
       (.I0(Q[0]),
        .I1(drpwe_in),
        .I2(Q[14]),
        .O(\addr_i[2]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[3]_i_1__1 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[7]_i_2__1_n_0 ),
        .O(\addr_i_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[5]_i_1__1 
       (.I0(drpaddr_in[4]),
        .I1(\addr_i[7]_i_2__1_n_0 ),
        .O(\addr_i_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \addr_i[7]_i_1__1 
       (.I0(\addr_i[7]_i_2__1_n_0 ),
        .I1(drpaddr_in[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .O(\addr_i_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \addr_i[7]_i_2__1 
       (.I0(\DRPADDR_reg[7] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .I5(\addr_i[2]_i_4__1_n_0 ),
        .O(\addr_i[7]_i_2__1_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_36 bit_synchronizer_cplllock_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[13],\cpll_cal_state_reg_n_0_[27] ,p_2_in4_in,p_2_in8_in,p_11_in,Q[0]}),
        .SR(SR),
        .USER_CPLLLOCK_OUT_reg(bit_synchronizer_cplllock_inst_n_1),
        .cal_fail_store_reg(cal_fail_store_reg_4),
        .\cpll_cal_state_reg[25] (\cpll_cal_state[28]_i_3__1_n_0 ),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_37 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .txoutclksel_in(txoutclksel_in[0]),
        .txoutclksel_int(txoutclksel_int));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_38 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .txoutclksel_in(txoutclksel_in[1]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_39 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .txoutclksel_in(txoutclksel_in[2]),
        .txoutclksel_int(txoutclksel_int));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_40 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state[31:29],cpll_cal_state[19]}),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q({Q[14:13],\cpll_cal_state_reg_n_0_[29] ,Q[12],\cpll_cal_state_reg_n_0_[27] ,Q[11:10],p_12_in,Q[9],p_14_in,p_15_in,Q[8:7]}),
        .cal_fail_store_reg(cal_fail_store_reg_0),
        .\cpll_cal_state_reg[0] (\cpll_cal_state[23]_i_2__1_n_0 ),
        .\cpll_cal_state_reg[0]_0 (\cpll_cal_state[31]_i_2__1_n_0 ),
        .\cpll_cal_state_reg[17] (\cpll_cal_state[19]_i_3__1_n_0 ),
        .\cpll_cal_state_reg[19] (\cpll_cal_state_reg[19]_0 ),
        .\cpll_cal_state_reg[19]_0 (\cpll_cal_state[19]_i_2__1_n_0 ),
        .\cpll_cal_state_reg[22] (\cpll_cal_state[31]_i_4__1_n_0 ),
        .\cpll_cal_state_reg[23] (\cpll_cal_state_reg[29]_0 ),
        .\cpll_cal_state_reg[28] (\cpll_cal_state[31]_i_7__1_n_0 ),
        .\cpll_cal_state_reg[29] (\cpll_cal_state[31]_i_3__1_n_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(freq_counter_rst_reg_1),
        .\wait_ctr_reg[19] (\cpll_cal_state[16]_i_2__1_n_0 ),
        .\wait_ctr_reg[6] (txprogdivreset_int_reg_0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_41 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .in0(in0),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (bit_synchronizer_txprogdivreset_inst_n_0),
        .txprogdivreset_int(txprogdivreset_int));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT bufg_gt_txoutclkmon_inst
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    cal_fail_store_i_5__1
       (.I0(SR),
        .I1(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I2(\cpll_cal_state[31]_i_2__1_n_0 ),
        .O(cal_fail_store_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cal_fail_store_reg_5),
        .Q(cal_fail_store_reg_0),
        .R(1'b0));
  CARRY8 cpll_cal_state2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_n_0,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,NLW_cpll_cal_state2_carry_CO_UNCONNECTED[3],cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21,U_TXOUTCLK_FREQ_COUNTER_n_22}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13,U_TXOUTCLK_FREQ_COUNTER_n_14}));
  CARRY8 cpll_cal_state2_carry__0
       (.CI(cpll_cal_state2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED[7:1],cpll_cal_state2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_24}),
        .O(NLW_cpll_cal_state2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23}));
  CARRY8 cpll_cal_state2_carry__0_i_3__1
       (.CI(cpll_cal_state2_carry_i_17__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_i_3__1_CO_UNCONNECTED[7:1],cpll_cal_state2_carry__0_i_3__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_cpll_cal_state2_carry__0_i_3__1_O_UNCONNECTED[7:2],cpll_cal_state31_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpll_cal_state2_carry__0_i_4__1_n_0,cpll_cal_state2_carry__0_i_5__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_4__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(cpll_cal_state2_carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_5__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(cpll_cal_state2_carry__0_i_5__1_n_0));
  CARRY8 cpll_cal_state2_carry_i_17__1
       (.CI(cpll_cal_state2_carry_i_18__1_n_0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_17__1_n_0,cpll_cal_state2_carry_i_17__1_n_1,cpll_cal_state2_carry_i_17__1_n_2,cpll_cal_state2_carry_i_17__1_n_3,NLW_cpll_cal_state2_carry_i_17__1_CO_UNCONNECTED[3],cpll_cal_state2_carry_i_17__1_n_5,cpll_cal_state2_carry_i_17__1_n_6,cpll_cal_state2_carry_i_17__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state31_out[15:8]),
        .S({cpll_cal_state2_carry_i_19__1_n_0,cpll_cal_state2_carry_i_20__1_n_0,cpll_cal_state2_carry_i_21__1_n_0,cpll_cal_state2_carry_i_22__1_n_0,cpll_cal_state2_carry_i_23__1_n_0,cpll_cal_state2_carry_i_24__1_n_0,cpll_cal_state2_carry_i_25__1_n_0,cpll_cal_state2_carry_i_26__1_n_0}));
  CARRY8 cpll_cal_state2_carry_i_18__1
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_18__1_n_0,cpll_cal_state2_carry_i_18__1_n_1,cpll_cal_state2_carry_i_18__1_n_2,cpll_cal_state2_carry_i_18__1_n_3,NLW_cpll_cal_state2_carry_i_18__1_CO_UNCONNECTED[3],cpll_cal_state2_carry_i_18__1_n_5,cpll_cal_state2_carry_i_18__1_n_6,cpll_cal_state2_carry_i_18__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state31_out[7:0]),
        .S({cpll_cal_state2_carry_i_27__1_n_0,cpll_cal_state2_carry_i_28__1_n_0,cpll_cal_state2_carry_i_29__1_n_0,cpll_cal_state2_carry_i_30__1_n_0,cpll_cal_state2_carry_i_31__1_n_0,cpll_cal_state2_carry_i_32__1_n_0,cpll_cal_state2_carry_i_33__1_n_0,cpll_cal_state2_carry_i_34__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_19__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(cpll_cal_state2_carry_i_19__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_20__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(cpll_cal_state2_carry_i_20__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_21__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(cpll_cal_state2_carry_i_21__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_22__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(cpll_cal_state2_carry_i_22__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_23__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(cpll_cal_state2_carry_i_23__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_24__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(cpll_cal_state2_carry_i_24__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_25__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(cpll_cal_state2_carry_i_25__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_26__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(cpll_cal_state2_carry_i_26__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_27__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(cpll_cal_state2_carry_i_27__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_28__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(cpll_cal_state2_carry_i_28__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_29__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(cpll_cal_state2_carry_i_29__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_30__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(cpll_cal_state2_carry_i_30__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_31__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(cpll_cal_state2_carry_i_31__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_32__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(cpll_cal_state2_carry_i_32__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_33__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(cpll_cal_state2_carry_i_33__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_34__1
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(cpll_cal_state2_carry_i_34__1_n_0));
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\NLW_cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED [3],\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39,U_TXOUTCLK_FREQ_COUNTER_n_40}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31,U_TXOUTCLK_FREQ_COUNTER_n_32}));
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_42}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_41}));
  LUT6 #(
    .INIT(64'h0044000000000040)) 
    \cpll_cal_state[10]_i_1__1 
       (.I0(\cpll_cal_state[10]_i_2__1_n_0 ),
        .I1(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I2(p_0_in0_in),
        .I3(p_0_in3_in),
        .I4(Q[4]),
        .I5(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[10]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[10]_i_2__1 
       (.I0(Q[3]),
        .I1(p_1_in5_in),
        .I2(p_25_in),
        .O(\cpll_cal_state[10]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000880020)) 
    \cpll_cal_state[11]_i_1__1 
       (.I0(\cpll_cal_state[12]_i_2__1_n_0 ),
        .I1(\cpll_cal_state_reg[21]_0 [4]),
        .I2(p_0_in_0),
        .I3(Q[4]),
        .I4(p_0_in0_in),
        .I5(p_0_in3_in),
        .O(cpll_cal_state[11]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \cpll_cal_state[12]_i_1__1 
       (.I0(\cpll_cal_state[12]_i_2__1_n_0 ),
        .I1(\cpll_cal_state_reg[21]_0 [4]),
        .I2(Q[4]),
        .I3(p_0_in_0),
        .I4(p_0_in3_in),
        .I5(p_0_in0_in),
        .O(cpll_cal_state[12]));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \cpll_cal_state[12]_i_2__1 
       (.I0(Q[3]),
        .I1(p_1_in5_in),
        .I2(p_25_in),
        .I3(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I4(\cpll_cal_state[23]_i_4__1_n_0 ),
        .O(\cpll_cal_state[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpll_cal_state[13]_i_3__1 
       (.I0(Q[4]),
        .I1(p_0_in3_in),
        .I2(p_0_in_0),
        .I3(p_0_in0_in),
        .I4(\cpll_cal_state[10]_i_2__1_n_0 ),
        .O(\cpll_cal_state[13]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[13]_i_4__1 
       (.I0(Q[6]),
        .I1(txprogdivreset_int_reg_0),
        .O(\cpll_cal_state_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cpll_cal_state[13]_i_5__1 
       (.I0(cal_on_tx_debug_out[1]),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[2]),
        .O(\cpll_cal_state[13]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8888888)) 
    \cpll_cal_state[14]_i_1__1 
       (.I0(\cpll_cal_state[23]_i_2__1_n_0 ),
        .I1(\cpll_cal_state[14]_i_2__1_n_0 ),
        .I2(\cpll_cal_state_reg[15]_0 ),
        .I3(Q[7]),
        .I4(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I5(\cpll_cal_state[23]_i_5__1_n_0 ),
        .O(cpll_cal_state[14]));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cpll_cal_state[14]_i_2__1 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\cpll_cal_state[13]_i_3__1_n_0 ),
        .I3(txprogdivreset_int_reg_0),
        .O(\cpll_cal_state[14]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h20EC0000)) 
    \cpll_cal_state[15]_i_1__1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\cpll_cal_state[16]_i_2__1_n_0 ),
        .I3(\cpll_cal_state_reg[15]_0 ),
        .I4(\cpll_cal_state[22]_i_3__1_n_0 ),
        .O(cpll_cal_state[15]));
  LUT6 #(
    .INIT(64'h0000722200000000)) 
    \cpll_cal_state[16]_i_1__1 
       (.I0(Q[8]),
        .I1(\cpll_cal_state[16]_i_2__1_n_0 ),
        .I2(\cpll_cal_state_reg[15]_0 ),
        .I3(p_15_in),
        .I4(Q[7]),
        .I5(\cpll_cal_state[22]_i_3__1_n_0 ),
        .O(cpll_cal_state[16]));
  LUT6 #(
    .INIT(64'h0000001011111111)) 
    \cpll_cal_state[16]_i_2__1 
       (.I0(\cpll_cal_state[16]_i_3__1_n_0 ),
        .I1(\cpll_cal_state[16]_i_4__1_n_0 ),
        .I2(\cpll_cal_state[16]_i_5__1_n_0 ),
        .I3(\cpll_cal_state[16]_i_6__1_n_0 ),
        .I4(\cpll_cal_state[16]_i_7__1_n_0 ),
        .I5(\cpll_cal_state[16]_i_8__1_n_0 ),
        .O(\cpll_cal_state[16]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[16]_i_3__1 
       (.I0(\wait_ctr_reg_n_0_[19] ),
        .I1(\wait_ctr_reg_n_0_[20] ),
        .I2(\wait_ctr_reg_n_0_[17] ),
        .I3(\wait_ctr_reg_n_0_[18] ),
        .O(\cpll_cal_state[16]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[16]_i_4__1 
       (.I0(\wait_ctr_reg_n_0_[21] ),
        .I1(\wait_ctr_reg_n_0_[22] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[23] ),
        .O(\cpll_cal_state[16]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT5 #(
    .INIT(32'h1FFFFFFF)) 
    \cpll_cal_state[16]_i_5__1 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[16]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[16]_i_6__1 
       (.I0(\wait_ctr_reg_n_0_[14] ),
        .I1(\wait_ctr_reg_n_0_[13] ),
        .I2(\wait_ctr_reg_n_0_[11] ),
        .I3(\wait_ctr_reg_n_0_[12] ),
        .O(\cpll_cal_state[16]_i_6__1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[16]_i_7__1 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[10] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[16]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[16]_i_8__1 
       (.I0(\wait_ctr_reg_n_0_[16] ),
        .I1(\wait_ctr_reg_n_0_[15] ),
        .O(\cpll_cal_state[16]_i_8__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200200022)) 
    \cpll_cal_state[17]_i_1__1 
       (.I0(\cpll_cal_state[17]_i_2__1_n_0 ),
        .I1(Q[8]),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(\cpll_cal_state[18]_i_4__1_n_0 ),
        .I5(\cpll_cal_state_reg[15]_0 ),
        .O(cpll_cal_state[17]));
  LUT6 #(
    .INIT(64'h8888888088888888)) 
    \cpll_cal_state[17]_i_2__1 
       (.I0(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I1(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I2(p_2_in4_in),
        .I3(p_2_in8_in),
        .I4(p_11_in),
        .I5(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[17]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \cpll_cal_state[17]_i_3__1 
       (.I0(\cpll_cal_state[17]_i_4__1_n_0 ),
        .I1(\wait_ctr_reg_n_0_[13] ),
        .I2(\wait_ctr_reg_n_0_[16] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .I4(\wait_ctr_reg_n_0_[15] ),
        .I5(\cpll_cal_state[17]_i_5__1_n_0 ),
        .O(\cpll_cal_state_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    \cpll_cal_state[17]_i_4__1 
       (.I0(\cpll_cal_state[17]_i_6__1_n_0 ),
        .I1(\wait_ctr_reg_n_0_[4] ),
        .I2(\cpll_cal_state[17]_i_7__1_n_0 ),
        .I3(\wait_ctr_reg_n_0_[8] ),
        .I4(\wait_ctr_reg_n_0_[10] ),
        .I5(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[17]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpll_cal_state[17]_i_5__1 
       (.I0(\wait_ctr_reg_n_0_[23] ),
        .I1(\wait_ctr_reg_n_0_[24] ),
        .I2(\wait_ctr_reg_n_0_[22] ),
        .I3(\wait_ctr_reg_n_0_[21] ),
        .I4(\cpll_cal_state[16]_i_3__1_n_0 ),
        .O(\cpll_cal_state[17]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[17]_i_6__1 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .O(\cpll_cal_state[17]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[17]_i_7__1 
       (.I0(\wait_ctr_reg_n_0_[7] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[6] ),
        .O(\cpll_cal_state[17]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \cpll_cal_state[18]_i_1__1 
       (.I0(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I1(\cpll_cal_state[18]_i_2__1_n_0 ),
        .I2(\cpll_cal_state[18]_i_3__1_n_0 ),
        .I3(\cpll_cal_state[23]_i_2__1_n_0 ),
        .I4(\cpll_cal_state[18]_i_4__1_n_0 ),
        .I5(\cpll_cal_state[19]_i_3__1_n_0 ),
        .O(cpll_cal_state[18]));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[18]_i_2__1 
       (.I0(p_12_in),
        .I1(p_14_in),
        .I2(Q[9]),
        .O(\cpll_cal_state[18]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cpll_cal_state[18]_i_3__1 
       (.I0(Q[7]),
        .I1(p_15_in),
        .I2(Q[8]),
        .O(\cpll_cal_state[18]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \cpll_cal_state[18]_i_4__1 
       (.I0(p_14_in),
        .I1(\cpll_cal_state[16]_i_2__1_n_0 ),
        .O(\cpll_cal_state[18]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT5 #(
    .INIT(32'h5557FFFF)) 
    \cpll_cal_state[19]_i_2__1 
       (.I0(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I1(p_12_in),
        .I2(p_14_in),
        .I3(Q[9]),
        .I4(\cpll_cal_state[18]_i_3__1_n_0 ),
        .O(\cpll_cal_state[19]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \cpll_cal_state[19]_i_3__1 
       (.I0(txprogdivreset_int_reg_0),
        .I1(p_14_in),
        .I2(Q[9]),
        .O(\cpll_cal_state[19]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    \cpll_cal_state[1]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[1]));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \cpll_cal_state[21]_i_2__1 
       (.I0(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I1(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I2(p_2_in4_in),
        .I3(p_2_in8_in),
        .I4(p_11_in),
        .I5(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[21]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000000080)) 
    \cpll_cal_state[22]_i_1__1 
       (.I0(\progdiv_cfg_store_reg[15]_0 ),
        .I1(\cpll_cal_state[22]_i_3__1_n_0 ),
        .I2(p_2_in4_in),
        .I3(p_11_in),
        .I4(p_2_in8_in),
        .I5(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[22]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpll_cal_state[22]_i_2__1 
       (.I0(Q[8]),
        .I1(p_15_in),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(p_14_in),
        .I5(p_12_in),
        .O(\progdiv_cfg_store_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cpll_cal_state[22]_i_3__1 
       (.I0(p_29_in),
        .I1(Q[2]),
        .I2(p_0_in7_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\cpll_cal_state[23]_i_4__1_n_0 ),
        .O(\cpll_cal_state[22]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0A00200000002000)) 
    \cpll_cal_state[23]_i_1__1 
       (.I0(\cpll_cal_state[23]_i_2__1_n_0 ),
        .I1(\cpll_cal_state[23]_i_3__1_n_0 ),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .I3(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I4(\cpll_cal_state[23]_i_5__1_n_0 ),
        .I5(p_2_in),
        .O(cpll_cal_state[23]));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \cpll_cal_state[23]_i_2__1 
       (.I0(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I1(\cpll_cal_state[31]_i_3__1_n_0 ),
        .I2(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I3(\cpll_cal_state[23]_i_5__1_n_0 ),
        .O(\cpll_cal_state[23]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cpll_cal_state[23]_i_3__1 
       (.I0(p_2_in4_in),
        .I1(p_11_in),
        .I2(p_2_in8_in),
        .I3(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[23]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpll_cal_state[23]_i_4__1 
       (.I0(\cpll_cal_state[23]_i_6__1_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(p_25_in),
        .I4(p_1_in5_in),
        .I5(Q[3]),
        .O(\cpll_cal_state[23]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cpll_cal_state[23]_i_5__1 
       (.I0(\progdiv_cfg_store_reg[15]_0 ),
        .I1(p_11_in),
        .I2(p_2_in8_in),
        .I3(p_2_in4_in),
        .O(\cpll_cal_state[23]_i_5__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[23]_i_6__1 
       (.I0(p_0_in0_in),
        .I1(p_0_in_0),
        .I2(p_0_in3_in),
        .I3(Q[4]),
        .O(\cpll_cal_state[23]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000008080000000)) 
    \cpll_cal_state[24]_i_1__1 
       (.I0(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I1(\cpll_cal_state[31]_i_3__1_n_0 ),
        .I2(\cpll_cal_state[31]_i_4__1_n_0 ),
        .I3(\cpll_cal_state_reg[21]_0 [4]),
        .I4(p_2_in),
        .I5(p_2_in1_in),
        .O(cpll_cal_state[24]));
  LUT6 #(
    .INIT(64'h0040000400400000)) 
    \cpll_cal_state[25]_i_1__1 
       (.I0(\cpll_cal_state[25]_i_2__1_n_0 ),
        .I1(\cpll_cal_state[31]_i_4__1_n_0 ),
        .I2(p_2_in1_in),
        .I3(p_2_in),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[10]),
        .O(cpll_cal_state[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \cpll_cal_state[25]_i_2__1 
       (.I0(p_29_in),
        .I1(Q[2]),
        .I2(p_0_in7_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\cpll_cal_state[31]_i_3__1_n_0 ),
        .O(\cpll_cal_state[25]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \cpll_cal_state[26]_i_1__1 
       (.I0(p_2_in),
        .I1(p_2_in1_in),
        .I2(\cpll_cal_state[31]_i_4__1_n_0 ),
        .I3(\cpll_cal_state[31]_i_3__1_n_0 ),
        .I4(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I5(\cpll_cal_state[26]_i_2__1_n_0 ),
        .O(cpll_cal_state[26]));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'h3D)) 
    \cpll_cal_state[26]_i_2__1 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(\cpll_cal_state[26]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \cpll_cal_state[27]_i_1__1 
       (.I0(p_2_in),
        .I1(p_2_in1_in),
        .I2(\cpll_cal_state[31]_i_4__1_n_0 ),
        .I3(\cpll_cal_state[31]_i_3__1_n_0 ),
        .I4(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I5(\cpll_cal_state[27]_i_2__1_n_0 ),
        .O(cpll_cal_state[27]));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \cpll_cal_state[27]_i_2__1 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(\cpll_cal_state[27]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \cpll_cal_state[28]_i_1__1 
       (.I0(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I1(\cpll_cal_state[31]_i_3__1_n_0 ),
        .I2(\cpll_cal_state[31]_i_4__1_n_0 ),
        .I3(\cpll_cal_state_reg_n_0_[27] ),
        .I4(\cpll_cal_state[28]_i_2__1_n_0 ),
        .I5(\cpll_cal_state[28]_i_3__1_n_0 ),
        .O(cpll_cal_state[28]));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[28]_i_2__1 
       (.I0(txprogdivreset_int_reg_0),
        .I1(Q[12]),
        .O(\cpll_cal_state[28]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cpll_cal_state[28]_i_3__1 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(p_2_in1_in),
        .I3(p_2_in),
        .O(\cpll_cal_state[28]_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cpll_cal_state[2]_i_1__1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cpll_cal_state[31]_i_2__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_0_in7_in),
        .I3(Q[2]),
        .I4(p_29_in),
        .O(\cpll_cal_state[31]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpll_cal_state[31]_i_3__1 
       (.I0(\cpll_cal_state[31]_i_7__1_n_0 ),
        .I1(\cpll_cal_state_reg_n_0_[29] ),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[10]),
        .I5(\cpll_cal_state_reg[29]_0 ),
        .O(\cpll_cal_state[31]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \cpll_cal_state[31]_i_4__1 
       (.I0(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I1(p_2_in4_in),
        .I2(p_2_in8_in),
        .I3(p_11_in),
        .I4(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[31]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[31]_i_5__1 
       (.I0(p_2_in),
        .I1(p_2_in1_in),
        .O(\cpll_cal_state_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[31]_i_7__1 
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(\cpll_cal_state_reg_n_0_[27] ),
        .O(\cpll_cal_state[31]_i_7__1_n_0 ));
  LUT6 #(
    .INIT(64'h0010011100100010)) 
    \cpll_cal_state[3]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_29_in),
        .I3(\cpll_cal_state_reg[9]_0 ),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[2]),
        .O(cpll_cal_state[3]));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \cpll_cal_state[4]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_29_in),
        .I3(\cpll_cal_state_reg[21]_0 [4]),
        .I4(Q[2]),
        .I5(p_0_in7_in),
        .O(cpll_cal_state[4]));
  LUT6 #(
    .INIT(64'h08080808080808FF)) 
    \cpll_cal_state[5]_i_1__1 
       (.I0(p_1_in5_in),
        .I1(\cpll_cal_state[23]_i_2__1_n_0 ),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .I3(\cpll_cal_state[5]_i_2__1_n_0 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(cpll_cal_state[5]));
  LUT5 #(
    .INIT(32'h00FFBFBF)) 
    \cpll_cal_state[5]_i_2__1 
       (.I0(Q[2]),
        .I1(p_0_in7_in),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .I3(\cpll_cal_state_reg[9]_0 ),
        .I4(p_29_in),
        .O(\cpll_cal_state[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[6]_i_1__1 
       (.I0(\cpll_cal_state_reg[21]_0 [4]),
        .I1(\cpll_cal_state[23]_i_2__1_n_0 ),
        .I2(p_1_in5_in),
        .O(cpll_cal_state[6]));
  LUT6 #(
    .INIT(64'h0020022200200020)) 
    \cpll_cal_state[7]_i_1__1 
       (.I0(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I1(p_1_in5_in),
        .I2(p_25_in),
        .I3(\cpll_cal_state_reg[9]_0 ),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[3]),
        .O(cpll_cal_state[7]));
  LUT6 #(
    .INIT(64'h0400000404000000)) 
    \cpll_cal_state[8]_i_1__1 
       (.I0(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I1(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I2(\cpll_cal_state[8]_i_2__1_n_0 ),
        .I3(\cpll_cal_state_reg[21]_0 [4]),
        .I4(Q[3]),
        .I5(p_0_in3_in),
        .O(cpll_cal_state[8]));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[8]_i_2__1 
       (.I0(p_25_in),
        .I1(p_1_in5_in),
        .O(\cpll_cal_state[8]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT5 #(
    .INIT(32'h8A888888)) 
    \cpll_cal_state[9]_i_1__1 
       (.I0(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I1(\cpll_cal_state[9]_i_2__1_n_0 ),
        .I2(p_1_in5_in),
        .I3(p_25_in),
        .I4(\cpll_cal_state_reg[9]_0 ),
        .O(cpll_cal_state[9]));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \cpll_cal_state[9]_i_2__1 
       (.I0(p_25_in),
        .I1(p_1_in5_in),
        .I2(Q[3]),
        .I3(p_0_in3_in),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[4]),
        .O(\cpll_cal_state[9]_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[10]),
        .Q(p_0_in0_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[11]),
        .Q(p_0_in_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[12]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[13]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[14]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[15]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[16]),
        .Q(p_15_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[17]),
        .Q(p_14_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[18]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[19]),
        .Q(p_12_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[20]),
        .Q(p_11_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[21]),
        .Q(p_2_in8_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[22]),
        .Q(p_2_in4_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[23]),
        .Q(p_2_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[24]),
        .Q(p_2_in1_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[25]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[26]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[27]),
        .Q(\cpll_cal_state_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[28]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[2]),
        .Q(p_29_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[30]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[31]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[3]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[4]),
        .Q(p_0_in7_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[5]),
        .Q(p_1_in5_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[6]),
        .Q(p_25_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[7]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[8]),
        .Q(p_0_in3_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[9]),
        .Q(Q[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    cpllpd_int_i_2__1
       (.I0(\cpll_cal_state[23]_i_6__1_n_0 ),
        .I1(p_25_in),
        .I2(p_1_in5_in),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(\cpll_cal_state[31]_i_2__1_n_0 ),
        .O(cpllpd_int_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[14]_0 ),
        .Q(cal_on_tx_cpllpd_out),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFAFF00002222)) 
    cpllreset_int_i_1__1
       (.I0(Q[8]),
        .I1(\cpll_cal_state[16]_i_2__1_n_0 ),
        .I2(\cpll_cal_state_reg[15]_0 ),
        .I3(p_15_in),
        .I4(cpllreset_int_i_2__1_n_0),
        .I5(cal_on_tx_cpllreset_out),
        .O(cpllreset_int_i_1__1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    cpllreset_int_i_2__1
       (.I0(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I1(Q[5]),
        .I2(\cpll_cal_state[13]_i_3__1_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(cpllreset_int_i_2__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1__1_n_0),
        .Q(cal_on_tx_cpllreset_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \daddr[1]_i_1__4 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2__1_n_0 ),
        .I2(Q[2]),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1__4 
       (.I0(daddr0_in[3]),
        .I1(p_0_in3_in),
        .I2(Q[11]),
        .I3(p_1_in5_in),
        .I4(p_2_in4_in),
        .O(\daddr[2]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1__4 
       (.I0(p_0_in7_in),
        .I1(Q[10]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(p_2_in8_in),
        .I5(Q[0]),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \daddr[4]_i_1__4 
       (.I0(daddr0_in[3]),
        .I1(Q[2]),
        .I2(p_2_in1_in),
        .I3(p_0_in0_in),
        .I4(\daddr[5]_i_2__1_n_0 ),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h1111111555555555)) 
    \daddr[5]_i_1__4 
       (.I0(Q[0]),
        .I1(\daddr[5]_i_2__1_n_0 ),
        .I2(p_0_in0_in),
        .I3(p_2_in1_in),
        .I4(Q[2]),
        .I5(\daddr[6]_i_2__1_n_0 ),
        .O(\daddr[5]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \daddr[5]_i_2__1 
       (.I0(p_2_in4_in),
        .I1(p_1_in5_in),
        .I2(Q[11]),
        .I3(p_0_in3_in),
        .O(\daddr[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__4 
       (.I0(Q[0]),
        .I1(p_2_in4_in),
        .I2(p_1_in5_in),
        .I3(Q[11]),
        .I4(p_0_in3_in),
        .I5(\daddr[6]_i_2__1_n_0 ),
        .O(\daddr[6]_i_1__4_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2__1 
       (.I0(p_2_in8_in),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[10]),
        .I4(p_0_in7_in),
        .O(\daddr[6]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \daddr[7]_i_1__3 
       (.I0(Q[3]),
        .I1(p_0_in_0),
        .I2(p_2_in),
        .I3(daddr0_in[1]),
        .O(\daddr[7]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2__1 
       (.I0(Q[0]),
        .I1(p_0_in7_in),
        .I2(Q[10]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(p_2_in8_in),
        .O(\daddr[7]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[1]),
        .Q(\addr_i_reg[27] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(\daddr[2]_i_1__4_n_0 ),
        .Q(\addr_i_reg[27] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[3]),
        .Q(\addr_i_reg[27] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(daddr0_in[4]),
        .Q(\addr_i_reg[27] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(\daddr[5]_i_1__4_n_0 ),
        .Q(\addr_i_reg[27] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(\daddr[6]_i_1__4_n_0 ),
        .Q(\addr_i_reg[27] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__3_n_0 ),
        .D(\daddr[7]_i_2__1_n_0 ),
        .Q(\addr_i_reg[27] [6]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\drp_state_reg[5]_0 ),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'h00000000EAEA00EA)) 
    \di_msk[0]_i_1__1 
       (.I0(\di_msk[0]_i_2__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[0] ),
        .I2(\di_msk[10]_i_2__1_n_0 ),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[0] ),
        .I5(\di_msk[8]_i_3__1_n_0 ),
        .O(di_msk[0]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[0]_i_2__1 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[0] ),
        .I3(\di_msk[14]_i_3__1_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    \di_msk[10]_i_1__1 
       (.I0(\di_msk[10]_i_2__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[10] ),
        .I2(p_0_in7_in),
        .I3(\progclk_sel_store_reg_n_0_[10] ),
        .I4(\di_msk[14]_i_3__1_n_0 ),
        .I5(\di_msk[10]_i_3__1_n_0 ),
        .O(di_msk[10]));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \di_msk[10]_i_2__1 
       (.I0(p_0_in_0),
        .I1(p_0_in0_in),
        .I2(p_2_in),
        .I3(p_0_in3_in),
        .O(\di_msk[10]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \di_msk[10]_i_3__1 
       (.I0(Q[0]),
        .I1(p_0_in3_in),
        .I2(p_0_in7_in),
        .I3(p_2_in),
        .I4(p_2_in1_in),
        .O(\di_msk[10]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAA00A2)) 
    \di_msk[11]_i_1__1 
       (.I0(\di_msk[11]_i_2__1_n_0 ),
        .I1(\di_msk[11]_i_3__1_n_0 ),
        .I2(p_2_in),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[11] ),
        .I5(Q[0]),
        .O(di_msk[11]));
  LUT6 #(
    .INIT(64'hB8B8B8B8BABABBB8)) 
    \di_msk[11]_i_2__1 
       (.I0(\progdiv_cfg_store_reg_n_0_[11] ),
        .I1(p_0_in3_in),
        .I2(p_0_in0_in),
        .I3(p_2_in1_in),
        .I4(p_2_in),
        .I5(p_0_in_0),
        .O(\di_msk[11]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[11]_i_3__1 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .O(\di_msk[11]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFAEAA)) 
    \di_msk[12]_i_1__1 
       (.I0(p_0_in7_in),
        .I1(p_0_in0_in),
        .I2(p_0_in3_in),
        .I3(\x0e1_store_reg_n_0_[12] ),
        .I4(\di_msk[12]_i_2__1_n_0 ),
        .I5(\di_msk[12]_i_3__1_n_0 ),
        .O(di_msk[12]));
  LUT6 #(
    .INIT(64'hF000F000F000F0E4)) 
    \di_msk[12]_i_2__1 
       (.I0(p_2_in),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(p_0_in3_in),
        .I4(p_0_in_0),
        .I5(p_0_in0_in),
        .O(\di_msk[12]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDCCCCDDDDCCCF)) 
    \di_msk[12]_i_3__1 
       (.I0(\progclk_sel_store_reg_n_0_[12] ),
        .I1(Q[0]),
        .I2(p_0_in0_in),
        .I3(\cpll_cal_state_reg[29]_0 ),
        .I4(p_0_in7_in),
        .I5(p_0_in3_in),
        .O(\di_msk[12]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h4440444044400000)) 
    \di_msk[13]_i_1__1 
       (.I0(\di_msk[13]_i_2__1_n_0 ),
        .I1(\di_msk[14]_i_4__1_n_0 ),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(\di_msk[14]_i_3__1_n_0 ),
        .I4(\progdiv_cfg_store_reg_n_0_[13] ),
        .I5(\di_msk[13]_i_3__1_n_0 ),
        .O(di_msk[13]));
  LUT5 #(
    .INIT(32'h04150404)) 
    \di_msk[13]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(\x0e1_store_reg_n_0_[13] ),
        .I4(p_0_in0_in),
        .O(\di_msk[13]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \di_msk[13]_i_3__1 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(p_0_in7_in),
        .I3(p_0_in_0),
        .I4(p_0_in0_in),
        .O(\di_msk[13]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \di_msk[14]_i_1__1 
       (.I0(\di_msk[14]_i_2__1_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[14] ),
        .I2(\di_msk[14]_i_3__1_n_0 ),
        .I3(\di_msk[14]_i_4__1_n_0 ),
        .O(di_msk[14]));
  LUT6 #(
    .INIT(64'hFFFDFFFDFF0D0000)) 
    \di_msk[14]_i_2__1 
       (.I0(p_0_in0_in),
        .I1(\x0e1_store_reg_n_0_[14] ),
        .I2(p_0_in3_in),
        .I3(p_0_in7_in),
        .I4(\di_msk[13]_i_3__1_n_0 ),
        .I5(\progdiv_cfg_store_reg_n_0_[14] ),
        .O(\di_msk[14]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \di_msk[14]_i_3__1 
       (.I0(p_0_in7_in),
        .I1(p_0_in_0),
        .I2(p_2_in),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .O(\di_msk[14]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \di_msk[14]_i_4__1 
       (.I0(Q[0]),
        .I1(\cpll_cal_state_reg[29]_0 ),
        .I2(p_0_in0_in),
        .I3(p_0_in_0),
        .I4(p_0_in7_in),
        .I5(p_0_in3_in),
        .O(\di_msk[14]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555155555555)) 
    \di_msk[15]_i_1__1 
       (.I0(SR),
        .I1(\di_msk[15]_i_3__1_n_0 ),
        .I2(Q[0]),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\di_msk[15]_i_4__1_n_0 ),
        .O(\di_msk[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBABFBAA)) 
    \di_msk[15]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(p_0_in0_in),
        .I2(p_0_in3_in),
        .I3(\progdiv_cfg_store_reg_n_0_[15] ),
        .I4(p_0_in_0),
        .I5(\di_msk[15]_i_5__1_n_0 ),
        .O(di_msk[15]));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[15]_i_3__1 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\di_msk[15]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \di_msk[15]_i_4__1 
       (.I0(p_0_in3_in),
        .I1(p_0_in0_in),
        .I2(p_2_in),
        .I3(p_0_in_0),
        .O(\di_msk[15]_i_4__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \di_msk[15]_i_5__1 
       (.I0(Q[0]),
        .I1(p_0_in3_in),
        .I2(p_0_in7_in),
        .I3(p_0_in_0),
        .I4(p_2_in),
        .O(\di_msk[15]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \di_msk[1]_i_1__1 
       (.I0(\progclk_sel_store_reg_n_0_[1] ),
        .I1(\di_msk[14]_i_3__1_n_0 ),
        .I2(\di_msk[1]_i_2__1_n_0 ),
        .I3(\progdiv_cfg_store_reg_n_0_[1] ),
        .I4(\di_msk[13]_i_3__1_n_0 ),
        .I5(\di_msk[14]_i_4__1_n_0 ),
        .O(di_msk[1]));
  LUT5 #(
    .INIT(32'hFBEAFBFB)) 
    \di_msk[1]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(\x0e1_store_reg_n_0_[1] ),
        .I4(p_0_in0_in),
        .O(\di_msk[1]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEA00EA)) 
    \di_msk[2]_i_1__1 
       (.I0(\di_msk[2]_i_2__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[2] ),
        .I2(\di_msk[10]_i_2__1_n_0 ),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[2] ),
        .I5(\di_msk[8]_i_3__1_n_0 ),
        .O(di_msk[2]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[2]_i_2__1 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[2] ),
        .I3(\di_msk[14]_i_3__1_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[2] ),
        .O(\di_msk[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0C)) 
    \di_msk[3]_i_1__1 
       (.I0(\di_msk[14]_i_3__1_n_0 ),
        .I1(\di_msk[3]_i_2__1_n_0 ),
        .I2(p_0_in7_in),
        .I3(\progclk_sel_store_reg_n_0_[3] ),
        .I4(\di_msk[8]_i_3__1_n_0 ),
        .O(di_msk[3]));
  LUT6 #(
    .INIT(64'hF0F0FF40F0F00040)) 
    \di_msk[3]_i_2__1 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(\progdiv_cfg_store_reg_n_0_[3] ),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .I5(\x0e1_store_reg_n_0_[3] ),
        .O(\di_msk[3]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0C)) 
    \di_msk[4]_i_1__1 
       (.I0(\di_msk[14]_i_3__1_n_0 ),
        .I1(\di_msk[4]_i_2__1_n_0 ),
        .I2(p_0_in7_in),
        .I3(\progclk_sel_store_reg_n_0_[4] ),
        .I4(\di_msk[8]_i_3__1_n_0 ),
        .O(di_msk[4]));
  LUT6 #(
    .INIT(64'hF0F0FF40F0F00040)) 
    \di_msk[4]_i_2__1 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(\progdiv_cfg_store_reg_n_0_[4] ),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \di_msk[5]_i_1__1 
       (.I0(\progclk_sel_store_reg_n_0_[5] ),
        .I1(\di_msk[14]_i_3__1_n_0 ),
        .I2(\di_msk[5]_i_2__1_n_0 ),
        .I3(\progdiv_cfg_store_reg_n_0_[5] ),
        .I4(\di_msk[13]_i_3__1_n_0 ),
        .I5(\di_msk[14]_i_4__1_n_0 ),
        .O(di_msk[5]));
  LUT5 #(
    .INIT(32'hFBEAFBFB)) 
    \di_msk[5]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(\x0e1_store_reg_n_0_[5] ),
        .I4(p_0_in0_in),
        .O(\di_msk[5]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \di_msk[6]_i_1__1 
       (.I0(\progclk_sel_store_reg_n_0_[6] ),
        .I1(\di_msk[14]_i_3__1_n_0 ),
        .I2(\di_msk[6]_i_2__1_n_0 ),
        .I3(\progdiv_cfg_store_reg_n_0_[6] ),
        .I4(\di_msk[13]_i_3__1_n_0 ),
        .I5(\di_msk[14]_i_4__1_n_0 ),
        .O(di_msk[6]));
  LUT5 #(
    .INIT(32'hFBEAFBFB)) 
    \di_msk[6]_i_2__1 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(\x0e1_store_reg_n_0_[6] ),
        .I4(p_0_in0_in),
        .O(\di_msk[6]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEA00EA)) 
    \di_msk[7]_i_1__1 
       (.I0(\di_msk[7]_i_2__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[7] ),
        .I2(\di_msk[10]_i_2__1_n_0 ),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[7] ),
        .I5(\di_msk[8]_i_3__1_n_0 ),
        .O(di_msk[7]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[7]_i_2__1 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[7] ),
        .I3(\di_msk[14]_i_3__1_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[7] ),
        .O(\di_msk[7]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h00EA00EA000000EA)) 
    \di_msk[8]_i_1__1 
       (.I0(\di_msk[8]_i_2__1_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[8] ),
        .I2(\di_msk[10]_i_2__1_n_0 ),
        .I3(\di_msk[8]_i_3__1_n_0 ),
        .I4(p_0_in7_in),
        .I5(\progclk_sel_store_reg_n_0_[8] ),
        .O(di_msk[8]));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[8]_i_2__1 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[8] ),
        .I3(\di_msk[14]_i_3__1_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \di_msk[8]_i_3__1 
       (.I0(Q[0]),
        .I1(p_0_in0_in),
        .I2(p_2_in1_in),
        .I3(p_2_in),
        .I4(p_0_in7_in),
        .I5(p_0_in3_in),
        .O(\di_msk[8]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000D000D0C)) 
    \di_msk[9]_i_1__1 
       (.I0(\di_msk[14]_i_3__1_n_0 ),
        .I1(\di_msk[9]_i_2__1_n_0 ),
        .I2(Q[0]),
        .I3(\progclk_sel_store_reg_n_0_[9] ),
        .I4(p_0_in7_in),
        .I5(\di_msk[9]_i_3__1_n_0 ),
        .O(di_msk[9]));
  LUT6 #(
    .INIT(64'hF0F0FF40F0F00040)) 
    \di_msk[9]_i_2__1 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(\progdiv_cfg_store_reg_n_0_[9] ),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \di_msk[9]_i_3__1 
       (.I0(p_0_in3_in),
        .I1(p_0_in7_in),
        .I2(p_2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(\di_msk[9]_i_3__1_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[0]),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[10]),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[11]),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[12]),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[13]),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[14]),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[15]),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[1]),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[2]),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[3]),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[4]),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[5]),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[6]),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[7]),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[8]),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__1_n_0 ),
        .D(di_msk[9]),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\data_i_reg[47] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\data_i_reg[47] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\data_i_reg[47] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\data_i_reg[47] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\data_i_reg[47] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\data_i_reg[47] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\data_i_reg[47] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\data_i_reg[47] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\data_i_reg[47] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\data_i_reg[47] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\data_i_reg[47] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\data_i_reg[47] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\data_i_reg[47] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\data_i_reg[47] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\data_i_reg[47] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\data_i_reg[47] [9]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \drp_state[0]_i_1__4 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(\drp_state_reg_n_0_[0] ),
        .I2(wr),
        .I3(\drp_state[0]_i_2__4_n_0 ),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(\drp_state[0]_i_3__1_n_0 ),
        .O(drp_state[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[0]_i_2__4 
       (.I0(\cpll_cal_state_reg[21]_0 [2]),
        .I1(\cpll_cal_state_reg[21]_0 [3]),
        .O(\drp_state[0]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \drp_state[0]_i_3__1 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[3] ),
        .I2(\cpll_cal_state_reg[21]_0 [0]),
        .I3(\cpll_cal_state_reg[21]_0 [1]),
        .O(\drp_state[0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1__3 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \drp_state[2]_i_1__4 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\cpll_cal_state_reg[21]_0 [0]),
        .I2(cal_on_tx_drdy),
        .I3(\cpll_cal_state_reg[21]_0 [1]),
        .O(\drp_state[2]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \drp_state[3]_i_1__1 
       (.I0(\cpll_cal_state_reg[21]_0 [0]),
        .I1(\cpll_cal_state_reg[21]_0 [1]),
        .I2(cal_on_tx_drdy),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg[1]_0 ),
        .O(drp_state[3]));
  LUT6 #(
    .INIT(64'h4040404040404F40)) 
    \drp_state[4]_i_1__3 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(wr),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[3] ),
        .I4(\cpll_cal_state_reg[21]_0 [0]),
        .I5(\cpll_cal_state_reg[21]_0 [1]),
        .O(drp_state[4]));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    \drp_state[5]_i_1__3 
       (.I0(\cpll_cal_state_reg[21]_0 [3]),
        .I1(cal_on_tx_drdy),
        .I2(\cpll_cal_state_reg[21]_0 [2]),
        .I3(\drp_state[5]_i_2__3_n_0 ),
        .I4(\drp_state_reg_n_0_[3] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[5]_i_2__3 
       (.I0(\cpll_cal_state_reg[21]_0 [0]),
        .I1(\cpll_cal_state_reg[21]_0 [1]),
        .O(\drp_state[5]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \drp_state[6]_i_1__4 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state[6]_i_2__3_n_0 ),
        .O(drp_state[6]));
  LUT6 #(
    .INIT(64'hFFFF55FFFFFF55CF)) 
    \drp_state[6]_i_2__3 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(\cpll_cal_state_reg[21]_0 [2]),
        .I2(\cpll_cal_state_reg[21]_0 [3]),
        .I3(\cpll_cal_state_reg[21]_0 [1]),
        .I4(\cpll_cal_state_reg[21]_0 [0]),
        .I5(\drp_state_reg_n_0_[3] ),
        .O(\drp_state[6]_i_2__3_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .PRE(SR),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[1]),
        .Q(\cpll_cal_state_reg[21]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\drp_state[2]_i_1__4_n_0 ),
        .Q(\cpll_cal_state_reg[21]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[3]),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[4]),
        .Q(\cpll_cal_state_reg[21]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[5]),
        .Q(\cpll_cal_state_reg[21]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[6]),
        .Q(\cpll_cal_state_reg[21]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\drp_state_reg[4]_0 ),
        .Q(cal_on_tx_drpwe_out));
  LUT6 #(
    .INIT(64'h00000000DF000000)) 
    freq_counter_rst_i_3__1
       (.I0(\cpll_cal_state[16]_i_2__1_n_0 ),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I4(\cpll_cal_state[23]_i_4__1_n_0 ),
        .I5(SR),
        .O(freq_counter_rst_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[15]_1 ),
        .Q(AS),
        .R(1'b0));
  CARRY8 i__carry__0_i_3__3
       (.CI(i__carry_i_17__3_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__3_CO_UNCONNECTED[7:1],i__carry__0_i_3__3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__3_O_UNCONNECTED[7:2],cpll_cal_state30_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__4_n_0,i__carry__0_i_5__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__4_n_0));
  CARRY8 i__carry_i_17__3
       (.CI(i__carry_i_18__3_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__3_n_0,i__carry_i_17__3_n_1,i__carry_i_17__3_n_2,i__carry_i_17__3_n_3,NLW_i__carry_i_17__3_CO_UNCONNECTED[3],i__carry_i_17__3_n_5,i__carry_i_17__3_n_6,i__carry_i_17__3_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state30_out[15:8]),
        .S({i__carry_i_19__4_n_0,i__carry_i_20__4_n_0,i__carry_i_21__4_n_0,i__carry_i_22__4_n_0,i__carry_i_23__4_n_0,i__carry_i_24__4_n_0,i__carry_i_25__4_n_0,i__carry_i_26__4_n_0}));
  CARRY8 i__carry_i_18__3
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__3_n_0,i__carry_i_18__3_n_1,i__carry_i_18__3_n_2,i__carry_i_18__3_n_3,NLW_i__carry_i_18__3_CO_UNCONNECTED[3],i__carry_i_18__3_n_5,i__carry_i_18__3_n_6,i__carry_i_18__3_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state30_out[7:0]),
        .S({i__carry_i_27__4_n_0,i__carry_i_28__4_n_0,i__carry_i_29__4_n_0,i__carry_i_30__4_n_0,i__carry_i_31__4_n_0,i__carry_i_32__4_n_0,i__carry_i_33__4_n_0,i__carry_i_34__4_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__4
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[30]_0 ),
        .Q(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .R(SR));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(i_in_meta_reg[0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(i_in_meta_reg[1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(i_in_meta_reg[2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \progclk_sel_store[14]_i_1__1 
       (.I0(\progclk_sel_store[14]_i_2__1_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_29_in),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(SR),
        .O(\progclk_sel_store[14]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \progclk_sel_store[14]_i_2__1 
       (.I0(Q[2]),
        .I1(\progdiv_cfg_store_reg[15]_0 ),
        .I2(p_11_in),
        .I3(p_2_in8_in),
        .I4(p_0_in7_in),
        .I5(\cpll_cal_state[23]_i_4__1_n_0 ),
        .O(\progclk_sel_store[14]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000F20000)) 
    \progdiv_cfg_store[15]_i_1__1 
       (.I0(\progdiv_cfg_store[15]_i_3__1_n_0 ),
        .I1(\cpll_cal_state[23]_i_3__1_n_0 ),
        .I2(Q[3]),
        .I3(\cpll_cal_state[8]_i_2__1_n_0 ),
        .I4(\cpll_cal_state[31]_i_2__1_n_0 ),
        .I5(rst_in_out_reg),
        .O(\progdiv_cfg_store[15]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \progdiv_cfg_store[15]_i_2__1 
       (.I0(\progdiv_cfg_store[15]_i_5__1_n_0 ),
        .I1(p_0_in0_in),
        .I2(p_0_in_0),
        .I3(p_0_in3_in),
        .I4(Q[4]),
        .I5(\progdiv_cfg_store_reg[15]_0 ),
        .O(\progdiv_cfg_store[15]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \progdiv_cfg_store[15]_i_3__1 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(p_0_in3_in),
        .I4(p_0_in_0),
        .I5(p_0_in0_in),
        .O(\progdiv_cfg_store[15]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \progdiv_cfg_store[15]_i_5__1 
       (.I0(p_2_in8_in),
        .I1(p_11_in),
        .I2(Q[3]),
        .I3(\DO_USR_O_reg[47]_0 [15]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\progdiv_cfg_store[15]_i_5__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\progdiv_cfg_store[15]_i_2__1_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2__1
       (.I0(p_2_in8_in),
        .I1(Q[1]),
        .I2(p_2_in4_in),
        .I3(p_1_in5_in),
        .O(rd_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state_reg[6]_1 ),
        .Q(\drp_state_reg[1]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \repeat_ctr[0]_i_1__1 
       (.I0(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \repeat_ctr[1]_i_1__1 
       (.I0(cal_on_tx_debug_out[0]),
        .I1(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \repeat_ctr[2]_i_1__1 
       (.I0(cal_on_tx_debug_out[2]),
        .I1(cal_on_tx_debug_out[1]),
        .I2(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \repeat_ctr[3]_i_3__1 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_4__1 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_4__1_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[0]_i_1__1_n_0 ),
        .Q(cal_on_tx_debug_out[0]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[1]_i_1__1_n_0 ),
        .Q(cal_on_tx_debug_out[1]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[2]_i_1__1_n_0 ),
        .Q(cal_on_tx_debug_out[2]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[3]_i_3__1_n_0 ),
        .Q(cal_on_tx_debug_out[3]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    status_store_i_2__1
       (.I0(p_1_in5_in),
        .I1(p_29_in),
        .I2(Q[2]),
        .I3(p_0_in7_in),
        .I4(Q[1]),
        .O(status_store_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DO_USR_O_reg[47] ),
        .Q(\cpll_cal_state_reg[9]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int_reg[2]_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000004)) 
    txprogdivreset_int_i_2__1
       (.I0(txprogdivreset_int_i_3__1_n_0),
        .I1(txprogdivreset_int_i_4__1_n_0),
        .I2(txprogdivreset_int_i_5__1_n_0),
        .I3(\cpll_cal_state[16]_i_4__1_n_0 ),
        .I4(\cpll_cal_state[16]_i_3__1_n_0 ),
        .O(txprogdivreset_int_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    txprogdivreset_int_i_3__1
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[15] ),
        .I4(\wait_ctr_reg_n_0_[14] ),
        .I5(\wait_ctr_reg_n_0_[16] ),
        .O(txprogdivreset_int_i_3__1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    txprogdivreset_int_i_4__1
       (.I0(\wait_ctr_reg_n_0_[11] ),
        .I1(\wait_ctr_reg_n_0_[12] ),
        .I2(\wait_ctr_reg_n_0_[13] ),
        .I3(\wait_ctr_reg_n_0_[9] ),
        .I4(\wait_ctr_reg_n_0_[8] ),
        .I5(\wait_ctr_reg_n_0_[10] ),
        .O(txprogdivreset_int_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hFE000000)) 
    txprogdivreset_int_i_5__1
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[4] ),
        .I4(\wait_ctr_reg_n_0_[3] ),
        .O(txprogdivreset_int_i_5__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[28]_0 ),
        .Q(txprogdivreset_int),
        .R(SR));
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,NLW_wait_ctr0_carry_CO_UNCONNECTED[3],wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,NLW_wait_ctr0_carry__0_CO_UNCONNECTED[3],wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,NLW_wait_ctr0_carry__1_CO_UNCONNECTED[3],wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \wait_ctr[0]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(Q[0]),
        .I2(p_0_in_0),
        .I3(\wait_ctr_reg_n_0_[0] ),
        .O(\wait_ctr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[10]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__0_n_14),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[10]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[11]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__0_n_13),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[11]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[12]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__0_n_12),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[12]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[13]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__0_n_11),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[13]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[14]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__0_n_10),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[15]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__0_n_9),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[15]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[16]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__0_n_8),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[16]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[17]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__1_n_15),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[17]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[18]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__1_n_14),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[18]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[19]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__1_n_13),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[19]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[1]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry_n_15),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[20]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__1_n_12),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[20]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[21]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__1_n_11),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[21]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[22]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__1_n_10),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[22]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[23]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__1_n_9),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[23]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00020000A8AA0000)) 
    \wait_ctr[24]_i_1__1 
       (.I0(\wait_ctr[24]_i_2__1_n_0 ),
        .I1(Q[7]),
        .I2(\wait_ctr[24]_i_4__1_n_0 ),
        .I3(\cpll_cal_state[16]_i_2__1_n_0 ),
        .I4(\wait_ctr[24]_i_5__1_n_0 ),
        .I5(\cpll_cal_state_reg[15]_0 ),
        .O(\wait_ctr[24]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555551)) 
    \wait_ctr[24]_i_2__1 
       (.I0(SR),
        .I1(\wait_ctr[24]_i_6__1_n_0 ),
        .I2(Q[8]),
        .I3(p_15_in),
        .I4(Q[12]),
        .I5(Q[0]),
        .O(\wait_ctr[24]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[24]_i_3__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__1_n_8),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[24]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_ctr[24]_i_4__1 
       (.I0(p_15_in),
        .I1(Q[8]),
        .O(\wait_ctr[24]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \wait_ctr[24]_i_5__1 
       (.I0(Q[6]),
        .I1(p_14_in),
        .I2(Q[7]),
        .I3(p_15_in),
        .I4(Q[8]),
        .O(\wait_ctr[24]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    \wait_ctr[24]_i_6__1 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(p_14_in),
        .I4(p_0_in_0),
        .I5(\cpll_cal_state_reg[21]_0 [4]),
        .O(\wait_ctr[24]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500000001)) 
    \wait_ctr[24]_i_7__1 
       (.I0(txprogdivreset_int_reg_0),
        .I1(Q[8]),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(p_14_in),
        .I5(Q[6]),
        .O(\wait_ctr[24]_i_7__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[2]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry_n_14),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[2]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[3]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry_n_13),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[3]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[4]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry_n_12),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[4]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[5]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry_n_11),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[5]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[6]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry_n_10),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[6]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[7]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry_n_9),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[8]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry_n_8),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[8]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[9]_i_1__1 
       (.I0(\wait_ctr[24]_i_7__1_n_0 ),
        .I1(wait_ctr0_carry__0_n_15),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[9]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[0]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[10]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[11]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[12]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[13]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[14]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[15]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[16]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[17]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[18]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[19]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[1]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[20]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[21]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[22]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[23]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[24]_i_3__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[2]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[3]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[4]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[5]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[6]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[7]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[8]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__1_n_0 ),
        .D(\wait_ctr[9]_i_1__1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(\wait_ctr[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    wr_i_2__3
       (.I0(p_0_in0_in),
        .I1(p_0_in_0),
        .I2(p_0_in7_in),
        .I3(p_0_in3_in),
        .O(wr_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state_reg[6]_0 ),
        .Q(wr),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    \x0e1_store[14]_i_1__1 
       (.I0(Q[4]),
        .I1(\cpll_cal_state_reg[21]_0 [4]),
        .I2(SR),
        .O(x0e1_store));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_51
   (AS,
    \cpll_cal_state_reg[19]_0 ,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    wr,
    \drp_state_reg[1]_0 ,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \cpll_cal_state_reg[9]_0 ,
    cal_fail_store_reg_0,
    cal_fail_store_reg_1,
    Q,
    \progdiv_cfg_store_reg[15]_0 ,
    \cpll_cal_state_reg[15]_0 ,
    \cpll_cal_state_reg[29]_0 ,
    txprogdivreset_int_reg_0,
    \cpll_cal_state_reg[21]_0 ,
    \addr_i_reg[7] ,
    \addr_i_reg[3] ,
    \addr_i_reg[5] ,
    \addr_i_reg[0] ,
    \addr_i_reg[0]_0 ,
    \cpll_cal_state_reg[13]_0 ,
    cpllpd_int_reg_0,
    freq_counter_rst_reg_0,
    cal_fail_store_reg_2,
    cal_fail_store_reg_3,
    freq_counter_rst_reg_1,
    wr_reg_0,
    status_store_reg_0,
    cal_fail_store_reg_4,
    rd_reg_0,
    i_in_meta_reg,
    \addr_i_reg[27] ,
    \data_i_reg[47] ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    SR,
    \cpll_cal_state_reg[30]_0 ,
    \cpll_cal_state_reg[15]_1 ,
    \cpll_cal_state_reg[14]_0 ,
    i_in_out_reg,
    \drp_state_reg[6]_0 ,
    \drp_state_reg[6]_1 ,
    \cpll_cal_state_reg[28]_0 ,
    \txoutclksel_int_reg[2]_0 ,
    \drp_state_reg[5]_0 ,
    \drp_state_reg[4]_0 ,
    \DO_USR_O_reg[47] ,
    cal_fail_store_reg_5,
    cal_on_tx_drdy,
    drpaddr_in,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    drpwe_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    rst_in_out_reg,
    \DO_USR_O_reg[47]_0 ,
    \DRPADDR_reg[7] ,
    lopt,
    lopt_1);
  output [0:0]AS;
  output \cpll_cal_state_reg[19]_0 ;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output wr;
  output \drp_state_reg[1]_0 ;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \cpll_cal_state_reg[9]_0 ;
  output cal_fail_store_reg_0;
  output cal_fail_store_reg_1;
  output [14:0]Q;
  output \progdiv_cfg_store_reg[15]_0 ;
  output \cpll_cal_state_reg[15]_0 ;
  output \cpll_cal_state_reg[29]_0 ;
  output txprogdivreset_int_reg_0;
  output [4:0]\cpll_cal_state_reg[21]_0 ;
  output \addr_i_reg[7] ;
  output \addr_i_reg[3] ;
  output \addr_i_reg[5] ;
  output \addr_i_reg[0] ;
  output \addr_i_reg[0]_0 ;
  output \cpll_cal_state_reg[13]_0 ;
  output cpllpd_int_reg_0;
  output freq_counter_rst_reg_0;
  output cal_fail_store_reg_2;
  output cal_fail_store_reg_3;
  output freq_counter_rst_reg_1;
  output wr_reg_0;
  output status_store_reg_0;
  output cal_fail_store_reg_4;
  output rd_reg_0;
  output [2:0]i_in_meta_reg;
  output [6:0]\addr_i_reg[27] ;
  output [15:0]\data_i_reg[47] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]SR;
  input \cpll_cal_state_reg[30]_0 ;
  input \cpll_cal_state_reg[15]_1 ;
  input \cpll_cal_state_reg[14]_0 ;
  input i_in_out_reg;
  input \drp_state_reg[6]_0 ;
  input \drp_state_reg[6]_1 ;
  input \cpll_cal_state_reg[28]_0 ;
  input \txoutclksel_int_reg[2]_0 ;
  input \drp_state_reg[5]_0 ;
  input \drp_state_reg[4]_0 ;
  input \DO_USR_O_reg[47] ;
  input cal_fail_store_reg_5;
  input cal_on_tx_drdy;
  input [5:0]drpaddr_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  input [0:0]drpwe_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input rst_in_out_reg;
  input [15:0]\DO_USR_O_reg[47]_0 ;
  input \DRPADDR_reg[7] ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DO_USR_O_reg[47] ;
  wire [15:0]\DO_USR_O_reg[47]_0 ;
  wire \DRPADDR_reg[7] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [14:0]Q;
  wire [0:0]SR;
  wire U_TXOUTCLK_FREQ_COUNTER_n_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_1;
  wire U_TXOUTCLK_FREQ_COUNTER_n_10;
  wire U_TXOUTCLK_FREQ_COUNTER_n_11;
  wire U_TXOUTCLK_FREQ_COUNTER_n_12;
  wire U_TXOUTCLK_FREQ_COUNTER_n_13;
  wire U_TXOUTCLK_FREQ_COUNTER_n_14;
  wire U_TXOUTCLK_FREQ_COUNTER_n_15;
  wire U_TXOUTCLK_FREQ_COUNTER_n_16;
  wire U_TXOUTCLK_FREQ_COUNTER_n_17;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_20;
  wire U_TXOUTCLK_FREQ_COUNTER_n_21;
  wire U_TXOUTCLK_FREQ_COUNTER_n_22;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_42;
  wire U_TXOUTCLK_FREQ_COUNTER_n_7;
  wire U_TXOUTCLK_FREQ_COUNTER_n_8;
  wire U_TXOUTCLK_FREQ_COUNTER_n_9;
  wire \addr_i[2]_i_4__0_n_0 ;
  wire \addr_i[7]_i_2__0_n_0 ;
  wire \addr_i_reg[0] ;
  wire \addr_i_reg[0]_0 ;
  wire [6:0]\addr_i_reg[27] ;
  wire \addr_i_reg[3] ;
  wire \addr_i_reg[5] ;
  wire \addr_i_reg[7] ;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store_reg_0;
  wire cal_fail_store_reg_1;
  wire cal_fail_store_reg_2;
  wire cal_fail_store_reg_3;
  wire cal_fail_store_reg_4;
  wire cal_fail_store_reg_5;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [3:0]cal_on_tx_debug_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire [31:1]cpll_cal_state;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry__0_i_3__0_n_7;
  wire cpll_cal_state2_carry__0_i_4__0_n_0;
  wire cpll_cal_state2_carry__0_i_5__0_n_0;
  wire cpll_cal_state2_carry_i_17__0_n_0;
  wire cpll_cal_state2_carry_i_17__0_n_1;
  wire cpll_cal_state2_carry_i_17__0_n_2;
  wire cpll_cal_state2_carry_i_17__0_n_3;
  wire cpll_cal_state2_carry_i_17__0_n_5;
  wire cpll_cal_state2_carry_i_17__0_n_6;
  wire cpll_cal_state2_carry_i_17__0_n_7;
  wire cpll_cal_state2_carry_i_18__0_n_0;
  wire cpll_cal_state2_carry_i_18__0_n_1;
  wire cpll_cal_state2_carry_i_18__0_n_2;
  wire cpll_cal_state2_carry_i_18__0_n_3;
  wire cpll_cal_state2_carry_i_18__0_n_5;
  wire cpll_cal_state2_carry_i_18__0_n_6;
  wire cpll_cal_state2_carry_i_18__0_n_7;
  wire cpll_cal_state2_carry_i_19__0_n_0;
  wire cpll_cal_state2_carry_i_20__0_n_0;
  wire cpll_cal_state2_carry_i_21__0_n_0;
  wire cpll_cal_state2_carry_i_22__0_n_0;
  wire cpll_cal_state2_carry_i_23__0_n_0;
  wire cpll_cal_state2_carry_i_24__0_n_0;
  wire cpll_cal_state2_carry_i_25__0_n_0;
  wire cpll_cal_state2_carry_i_26__0_n_0;
  wire cpll_cal_state2_carry_i_27__0_n_0;
  wire cpll_cal_state2_carry_i_28__0_n_0;
  wire cpll_cal_state2_carry_i_29__0_n_0;
  wire cpll_cal_state2_carry_i_30__0_n_0;
  wire cpll_cal_state2_carry_i_31__0_n_0;
  wire cpll_cal_state2_carry_i_32__0_n_0;
  wire cpll_cal_state2_carry_i_33__0_n_0;
  wire cpll_cal_state2_carry_i_34__0_n_0;
  wire cpll_cal_state2_carry_n_0;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[10]_i_2__0_n_0 ;
  wire \cpll_cal_state[12]_i_2__0_n_0 ;
  wire \cpll_cal_state[13]_i_3__0_n_0 ;
  wire \cpll_cal_state[13]_i_5__0_n_0 ;
  wire \cpll_cal_state[14]_i_2__0_n_0 ;
  wire \cpll_cal_state[16]_i_2__0_n_0 ;
  wire \cpll_cal_state[16]_i_3__0_n_0 ;
  wire \cpll_cal_state[16]_i_4__0_n_0 ;
  wire \cpll_cal_state[16]_i_5__0_n_0 ;
  wire \cpll_cal_state[16]_i_6__0_n_0 ;
  wire \cpll_cal_state[16]_i_7__0_n_0 ;
  wire \cpll_cal_state[16]_i_8__0_n_0 ;
  wire \cpll_cal_state[17]_i_2__0_n_0 ;
  wire \cpll_cal_state[17]_i_4__0_n_0 ;
  wire \cpll_cal_state[17]_i_5__0_n_0 ;
  wire \cpll_cal_state[17]_i_6__0_n_0 ;
  wire \cpll_cal_state[17]_i_7__0_n_0 ;
  wire \cpll_cal_state[18]_i_2__0_n_0 ;
  wire \cpll_cal_state[18]_i_3__0_n_0 ;
  wire \cpll_cal_state[18]_i_4__0_n_0 ;
  wire \cpll_cal_state[19]_i_2__0_n_0 ;
  wire \cpll_cal_state[19]_i_3__0_n_0 ;
  wire \cpll_cal_state[21]_i_2__0_n_0 ;
  wire \cpll_cal_state[22]_i_3__0_n_0 ;
  wire \cpll_cal_state[23]_i_2__0_n_0 ;
  wire \cpll_cal_state[23]_i_3__0_n_0 ;
  wire \cpll_cal_state[23]_i_4__0_n_0 ;
  wire \cpll_cal_state[23]_i_5__0_n_0 ;
  wire \cpll_cal_state[23]_i_6__0_n_0 ;
  wire \cpll_cal_state[25]_i_2__0_n_0 ;
  wire \cpll_cal_state[26]_i_2__0_n_0 ;
  wire \cpll_cal_state[27]_i_2__0_n_0 ;
  wire \cpll_cal_state[28]_i_2__0_n_0 ;
  wire \cpll_cal_state[28]_i_3__0_n_0 ;
  wire \cpll_cal_state[31]_i_2__0_n_0 ;
  wire \cpll_cal_state[31]_i_3__0_n_0 ;
  wire \cpll_cal_state[31]_i_4__0_n_0 ;
  wire \cpll_cal_state[31]_i_7__0_n_0 ;
  wire \cpll_cal_state[5]_i_2__0_n_0 ;
  wire \cpll_cal_state[8]_i_2__0_n_0 ;
  wire \cpll_cal_state[9]_i_2__0_n_0 ;
  wire \cpll_cal_state_reg[13]_0 ;
  wire \cpll_cal_state_reg[14]_0 ;
  wire \cpll_cal_state_reg[15]_0 ;
  wire \cpll_cal_state_reg[15]_1 ;
  wire \cpll_cal_state_reg[19]_0 ;
  wire [4:0]\cpll_cal_state_reg[21]_0 ;
  wire \cpll_cal_state_reg[28]_0 ;
  wire \cpll_cal_state_reg[29]_0 ;
  wire \cpll_cal_state_reg[30]_0 ;
  wire \cpll_cal_state_reg[9]_0 ;
  wire \cpll_cal_state_reg_n_0_[27] ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire cpllpd_int_reg_0;
  wire cpllreset_int_i_1__0_n_0;
  wire cpllreset_int_i_2__0_n_0;
  wire [4:1]daddr0_in;
  wire \daddr[2]_i_1__3_n_0 ;
  wire \daddr[5]_i_1__3_n_0 ;
  wire \daddr[5]_i_2__0_n_0 ;
  wire \daddr[6]_i_1__3_n_0 ;
  wire \daddr[6]_i_2__0_n_0 ;
  wire \daddr[7]_i_1__1_n_0 ;
  wire \daddr[7]_i_2__0_n_0 ;
  wire [15:0]\data_i_reg[47] ;
  wire [15:0]di_msk;
  wire \di_msk[0]_i_2__0_n_0 ;
  wire \di_msk[10]_i_2__0_n_0 ;
  wire \di_msk[10]_i_3__0_n_0 ;
  wire \di_msk[11]_i_2__0_n_0 ;
  wire \di_msk[11]_i_3__0_n_0 ;
  wire \di_msk[12]_i_2__0_n_0 ;
  wire \di_msk[12]_i_3__0_n_0 ;
  wire \di_msk[13]_i_2__0_n_0 ;
  wire \di_msk[13]_i_3__0_n_0 ;
  wire \di_msk[14]_i_2__0_n_0 ;
  wire \di_msk[14]_i_3__0_n_0 ;
  wire \di_msk[14]_i_4__0_n_0 ;
  wire \di_msk[15]_i_1__0_n_0 ;
  wire \di_msk[15]_i_3__0_n_0 ;
  wire \di_msk[15]_i_4__0_n_0 ;
  wire \di_msk[15]_i_5__0_n_0 ;
  wire \di_msk[1]_i_2__0_n_0 ;
  wire \di_msk[2]_i_2__0_n_0 ;
  wire \di_msk[3]_i_2__0_n_0 ;
  wire \di_msk[4]_i_2__0_n_0 ;
  wire \di_msk[5]_i_2__0_n_0 ;
  wire \di_msk[6]_i_2__0_n_0 ;
  wire \di_msk[7]_i_2__0_n_0 ;
  wire \di_msk[8]_i_2__0_n_0 ;
  wire \di_msk[8]_i_3__0_n_0 ;
  wire \di_msk[9]_i_2__0_n_0 ;
  wire \di_msk[9]_i_3__0_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2__2_n_0 ;
  wire \drp_state[0]_i_3__0_n_0 ;
  wire \drp_state[2]_i_1__3_n_0 ;
  wire \drp_state[5]_i_2__1_n_0 ;
  wire \drp_state[6]_i_2__1_n_0 ;
  wire \drp_state_reg[1]_0 ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[5]_0 ;
  wire \drp_state_reg[6]_0 ;
  wire \drp_state_reg[6]_1 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[3] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpwe_in;
  wire freq_counter_rst_reg_0;
  wire freq_counter_rst_reg_1;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i__carry__0_i_3__1_n_7;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_5__3_n_0;
  wire i__carry_i_17__1_n_0;
  wire i__carry_i_17__1_n_1;
  wire i__carry_i_17__1_n_2;
  wire i__carry_i_17__1_n_3;
  wire i__carry_i_17__1_n_5;
  wire i__carry_i_17__1_n_6;
  wire i__carry_i_17__1_n_7;
  wire i__carry_i_18__1_n_0;
  wire i__carry_i_18__1_n_1;
  wire i__carry_i_18__1_n_2;
  wire i__carry_i_18__1_n_3;
  wire i__carry_i_18__1_n_5;
  wire i__carry_i_18__1_n_6;
  wire i__carry_i_18__1_n_7;
  wire i__carry_i_19__3_n_0;
  wire i__carry_i_20__3_n_0;
  wire i__carry_i_21__3_n_0;
  wire i__carry_i_22__3_n_0;
  wire i__carry_i_23__3_n_0;
  wire i__carry_i_24__3_n_0;
  wire i__carry_i_25__3_n_0;
  wire i__carry_i_26__3_n_0;
  wire i__carry_i_27__3_n_0;
  wire i__carry_i_28__3_n_0;
  wire i__carry_i_29__3_n_0;
  wire i__carry_i_30__3_n_0;
  wire i__carry_i_31__3_n_0;
  wire i__carry_i_32__3_n_0;
  wire i__carry_i_33__3_n_0;
  wire i__carry_i_34__3_n_0;
  wire [2:0]i_in_meta_reg;
  wire i_in_out_reg;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in_0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_1_in5_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in4_in;
  wire p_2_in8_in;
  wire \progclk_sel_store[14]_i_1__0_n_0 ;
  wire \progclk_sel_store[14]_i_2__0_n_0 ;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire \progdiv_cfg_store[15]_i_1__0_n_0 ;
  wire \progdiv_cfg_store[15]_i_2__0_n_0 ;
  wire \progdiv_cfg_store[15]_i_3__0_n_0 ;
  wire \progdiv_cfg_store[15]_i_5__0_n_0 ;
  wire \progdiv_cfg_store_reg[15]_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd_reg_0;
  wire \repeat_ctr[0]_i_1__0_n_0 ;
  wire \repeat_ctr[1]_i_1__0_n_0 ;
  wire \repeat_ctr[2]_i_1__0_n_0 ;
  wire \repeat_ctr[3]_i_3__0_n_0 ;
  wire \repeat_ctr[3]_i_4__0_n_0 ;
  wire rst_in_out_reg;
  wire status_store_reg_0;
  wire [0:0]txoutclk_out;
  wire txoutclkmon;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2]_0 ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_i_3__0_n_0;
  wire txprogdivreset_int_i_4__0_n_0;
  wire txprogdivreset_int_i_5__0_n_0;
  wire txprogdivreset_int_reg_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1__0_n_0 ;
  wire \wait_ctr[10]_i_1__0_n_0 ;
  wire \wait_ctr[11]_i_1__0_n_0 ;
  wire \wait_ctr[12]_i_1__0_n_0 ;
  wire \wait_ctr[13]_i_1__0_n_0 ;
  wire \wait_ctr[14]_i_1__0_n_0 ;
  wire \wait_ctr[15]_i_1__0_n_0 ;
  wire \wait_ctr[16]_i_1__0_n_0 ;
  wire \wait_ctr[17]_i_1__0_n_0 ;
  wire \wait_ctr[18]_i_1__0_n_0 ;
  wire \wait_ctr[19]_i_1__0_n_0 ;
  wire \wait_ctr[1]_i_1__0_n_0 ;
  wire \wait_ctr[20]_i_1__0_n_0 ;
  wire \wait_ctr[21]_i_1__0_n_0 ;
  wire \wait_ctr[22]_i_1__0_n_0 ;
  wire \wait_ctr[23]_i_1__0_n_0 ;
  wire \wait_ctr[24]_i_1__0_n_0 ;
  wire \wait_ctr[24]_i_2__0_n_0 ;
  wire \wait_ctr[24]_i_3__0_n_0 ;
  wire \wait_ctr[24]_i_4__0_n_0 ;
  wire \wait_ctr[24]_i_5__0_n_0 ;
  wire \wait_ctr[24]_i_6__0_n_0 ;
  wire \wait_ctr[24]_i_7__0_n_0 ;
  wire \wait_ctr[2]_i_1__0_n_0 ;
  wire \wait_ctr[3]_i_1__0_n_0 ;
  wire \wait_ctr[4]_i_1__0_n_0 ;
  wire \wait_ctr[5]_i_1__0_n_0 ;
  wire \wait_ctr[6]_i_1__0_n_0 ;
  wire \wait_ctr[7]_i_1__0_n_0 ;
  wire \wait_ctr[8]_i_1__0_n_0 ;
  wire \wait_ctr[9]_i_1__0_n_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_reg_0;
  wire x0e1_store;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [3:3]NLW_cpll_cal_state2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED;
  wire [7:2]NLW_cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED;
  wire [3:3]NLW_cpll_cal_state2_carry_i_17__0_CO_UNCONNECTED;
  wire [3:3]NLW_cpll_cal_state2_carry_i_18__0_CO_UNCONNECTED;
  wire [3:3]\NLW_cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3__1_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3__1_O_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_17__1_CO_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_18__1_CO_UNCONNECTED;
  wire [3:3]NLW_wait_ctr0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_wait_ctr0_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(cal_on_tx_cplllock_out),
        .R(1'b0));
  FDRE USER_TXPRGDIVRESETDONE_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_out_reg),
        .Q(txprgdivresetdone_out),
        .R(1'b0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter_54 U_TXOUTCLK_FREQ_COUNTER
       (.AR(AS),
        .CO(cpll_cal_state2),
        .D({cpll_cal_state[21:20],cpll_cal_state[13]}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21,U_TXOUTCLK_FREQ_COUNTER_n_22}),
        .Q({\cpll_cal_state_reg_n_0_[27] ,p_2_in8_in,p_11_in,p_12_in,Q[9],p_14_in,p_15_in,Q[8:7],Q[5],Q[0]}),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13,U_TXOUTCLK_FREQ_COUNTER_n_14}),
        .SR(SR),
        .cal_fail_store_reg(cal_fail_store_reg_2),
        .cal_fail_store_reg_0(cal_fail_store_reg_3),
        .cpll_cal_state30_out(cpll_cal_state30_out),
        .cpll_cal_state31_out(cpll_cal_state31_out),
        .\cpll_cal_state_reg[0] (\cpll_cal_state[23]_i_2__0_n_0 ),
        .\cpll_cal_state_reg[13] (\cpll_cal_state_reg[13]_0 ),
        .\cpll_cal_state_reg[20] (\cpll_cal_state[23]_i_5__0_n_0 ),
        .\cpll_cal_state_reg[22] (\cpll_cal_state[21]_i_2__0_n_0 ),
        .\cpll_cal_state_reg[2] (\cpll_cal_state[22]_i_3__0_n_0 ),
        .\cpll_cal_state_reg[9] (\cpll_cal_state[13]_i_3__0_n_0 ),
        .\drp_state_reg[6] (\cpll_cal_state_reg[21]_0 [4]),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[17]_0 (cpll_cal_state26_in),
        .i_in_out_reg(\cpll_cal_state_reg[19]_0 ),
        .\repeat_ctr_reg[1] (\cpll_cal_state[13]_i_5__0_n_0 ),
        .\repeat_ctr_reg[3] (U_TXOUTCLK_FREQ_COUNTER_n_0),
        .\repeat_ctr_reg[3]_0 (U_TXOUTCLK_FREQ_COUNTER_n_1),
        .\repeat_ctr_reg[3]_1 (U_TXOUTCLK_FREQ_COUNTER_n_23),
        .\repeat_ctr_reg[3]_2 (U_TXOUTCLK_FREQ_COUNTER_n_24),
        .\repeat_ctr_reg[3]_3 ({U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31,U_TXOUTCLK_FREQ_COUNTER_n_32}),
        .\repeat_ctr_reg[3]_4 ({U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39,U_TXOUTCLK_FREQ_COUNTER_n_40}),
        .\repeat_ctr_reg[3]_5 (U_TXOUTCLK_FREQ_COUNTER_n_41),
        .\repeat_ctr_reg[3]_6 (U_TXOUTCLK_FREQ_COUNTER_n_42),
        .\repeat_ctr_reg[3]_7 (cal_on_tx_debug_out),
        .\repeat_ctr_reg[3]_8 (\repeat_ctr[3]_i_4__0_n_0 ),
        .txoutclkmon(txoutclkmon));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_i[0]_i_1__0 
       (.I0(drpaddr_in[0]),
        .I1(\addr_i_reg[0]_0 ),
        .O(\addr_i_reg[0] ));
  LUT6 #(
    .INIT(64'hFF7FFFFDFFFFFFFF)) 
    \addr_i[2]_i_3__0 
       (.I0(\addr_i[2]_i_4__0_n_0 ),
        .I1(drpaddr_in[3]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\DRPADDR_reg[7] ),
        .O(\addr_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr_i[2]_i_4__0 
       (.I0(Q[0]),
        .I1(drpwe_in),
        .I2(Q[14]),
        .O(\addr_i[2]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[3]_i_1__0 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[7]_i_2__0_n_0 ),
        .O(\addr_i_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[5]_i_1__0 
       (.I0(drpaddr_in[4]),
        .I1(\addr_i[7]_i_2__0_n_0 ),
        .O(\addr_i_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \addr_i[7]_i_1__0 
       (.I0(\addr_i[7]_i_2__0_n_0 ),
        .I1(drpaddr_in[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .O(\addr_i_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \addr_i[7]_i_2__0 
       (.I0(\DRPADDR_reg[7] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .I5(\addr_i[2]_i_4__0_n_0 ),
        .O(\addr_i[7]_i_2__0_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_55 bit_synchronizer_cplllock_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[13],\cpll_cal_state_reg_n_0_[27] ,p_2_in4_in,p_2_in8_in,p_11_in,Q[0]}),
        .SR(SR),
        .USER_CPLLLOCK_OUT_reg(bit_synchronizer_cplllock_inst_n_1),
        .cal_fail_store_reg(cal_fail_store_reg_4),
        .\cpll_cal_state_reg[25] (\cpll_cal_state[28]_i_3__0_n_0 ),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_56 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .txoutclksel_in(txoutclksel_in[0]),
        .txoutclksel_int(txoutclksel_int));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_57 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .txoutclksel_in(txoutclksel_in[1]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_58 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .txoutclksel_in(txoutclksel_in[2]),
        .txoutclksel_int(txoutclksel_int));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_59 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state[31:29],cpll_cal_state[19]}),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q({Q[14:13],\cpll_cal_state_reg_n_0_[29] ,Q[12],\cpll_cal_state_reg_n_0_[27] ,Q[11:10],p_12_in,Q[9],p_14_in,p_15_in,Q[8:7]}),
        .cal_fail_store_reg(cal_fail_store_reg_0),
        .\cpll_cal_state_reg[0] (\cpll_cal_state[23]_i_2__0_n_0 ),
        .\cpll_cal_state_reg[0]_0 (\cpll_cal_state[31]_i_2__0_n_0 ),
        .\cpll_cal_state_reg[17] (\cpll_cal_state[19]_i_3__0_n_0 ),
        .\cpll_cal_state_reg[19] (\cpll_cal_state_reg[19]_0 ),
        .\cpll_cal_state_reg[19]_0 (\cpll_cal_state[19]_i_2__0_n_0 ),
        .\cpll_cal_state_reg[22] (\cpll_cal_state[31]_i_4__0_n_0 ),
        .\cpll_cal_state_reg[23] (\cpll_cal_state_reg[29]_0 ),
        .\cpll_cal_state_reg[28] (\cpll_cal_state[31]_i_7__0_n_0 ),
        .\cpll_cal_state_reg[29] (\cpll_cal_state[31]_i_3__0_n_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(freq_counter_rst_reg_1),
        .\wait_ctr_reg[19] (\cpll_cal_state[16]_i_2__0_n_0 ),
        .\wait_ctr_reg[6] (txprogdivreset_int_reg_0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_60 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .in0(in0),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (bit_synchronizer_txprogdivreset_inst_n_0),
        .txprogdivreset_int(txprogdivreset_int));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT bufg_gt_txoutclkmon_inst
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    cal_fail_store_i_5__0
       (.I0(SR),
        .I1(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I2(\cpll_cal_state[31]_i_2__0_n_0 ),
        .O(cal_fail_store_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cal_fail_store_reg_5),
        .Q(cal_fail_store_reg_0),
        .R(1'b0));
  CARRY8 cpll_cal_state2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_n_0,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,NLW_cpll_cal_state2_carry_CO_UNCONNECTED[3],cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21,U_TXOUTCLK_FREQ_COUNTER_n_22}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13,U_TXOUTCLK_FREQ_COUNTER_n_14}));
  CARRY8 cpll_cal_state2_carry__0
       (.CI(cpll_cal_state2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED[7:1],cpll_cal_state2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_24}),
        .O(NLW_cpll_cal_state2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23}));
  CARRY8 cpll_cal_state2_carry__0_i_3__0
       (.CI(cpll_cal_state2_carry_i_17__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_i_3__0_CO_UNCONNECTED[7:1],cpll_cal_state2_carry__0_i_3__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_cpll_cal_state2_carry__0_i_3__0_O_UNCONNECTED[7:2],cpll_cal_state31_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpll_cal_state2_carry__0_i_4__0_n_0,cpll_cal_state2_carry__0_i_5__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_4__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(cpll_cal_state2_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_5__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(cpll_cal_state2_carry__0_i_5__0_n_0));
  CARRY8 cpll_cal_state2_carry_i_17__0
       (.CI(cpll_cal_state2_carry_i_18__0_n_0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_17__0_n_0,cpll_cal_state2_carry_i_17__0_n_1,cpll_cal_state2_carry_i_17__0_n_2,cpll_cal_state2_carry_i_17__0_n_3,NLW_cpll_cal_state2_carry_i_17__0_CO_UNCONNECTED[3],cpll_cal_state2_carry_i_17__0_n_5,cpll_cal_state2_carry_i_17__0_n_6,cpll_cal_state2_carry_i_17__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state31_out[15:8]),
        .S({cpll_cal_state2_carry_i_19__0_n_0,cpll_cal_state2_carry_i_20__0_n_0,cpll_cal_state2_carry_i_21__0_n_0,cpll_cal_state2_carry_i_22__0_n_0,cpll_cal_state2_carry_i_23__0_n_0,cpll_cal_state2_carry_i_24__0_n_0,cpll_cal_state2_carry_i_25__0_n_0,cpll_cal_state2_carry_i_26__0_n_0}));
  CARRY8 cpll_cal_state2_carry_i_18__0
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_18__0_n_0,cpll_cal_state2_carry_i_18__0_n_1,cpll_cal_state2_carry_i_18__0_n_2,cpll_cal_state2_carry_i_18__0_n_3,NLW_cpll_cal_state2_carry_i_18__0_CO_UNCONNECTED[3],cpll_cal_state2_carry_i_18__0_n_5,cpll_cal_state2_carry_i_18__0_n_6,cpll_cal_state2_carry_i_18__0_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state31_out[7:0]),
        .S({cpll_cal_state2_carry_i_27__0_n_0,cpll_cal_state2_carry_i_28__0_n_0,cpll_cal_state2_carry_i_29__0_n_0,cpll_cal_state2_carry_i_30__0_n_0,cpll_cal_state2_carry_i_31__0_n_0,cpll_cal_state2_carry_i_32__0_n_0,cpll_cal_state2_carry_i_33__0_n_0,cpll_cal_state2_carry_i_34__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_19__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(cpll_cal_state2_carry_i_19__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_20__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(cpll_cal_state2_carry_i_20__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_21__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(cpll_cal_state2_carry_i_21__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_22__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(cpll_cal_state2_carry_i_22__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_23__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(cpll_cal_state2_carry_i_23__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_24__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(cpll_cal_state2_carry_i_24__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_25__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(cpll_cal_state2_carry_i_25__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_26__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(cpll_cal_state2_carry_i_26__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_27__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(cpll_cal_state2_carry_i_27__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_28__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(cpll_cal_state2_carry_i_28__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_29__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(cpll_cal_state2_carry_i_29__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_30__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(cpll_cal_state2_carry_i_30__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_31__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(cpll_cal_state2_carry_i_31__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_32__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(cpll_cal_state2_carry_i_32__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_33__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(cpll_cal_state2_carry_i_33__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_34__0
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(cpll_cal_state2_carry_i_34__0_n_0));
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\NLW_cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED [3],\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39,U_TXOUTCLK_FREQ_COUNTER_n_40}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31,U_TXOUTCLK_FREQ_COUNTER_n_32}));
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_42}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_41}));
  LUT6 #(
    .INIT(64'h0044000000000040)) 
    \cpll_cal_state[10]_i_1__0 
       (.I0(\cpll_cal_state[10]_i_2__0_n_0 ),
        .I1(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I2(p_0_in0_in),
        .I3(p_0_in3_in),
        .I4(Q[4]),
        .I5(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[10]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[10]_i_2__0 
       (.I0(Q[3]),
        .I1(p_1_in5_in),
        .I2(p_25_in),
        .O(\cpll_cal_state[10]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000880020)) 
    \cpll_cal_state[11]_i_1__0 
       (.I0(\cpll_cal_state[12]_i_2__0_n_0 ),
        .I1(\cpll_cal_state_reg[21]_0 [4]),
        .I2(p_0_in_0),
        .I3(Q[4]),
        .I4(p_0_in0_in),
        .I5(p_0_in3_in),
        .O(cpll_cal_state[11]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \cpll_cal_state[12]_i_1__0 
       (.I0(\cpll_cal_state[12]_i_2__0_n_0 ),
        .I1(\cpll_cal_state_reg[21]_0 [4]),
        .I2(Q[4]),
        .I3(p_0_in_0),
        .I4(p_0_in3_in),
        .I5(p_0_in0_in),
        .O(cpll_cal_state[12]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \cpll_cal_state[12]_i_2__0 
       (.I0(Q[3]),
        .I1(p_1_in5_in),
        .I2(p_25_in),
        .I3(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I4(\cpll_cal_state[23]_i_4__0_n_0 ),
        .O(\cpll_cal_state[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpll_cal_state[13]_i_3__0 
       (.I0(Q[4]),
        .I1(p_0_in3_in),
        .I2(p_0_in_0),
        .I3(p_0_in0_in),
        .I4(\cpll_cal_state[10]_i_2__0_n_0 ),
        .O(\cpll_cal_state[13]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[13]_i_4__0 
       (.I0(Q[6]),
        .I1(txprogdivreset_int_reg_0),
        .O(\cpll_cal_state_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cpll_cal_state[13]_i_5__0 
       (.I0(cal_on_tx_debug_out[1]),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[2]),
        .O(\cpll_cal_state[13]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8888888)) 
    \cpll_cal_state[14]_i_1__0 
       (.I0(\cpll_cal_state[23]_i_2__0_n_0 ),
        .I1(\cpll_cal_state[14]_i_2__0_n_0 ),
        .I2(\cpll_cal_state_reg[15]_0 ),
        .I3(Q[7]),
        .I4(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I5(\cpll_cal_state[23]_i_5__0_n_0 ),
        .O(cpll_cal_state[14]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cpll_cal_state[14]_i_2__0 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\cpll_cal_state[13]_i_3__0_n_0 ),
        .I3(txprogdivreset_int_reg_0),
        .O(\cpll_cal_state[14]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h20EC0000)) 
    \cpll_cal_state[15]_i_1__0 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\cpll_cal_state[16]_i_2__0_n_0 ),
        .I3(\cpll_cal_state_reg[15]_0 ),
        .I4(\cpll_cal_state[22]_i_3__0_n_0 ),
        .O(cpll_cal_state[15]));
  LUT6 #(
    .INIT(64'h0000722200000000)) 
    \cpll_cal_state[16]_i_1__0 
       (.I0(Q[8]),
        .I1(\cpll_cal_state[16]_i_2__0_n_0 ),
        .I2(\cpll_cal_state_reg[15]_0 ),
        .I3(p_15_in),
        .I4(Q[7]),
        .I5(\cpll_cal_state[22]_i_3__0_n_0 ),
        .O(cpll_cal_state[16]));
  LUT6 #(
    .INIT(64'h0000001011111111)) 
    \cpll_cal_state[16]_i_2__0 
       (.I0(\cpll_cal_state[16]_i_3__0_n_0 ),
        .I1(\cpll_cal_state[16]_i_4__0_n_0 ),
        .I2(\cpll_cal_state[16]_i_5__0_n_0 ),
        .I3(\cpll_cal_state[16]_i_6__0_n_0 ),
        .I4(\cpll_cal_state[16]_i_7__0_n_0 ),
        .I5(\cpll_cal_state[16]_i_8__0_n_0 ),
        .O(\cpll_cal_state[16]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[16]_i_3__0 
       (.I0(\wait_ctr_reg_n_0_[19] ),
        .I1(\wait_ctr_reg_n_0_[20] ),
        .I2(\wait_ctr_reg_n_0_[17] ),
        .I3(\wait_ctr_reg_n_0_[18] ),
        .O(\cpll_cal_state[16]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[16]_i_4__0 
       (.I0(\wait_ctr_reg_n_0_[21] ),
        .I1(\wait_ctr_reg_n_0_[22] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[23] ),
        .O(\cpll_cal_state[16]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT5 #(
    .INIT(32'h1FFFFFFF)) 
    \cpll_cal_state[16]_i_5__0 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[16]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[16]_i_6__0 
       (.I0(\wait_ctr_reg_n_0_[14] ),
        .I1(\wait_ctr_reg_n_0_[13] ),
        .I2(\wait_ctr_reg_n_0_[11] ),
        .I3(\wait_ctr_reg_n_0_[12] ),
        .O(\cpll_cal_state[16]_i_6__0_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[16]_i_7__0 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[10] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[16]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[16]_i_8__0 
       (.I0(\wait_ctr_reg_n_0_[16] ),
        .I1(\wait_ctr_reg_n_0_[15] ),
        .O(\cpll_cal_state[16]_i_8__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200200022)) 
    \cpll_cal_state[17]_i_1__0 
       (.I0(\cpll_cal_state[17]_i_2__0_n_0 ),
        .I1(Q[8]),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(\cpll_cal_state[18]_i_4__0_n_0 ),
        .I5(\cpll_cal_state_reg[15]_0 ),
        .O(cpll_cal_state[17]));
  LUT6 #(
    .INIT(64'h8888888088888888)) 
    \cpll_cal_state[17]_i_2__0 
       (.I0(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I1(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I2(p_2_in4_in),
        .I3(p_2_in8_in),
        .I4(p_11_in),
        .I5(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[17]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \cpll_cal_state[17]_i_3__0 
       (.I0(\cpll_cal_state[17]_i_4__0_n_0 ),
        .I1(\wait_ctr_reg_n_0_[13] ),
        .I2(\wait_ctr_reg_n_0_[16] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .I4(\wait_ctr_reg_n_0_[15] ),
        .I5(\cpll_cal_state[17]_i_5__0_n_0 ),
        .O(\cpll_cal_state_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    \cpll_cal_state[17]_i_4__0 
       (.I0(\cpll_cal_state[17]_i_6__0_n_0 ),
        .I1(\wait_ctr_reg_n_0_[4] ),
        .I2(\cpll_cal_state[17]_i_7__0_n_0 ),
        .I3(\wait_ctr_reg_n_0_[8] ),
        .I4(\wait_ctr_reg_n_0_[10] ),
        .I5(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[17]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpll_cal_state[17]_i_5__0 
       (.I0(\wait_ctr_reg_n_0_[23] ),
        .I1(\wait_ctr_reg_n_0_[24] ),
        .I2(\wait_ctr_reg_n_0_[22] ),
        .I3(\wait_ctr_reg_n_0_[21] ),
        .I4(\cpll_cal_state[16]_i_3__0_n_0 ),
        .O(\cpll_cal_state[17]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[17]_i_6__0 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .O(\cpll_cal_state[17]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[17]_i_7__0 
       (.I0(\wait_ctr_reg_n_0_[7] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[6] ),
        .O(\cpll_cal_state[17]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \cpll_cal_state[18]_i_1__0 
       (.I0(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I1(\cpll_cal_state[18]_i_2__0_n_0 ),
        .I2(\cpll_cal_state[18]_i_3__0_n_0 ),
        .I3(\cpll_cal_state[23]_i_2__0_n_0 ),
        .I4(\cpll_cal_state[18]_i_4__0_n_0 ),
        .I5(\cpll_cal_state[19]_i_3__0_n_0 ),
        .O(cpll_cal_state[18]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[18]_i_2__0 
       (.I0(p_12_in),
        .I1(p_14_in),
        .I2(Q[9]),
        .O(\cpll_cal_state[18]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cpll_cal_state[18]_i_3__0 
       (.I0(Q[7]),
        .I1(p_15_in),
        .I2(Q[8]),
        .O(\cpll_cal_state[18]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \cpll_cal_state[18]_i_4__0 
       (.I0(p_14_in),
        .I1(\cpll_cal_state[16]_i_2__0_n_0 ),
        .O(\cpll_cal_state[18]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h5557FFFF)) 
    \cpll_cal_state[19]_i_2__0 
       (.I0(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I1(p_12_in),
        .I2(p_14_in),
        .I3(Q[9]),
        .I4(\cpll_cal_state[18]_i_3__0_n_0 ),
        .O(\cpll_cal_state[19]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \cpll_cal_state[19]_i_3__0 
       (.I0(txprogdivreset_int_reg_0),
        .I1(p_14_in),
        .I2(Q[9]),
        .O(\cpll_cal_state[19]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    \cpll_cal_state[1]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[1]));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \cpll_cal_state[21]_i_2__0 
       (.I0(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I1(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I2(p_2_in4_in),
        .I3(p_2_in8_in),
        .I4(p_11_in),
        .I5(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[21]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000000080)) 
    \cpll_cal_state[22]_i_1__0 
       (.I0(\progdiv_cfg_store_reg[15]_0 ),
        .I1(\cpll_cal_state[22]_i_3__0_n_0 ),
        .I2(p_2_in4_in),
        .I3(p_11_in),
        .I4(p_2_in8_in),
        .I5(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[22]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpll_cal_state[22]_i_2__0 
       (.I0(Q[8]),
        .I1(p_15_in),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(p_14_in),
        .I5(p_12_in),
        .O(\progdiv_cfg_store_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cpll_cal_state[22]_i_3__0 
       (.I0(p_29_in),
        .I1(Q[2]),
        .I2(p_0_in7_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\cpll_cal_state[23]_i_4__0_n_0 ),
        .O(\cpll_cal_state[22]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0A00200000002000)) 
    \cpll_cal_state[23]_i_1__0 
       (.I0(\cpll_cal_state[23]_i_2__0_n_0 ),
        .I1(\cpll_cal_state[23]_i_3__0_n_0 ),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .I3(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I4(\cpll_cal_state[23]_i_5__0_n_0 ),
        .I5(p_2_in),
        .O(cpll_cal_state[23]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \cpll_cal_state[23]_i_2__0 
       (.I0(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I1(\cpll_cal_state[31]_i_3__0_n_0 ),
        .I2(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I3(\cpll_cal_state[23]_i_5__0_n_0 ),
        .O(\cpll_cal_state[23]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cpll_cal_state[23]_i_3__0 
       (.I0(p_2_in4_in),
        .I1(p_11_in),
        .I2(p_2_in8_in),
        .I3(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[23]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpll_cal_state[23]_i_4__0 
       (.I0(\cpll_cal_state[23]_i_6__0_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(p_25_in),
        .I4(p_1_in5_in),
        .I5(Q[3]),
        .O(\cpll_cal_state[23]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cpll_cal_state[23]_i_5__0 
       (.I0(\progdiv_cfg_store_reg[15]_0 ),
        .I1(p_11_in),
        .I2(p_2_in8_in),
        .I3(p_2_in4_in),
        .O(\cpll_cal_state[23]_i_5__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[23]_i_6__0 
       (.I0(p_0_in0_in),
        .I1(p_0_in_0),
        .I2(p_0_in3_in),
        .I3(Q[4]),
        .O(\cpll_cal_state[23]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000008080000000)) 
    \cpll_cal_state[24]_i_1__0 
       (.I0(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I1(\cpll_cal_state[31]_i_3__0_n_0 ),
        .I2(\cpll_cal_state[31]_i_4__0_n_0 ),
        .I3(\cpll_cal_state_reg[21]_0 [4]),
        .I4(p_2_in),
        .I5(p_2_in1_in),
        .O(cpll_cal_state[24]));
  LUT6 #(
    .INIT(64'h0040000400400000)) 
    \cpll_cal_state[25]_i_1__0 
       (.I0(\cpll_cal_state[25]_i_2__0_n_0 ),
        .I1(\cpll_cal_state[31]_i_4__0_n_0 ),
        .I2(p_2_in1_in),
        .I3(p_2_in),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[10]),
        .O(cpll_cal_state[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \cpll_cal_state[25]_i_2__0 
       (.I0(p_29_in),
        .I1(Q[2]),
        .I2(p_0_in7_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\cpll_cal_state[31]_i_3__0_n_0 ),
        .O(\cpll_cal_state[25]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \cpll_cal_state[26]_i_1__0 
       (.I0(p_2_in),
        .I1(p_2_in1_in),
        .I2(\cpll_cal_state[31]_i_4__0_n_0 ),
        .I3(\cpll_cal_state[31]_i_3__0_n_0 ),
        .I4(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I5(\cpll_cal_state[26]_i_2__0_n_0 ),
        .O(cpll_cal_state[26]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h3D)) 
    \cpll_cal_state[26]_i_2__0 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(\cpll_cal_state[26]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \cpll_cal_state[27]_i_1__0 
       (.I0(p_2_in),
        .I1(p_2_in1_in),
        .I2(\cpll_cal_state[31]_i_4__0_n_0 ),
        .I3(\cpll_cal_state[31]_i_3__0_n_0 ),
        .I4(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I5(\cpll_cal_state[27]_i_2__0_n_0 ),
        .O(cpll_cal_state[27]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \cpll_cal_state[27]_i_2__0 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(\cpll_cal_state[27]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \cpll_cal_state[28]_i_1__0 
       (.I0(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I1(\cpll_cal_state[31]_i_3__0_n_0 ),
        .I2(\cpll_cal_state[31]_i_4__0_n_0 ),
        .I3(\cpll_cal_state_reg_n_0_[27] ),
        .I4(\cpll_cal_state[28]_i_2__0_n_0 ),
        .I5(\cpll_cal_state[28]_i_3__0_n_0 ),
        .O(cpll_cal_state[28]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[28]_i_2__0 
       (.I0(txprogdivreset_int_reg_0),
        .I1(Q[12]),
        .O(\cpll_cal_state[28]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cpll_cal_state[28]_i_3__0 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(p_2_in1_in),
        .I3(p_2_in),
        .O(\cpll_cal_state[28]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cpll_cal_state[2]_i_1__0 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cpll_cal_state[31]_i_2__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_0_in7_in),
        .I3(Q[2]),
        .I4(p_29_in),
        .O(\cpll_cal_state[31]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpll_cal_state[31]_i_3__0 
       (.I0(\cpll_cal_state[31]_i_7__0_n_0 ),
        .I1(\cpll_cal_state_reg_n_0_[29] ),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[10]),
        .I5(\cpll_cal_state_reg[29]_0 ),
        .O(\cpll_cal_state[31]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \cpll_cal_state[31]_i_4__0 
       (.I0(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I1(p_2_in4_in),
        .I2(p_2_in8_in),
        .I3(p_11_in),
        .I4(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[31]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[31]_i_5__0 
       (.I0(p_2_in),
        .I1(p_2_in1_in),
        .O(\cpll_cal_state_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[31]_i_7__0 
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(\cpll_cal_state_reg_n_0_[27] ),
        .O(\cpll_cal_state[31]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'h0010011100100010)) 
    \cpll_cal_state[3]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_29_in),
        .I3(\cpll_cal_state_reg[9]_0 ),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[2]),
        .O(cpll_cal_state[3]));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \cpll_cal_state[4]_i_1__0 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_29_in),
        .I3(\cpll_cal_state_reg[21]_0 [4]),
        .I4(Q[2]),
        .I5(p_0_in7_in),
        .O(cpll_cal_state[4]));
  LUT6 #(
    .INIT(64'h08080808080808FF)) 
    \cpll_cal_state[5]_i_1__0 
       (.I0(p_1_in5_in),
        .I1(\cpll_cal_state[23]_i_2__0_n_0 ),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .I3(\cpll_cal_state[5]_i_2__0_n_0 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(cpll_cal_state[5]));
  LUT5 #(
    .INIT(32'h00FFBFBF)) 
    \cpll_cal_state[5]_i_2__0 
       (.I0(Q[2]),
        .I1(p_0_in7_in),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .I3(\cpll_cal_state_reg[9]_0 ),
        .I4(p_29_in),
        .O(\cpll_cal_state[5]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[6]_i_1__0 
       (.I0(\cpll_cal_state_reg[21]_0 [4]),
        .I1(\cpll_cal_state[23]_i_2__0_n_0 ),
        .I2(p_1_in5_in),
        .O(cpll_cal_state[6]));
  LUT6 #(
    .INIT(64'h0020022200200020)) 
    \cpll_cal_state[7]_i_1__0 
       (.I0(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I1(p_1_in5_in),
        .I2(p_25_in),
        .I3(\cpll_cal_state_reg[9]_0 ),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[3]),
        .O(cpll_cal_state[7]));
  LUT6 #(
    .INIT(64'h0400000404000000)) 
    \cpll_cal_state[8]_i_1__0 
       (.I0(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I1(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I2(\cpll_cal_state[8]_i_2__0_n_0 ),
        .I3(\cpll_cal_state_reg[21]_0 [4]),
        .I4(Q[3]),
        .I5(p_0_in3_in),
        .O(cpll_cal_state[8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[8]_i_2__0 
       (.I0(p_25_in),
        .I1(p_1_in5_in),
        .O(\cpll_cal_state[8]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT5 #(
    .INIT(32'h8A888888)) 
    \cpll_cal_state[9]_i_1__0 
       (.I0(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I1(\cpll_cal_state[9]_i_2__0_n_0 ),
        .I2(p_1_in5_in),
        .I3(p_25_in),
        .I4(\cpll_cal_state_reg[9]_0 ),
        .O(cpll_cal_state[9]));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \cpll_cal_state[9]_i_2__0 
       (.I0(p_25_in),
        .I1(p_1_in5_in),
        .I2(Q[3]),
        .I3(p_0_in3_in),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[4]),
        .O(\cpll_cal_state[9]_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[10]),
        .Q(p_0_in0_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[11]),
        .Q(p_0_in_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[12]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[13]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[14]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[15]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[16]),
        .Q(p_15_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[17]),
        .Q(p_14_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[18]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[19]),
        .Q(p_12_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[20]),
        .Q(p_11_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[21]),
        .Q(p_2_in8_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[22]),
        .Q(p_2_in4_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[23]),
        .Q(p_2_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[24]),
        .Q(p_2_in1_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[25]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[26]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[27]),
        .Q(\cpll_cal_state_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[28]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[2]),
        .Q(p_29_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[30]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[31]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[3]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[4]),
        .Q(p_0_in7_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[5]),
        .Q(p_1_in5_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[6]),
        .Q(p_25_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[7]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[8]),
        .Q(p_0_in3_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[9]),
        .Q(Q[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    cpllpd_int_i_2__0
       (.I0(\cpll_cal_state[23]_i_6__0_n_0 ),
        .I1(p_25_in),
        .I2(p_1_in5_in),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(\cpll_cal_state[31]_i_2__0_n_0 ),
        .O(cpllpd_int_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[14]_0 ),
        .Q(cal_on_tx_cpllpd_out),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFAFF00002222)) 
    cpllreset_int_i_1__0
       (.I0(Q[8]),
        .I1(\cpll_cal_state[16]_i_2__0_n_0 ),
        .I2(\cpll_cal_state_reg[15]_0 ),
        .I3(p_15_in),
        .I4(cpllreset_int_i_2__0_n_0),
        .I5(cal_on_tx_cpllreset_out),
        .O(cpllreset_int_i_1__0_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    cpllreset_int_i_2__0
       (.I0(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I1(Q[5]),
        .I2(\cpll_cal_state[13]_i_3__0_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(cpllreset_int_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1__0_n_0),
        .Q(cal_on_tx_cpllreset_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \daddr[1]_i_1__2 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2__0_n_0 ),
        .I2(Q[2]),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1__3 
       (.I0(daddr0_in[3]),
        .I1(p_0_in3_in),
        .I2(Q[11]),
        .I3(p_1_in5_in),
        .I4(p_2_in4_in),
        .O(\daddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1__2 
       (.I0(p_0_in7_in),
        .I1(Q[10]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(p_2_in8_in),
        .I5(Q[0]),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \daddr[4]_i_1__2 
       (.I0(daddr0_in[3]),
        .I1(Q[2]),
        .I2(p_2_in1_in),
        .I3(p_0_in0_in),
        .I4(\daddr[5]_i_2__0_n_0 ),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h1111111555555555)) 
    \daddr[5]_i_1__3 
       (.I0(Q[0]),
        .I1(\daddr[5]_i_2__0_n_0 ),
        .I2(p_0_in0_in),
        .I3(p_2_in1_in),
        .I4(Q[2]),
        .I5(\daddr[6]_i_2__0_n_0 ),
        .O(\daddr[5]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \daddr[5]_i_2__0 
       (.I0(p_2_in4_in),
        .I1(p_1_in5_in),
        .I2(Q[11]),
        .I3(p_0_in3_in),
        .O(\daddr[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__3 
       (.I0(Q[0]),
        .I1(p_2_in4_in),
        .I2(p_1_in5_in),
        .I3(Q[11]),
        .I4(p_0_in3_in),
        .I5(\daddr[6]_i_2__0_n_0 ),
        .O(\daddr[6]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2__0 
       (.I0(p_2_in8_in),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[10]),
        .I4(p_0_in7_in),
        .O(\daddr[6]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \daddr[7]_i_1__1 
       (.I0(Q[3]),
        .I1(p_0_in_0),
        .I2(p_2_in),
        .I3(daddr0_in[1]),
        .O(\daddr[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2__0 
       (.I0(Q[0]),
        .I1(p_0_in7_in),
        .I2(Q[10]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(p_2_in8_in),
        .O(\daddr[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[1]),
        .Q(\addr_i_reg[27] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(\daddr[2]_i_1__3_n_0 ),
        .Q(\addr_i_reg[27] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[3]),
        .Q(\addr_i_reg[27] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(daddr0_in[4]),
        .Q(\addr_i_reg[27] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(\daddr[5]_i_1__3_n_0 ),
        .Q(\addr_i_reg[27] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(\daddr[6]_i_1__3_n_0 ),
        .Q(\addr_i_reg[27] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1__1_n_0 ),
        .D(\daddr[7]_i_2__0_n_0 ),
        .Q(\addr_i_reg[27] [6]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\drp_state_reg[5]_0 ),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'h00000000EAEA00EA)) 
    \di_msk[0]_i_1__0 
       (.I0(\di_msk[0]_i_2__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[0] ),
        .I2(\di_msk[10]_i_2__0_n_0 ),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[0] ),
        .I5(\di_msk[8]_i_3__0_n_0 ),
        .O(di_msk[0]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[0]_i_2__0 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[0] ),
        .I3(\di_msk[14]_i_3__0_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    \di_msk[10]_i_1__0 
       (.I0(\di_msk[10]_i_2__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[10] ),
        .I2(p_0_in7_in),
        .I3(\progclk_sel_store_reg_n_0_[10] ),
        .I4(\di_msk[14]_i_3__0_n_0 ),
        .I5(\di_msk[10]_i_3__0_n_0 ),
        .O(di_msk[10]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \di_msk[10]_i_2__0 
       (.I0(p_0_in_0),
        .I1(p_0_in0_in),
        .I2(p_2_in),
        .I3(p_0_in3_in),
        .O(\di_msk[10]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \di_msk[10]_i_3__0 
       (.I0(Q[0]),
        .I1(p_0_in3_in),
        .I2(p_0_in7_in),
        .I3(p_2_in),
        .I4(p_2_in1_in),
        .O(\di_msk[10]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAA00A2)) 
    \di_msk[11]_i_1__0 
       (.I0(\di_msk[11]_i_2__0_n_0 ),
        .I1(\di_msk[11]_i_3__0_n_0 ),
        .I2(p_2_in),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[11] ),
        .I5(Q[0]),
        .O(di_msk[11]));
  LUT6 #(
    .INIT(64'hB8B8B8B8BABABBB8)) 
    \di_msk[11]_i_2__0 
       (.I0(\progdiv_cfg_store_reg_n_0_[11] ),
        .I1(p_0_in3_in),
        .I2(p_0_in0_in),
        .I3(p_2_in1_in),
        .I4(p_2_in),
        .I5(p_0_in_0),
        .O(\di_msk[11]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[11]_i_3__0 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .O(\di_msk[11]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFAEAA)) 
    \di_msk[12]_i_1__0 
       (.I0(p_0_in7_in),
        .I1(p_0_in0_in),
        .I2(p_0_in3_in),
        .I3(\x0e1_store_reg_n_0_[12] ),
        .I4(\di_msk[12]_i_2__0_n_0 ),
        .I5(\di_msk[12]_i_3__0_n_0 ),
        .O(di_msk[12]));
  LUT6 #(
    .INIT(64'hF000F000F000F0E4)) 
    \di_msk[12]_i_2__0 
       (.I0(p_2_in),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(p_0_in3_in),
        .I4(p_0_in_0),
        .I5(p_0_in0_in),
        .O(\di_msk[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDCCCCDDDDCCCF)) 
    \di_msk[12]_i_3__0 
       (.I0(\progclk_sel_store_reg_n_0_[12] ),
        .I1(Q[0]),
        .I2(p_0_in0_in),
        .I3(\cpll_cal_state_reg[29]_0 ),
        .I4(p_0_in7_in),
        .I5(p_0_in3_in),
        .O(\di_msk[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h4440444044400000)) 
    \di_msk[13]_i_1__0 
       (.I0(\di_msk[13]_i_2__0_n_0 ),
        .I1(\di_msk[14]_i_4__0_n_0 ),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(\di_msk[14]_i_3__0_n_0 ),
        .I4(\progdiv_cfg_store_reg_n_0_[13] ),
        .I5(\di_msk[13]_i_3__0_n_0 ),
        .O(di_msk[13]));
  LUT5 #(
    .INIT(32'h04150404)) 
    \di_msk[13]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(\x0e1_store_reg_n_0_[13] ),
        .I4(p_0_in0_in),
        .O(\di_msk[13]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \di_msk[13]_i_3__0 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(p_0_in7_in),
        .I3(p_0_in_0),
        .I4(p_0_in0_in),
        .O(\di_msk[13]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \di_msk[14]_i_1__0 
       (.I0(\di_msk[14]_i_2__0_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[14] ),
        .I2(\di_msk[14]_i_3__0_n_0 ),
        .I3(\di_msk[14]_i_4__0_n_0 ),
        .O(di_msk[14]));
  LUT6 #(
    .INIT(64'hFFFDFFFDFF0D0000)) 
    \di_msk[14]_i_2__0 
       (.I0(p_0_in0_in),
        .I1(\x0e1_store_reg_n_0_[14] ),
        .I2(p_0_in3_in),
        .I3(p_0_in7_in),
        .I4(\di_msk[13]_i_3__0_n_0 ),
        .I5(\progdiv_cfg_store_reg_n_0_[14] ),
        .O(\di_msk[14]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \di_msk[14]_i_3__0 
       (.I0(p_0_in7_in),
        .I1(p_0_in_0),
        .I2(p_2_in),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .O(\di_msk[14]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \di_msk[14]_i_4__0 
       (.I0(Q[0]),
        .I1(\cpll_cal_state_reg[29]_0 ),
        .I2(p_0_in0_in),
        .I3(p_0_in_0),
        .I4(p_0_in7_in),
        .I5(p_0_in3_in),
        .O(\di_msk[14]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555155555555)) 
    \di_msk[15]_i_1__0 
       (.I0(SR),
        .I1(\di_msk[15]_i_3__0_n_0 ),
        .I2(Q[0]),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\di_msk[15]_i_4__0_n_0 ),
        .O(\di_msk[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBABFBAA)) 
    \di_msk[15]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(p_0_in0_in),
        .I2(p_0_in3_in),
        .I3(\progdiv_cfg_store_reg_n_0_[15] ),
        .I4(p_0_in_0),
        .I5(\di_msk[15]_i_5__0_n_0 ),
        .O(di_msk[15]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[15]_i_3__0 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\di_msk[15]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \di_msk[15]_i_4__0 
       (.I0(p_0_in3_in),
        .I1(p_0_in0_in),
        .I2(p_2_in),
        .I3(p_0_in_0),
        .O(\di_msk[15]_i_4__0_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \di_msk[15]_i_5__0 
       (.I0(Q[0]),
        .I1(p_0_in3_in),
        .I2(p_0_in7_in),
        .I3(p_0_in_0),
        .I4(p_2_in),
        .O(\di_msk[15]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \di_msk[1]_i_1__0 
       (.I0(\progclk_sel_store_reg_n_0_[1] ),
        .I1(\di_msk[14]_i_3__0_n_0 ),
        .I2(\di_msk[1]_i_2__0_n_0 ),
        .I3(\progdiv_cfg_store_reg_n_0_[1] ),
        .I4(\di_msk[13]_i_3__0_n_0 ),
        .I5(\di_msk[14]_i_4__0_n_0 ),
        .O(di_msk[1]));
  LUT5 #(
    .INIT(32'hFBEAFBFB)) 
    \di_msk[1]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(\x0e1_store_reg_n_0_[1] ),
        .I4(p_0_in0_in),
        .O(\di_msk[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEA00EA)) 
    \di_msk[2]_i_1__0 
       (.I0(\di_msk[2]_i_2__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[2] ),
        .I2(\di_msk[10]_i_2__0_n_0 ),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[2] ),
        .I5(\di_msk[8]_i_3__0_n_0 ),
        .O(di_msk[2]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[2]_i_2__0 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[2] ),
        .I3(\di_msk[14]_i_3__0_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[2] ),
        .O(\di_msk[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0C)) 
    \di_msk[3]_i_1__0 
       (.I0(\di_msk[14]_i_3__0_n_0 ),
        .I1(\di_msk[3]_i_2__0_n_0 ),
        .I2(p_0_in7_in),
        .I3(\progclk_sel_store_reg_n_0_[3] ),
        .I4(\di_msk[8]_i_3__0_n_0 ),
        .O(di_msk[3]));
  LUT6 #(
    .INIT(64'hF0F0FF40F0F00040)) 
    \di_msk[3]_i_2__0 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(\progdiv_cfg_store_reg_n_0_[3] ),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .I5(\x0e1_store_reg_n_0_[3] ),
        .O(\di_msk[3]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0C)) 
    \di_msk[4]_i_1__0 
       (.I0(\di_msk[14]_i_3__0_n_0 ),
        .I1(\di_msk[4]_i_2__0_n_0 ),
        .I2(p_0_in7_in),
        .I3(\progclk_sel_store_reg_n_0_[4] ),
        .I4(\di_msk[8]_i_3__0_n_0 ),
        .O(di_msk[4]));
  LUT6 #(
    .INIT(64'hF0F0FF40F0F00040)) 
    \di_msk[4]_i_2__0 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(\progdiv_cfg_store_reg_n_0_[4] ),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \di_msk[5]_i_1__0 
       (.I0(\progclk_sel_store_reg_n_0_[5] ),
        .I1(\di_msk[14]_i_3__0_n_0 ),
        .I2(\di_msk[5]_i_2__0_n_0 ),
        .I3(\progdiv_cfg_store_reg_n_0_[5] ),
        .I4(\di_msk[13]_i_3__0_n_0 ),
        .I5(\di_msk[14]_i_4__0_n_0 ),
        .O(di_msk[5]));
  LUT5 #(
    .INIT(32'hFBEAFBFB)) 
    \di_msk[5]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(\x0e1_store_reg_n_0_[5] ),
        .I4(p_0_in0_in),
        .O(\di_msk[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \di_msk[6]_i_1__0 
       (.I0(\progclk_sel_store_reg_n_0_[6] ),
        .I1(\di_msk[14]_i_3__0_n_0 ),
        .I2(\di_msk[6]_i_2__0_n_0 ),
        .I3(\progdiv_cfg_store_reg_n_0_[6] ),
        .I4(\di_msk[13]_i_3__0_n_0 ),
        .I5(\di_msk[14]_i_4__0_n_0 ),
        .O(di_msk[6]));
  LUT5 #(
    .INIT(32'hFBEAFBFB)) 
    \di_msk[6]_i_2__0 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(\x0e1_store_reg_n_0_[6] ),
        .I4(p_0_in0_in),
        .O(\di_msk[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEA00EA)) 
    \di_msk[7]_i_1__0 
       (.I0(\di_msk[7]_i_2__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[7] ),
        .I2(\di_msk[10]_i_2__0_n_0 ),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[7] ),
        .I5(\di_msk[8]_i_3__0_n_0 ),
        .O(di_msk[7]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[7]_i_2__0 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[7] ),
        .I3(\di_msk[14]_i_3__0_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[7] ),
        .O(\di_msk[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00EA00EA000000EA)) 
    \di_msk[8]_i_1__0 
       (.I0(\di_msk[8]_i_2__0_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[8] ),
        .I2(\di_msk[10]_i_2__0_n_0 ),
        .I3(\di_msk[8]_i_3__0_n_0 ),
        .I4(p_0_in7_in),
        .I5(\progclk_sel_store_reg_n_0_[8] ),
        .O(di_msk[8]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[8]_i_2__0 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[8] ),
        .I3(\di_msk[14]_i_3__0_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \di_msk[8]_i_3__0 
       (.I0(Q[0]),
        .I1(p_0_in0_in),
        .I2(p_2_in1_in),
        .I3(p_2_in),
        .I4(p_0_in7_in),
        .I5(p_0_in3_in),
        .O(\di_msk[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000000D000D0C)) 
    \di_msk[9]_i_1__0 
       (.I0(\di_msk[14]_i_3__0_n_0 ),
        .I1(\di_msk[9]_i_2__0_n_0 ),
        .I2(Q[0]),
        .I3(\progclk_sel_store_reg_n_0_[9] ),
        .I4(p_0_in7_in),
        .I5(\di_msk[9]_i_3__0_n_0 ),
        .O(di_msk[9]));
  LUT6 #(
    .INIT(64'hF0F0FF40F0F00040)) 
    \di_msk[9]_i_2__0 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(\progdiv_cfg_store_reg_n_0_[9] ),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \di_msk[9]_i_3__0 
       (.I0(p_0_in3_in),
        .I1(p_0_in7_in),
        .I2(p_2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(\di_msk[9]_i_3__0_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[0]),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[10]),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[11]),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[12]),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[13]),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[14]),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[15]),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[1]),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[2]),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[3]),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[4]),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[5]),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[6]),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[7]),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[8]),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1__0_n_0 ),
        .D(di_msk[9]),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\data_i_reg[47] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\data_i_reg[47] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\data_i_reg[47] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\data_i_reg[47] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\data_i_reg[47] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\data_i_reg[47] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\data_i_reg[47] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\data_i_reg[47] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\data_i_reg[47] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\data_i_reg[47] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\data_i_reg[47] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\data_i_reg[47] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\data_i_reg[47] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\data_i_reg[47] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\data_i_reg[47] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\data_i_reg[47] [9]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \drp_state[0]_i_1__2 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(\drp_state_reg_n_0_[0] ),
        .I2(wr),
        .I3(\drp_state[0]_i_2__2_n_0 ),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(\drp_state[0]_i_3__0_n_0 ),
        .O(drp_state[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[0]_i_2__2 
       (.I0(\cpll_cal_state_reg[21]_0 [2]),
        .I1(\cpll_cal_state_reg[21]_0 [3]),
        .O(\drp_state[0]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \drp_state[0]_i_3__0 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[3] ),
        .I2(\cpll_cal_state_reg[21]_0 [0]),
        .I3(\cpll_cal_state_reg[21]_0 [1]),
        .O(\drp_state[0]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1__1 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \drp_state[2]_i_1__3 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\cpll_cal_state_reg[21]_0 [0]),
        .I2(cal_on_tx_drdy),
        .I3(\cpll_cal_state_reg[21]_0 [1]),
        .O(\drp_state[2]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \drp_state[3]_i_1__0 
       (.I0(\cpll_cal_state_reg[21]_0 [0]),
        .I1(\cpll_cal_state_reg[21]_0 [1]),
        .I2(cal_on_tx_drdy),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg[1]_0 ),
        .O(drp_state[3]));
  LUT6 #(
    .INIT(64'h4040404040404F40)) 
    \drp_state[4]_i_1__1 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(wr),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[3] ),
        .I4(\cpll_cal_state_reg[21]_0 [0]),
        .I5(\cpll_cal_state_reg[21]_0 [1]),
        .O(drp_state[4]));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    \drp_state[5]_i_1__1 
       (.I0(\cpll_cal_state_reg[21]_0 [3]),
        .I1(cal_on_tx_drdy),
        .I2(\cpll_cal_state_reg[21]_0 [2]),
        .I3(\drp_state[5]_i_2__1_n_0 ),
        .I4(\drp_state_reg_n_0_[3] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[5]_i_2__1 
       (.I0(\cpll_cal_state_reg[21]_0 [0]),
        .I1(\cpll_cal_state_reg[21]_0 [1]),
        .O(\drp_state[5]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \drp_state[6]_i_1__2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state[6]_i_2__1_n_0 ),
        .O(drp_state[6]));
  LUT6 #(
    .INIT(64'hFFFF55FFFFFF55CF)) 
    \drp_state[6]_i_2__1 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(\cpll_cal_state_reg[21]_0 [2]),
        .I2(\cpll_cal_state_reg[21]_0 [3]),
        .I3(\cpll_cal_state_reg[21]_0 [1]),
        .I4(\cpll_cal_state_reg[21]_0 [0]),
        .I5(\drp_state_reg_n_0_[3] ),
        .O(\drp_state[6]_i_2__1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .PRE(SR),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[1]),
        .Q(\cpll_cal_state_reg[21]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\drp_state[2]_i_1__3_n_0 ),
        .Q(\cpll_cal_state_reg[21]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[3]),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[4]),
        .Q(\cpll_cal_state_reg[21]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[5]),
        .Q(\cpll_cal_state_reg[21]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[6]),
        .Q(\cpll_cal_state_reg[21]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\drp_state_reg[4]_0 ),
        .Q(cal_on_tx_drpwe_out));
  LUT6 #(
    .INIT(64'h00000000DF000000)) 
    freq_counter_rst_i_3__0
       (.I0(\cpll_cal_state[16]_i_2__0_n_0 ),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I4(\cpll_cal_state[23]_i_4__0_n_0 ),
        .I5(SR),
        .O(freq_counter_rst_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[15]_1 ),
        .Q(AS),
        .R(1'b0));
  CARRY8 i__carry__0_i_3__1
       (.CI(i__carry_i_17__1_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3__1_CO_UNCONNECTED[7:1],i__carry__0_i_3__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3__1_O_UNCONNECTED[7:2],cpll_cal_state30_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__2_n_0,i__carry__0_i_5__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__3_n_0));
  CARRY8 i__carry_i_17__1
       (.CI(i__carry_i_18__1_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17__1_n_0,i__carry_i_17__1_n_1,i__carry_i_17__1_n_2,i__carry_i_17__1_n_3,NLW_i__carry_i_17__1_CO_UNCONNECTED[3],i__carry_i_17__1_n_5,i__carry_i_17__1_n_6,i__carry_i_17__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state30_out[15:8]),
        .S({i__carry_i_19__3_n_0,i__carry_i_20__3_n_0,i__carry_i_21__3_n_0,i__carry_i_22__3_n_0,i__carry_i_23__3_n_0,i__carry_i_24__3_n_0,i__carry_i_25__3_n_0,i__carry_i_26__3_n_0}));
  CARRY8 i__carry_i_18__1
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18__1_n_0,i__carry_i_18__1_n_1,i__carry_i_18__1_n_2,i__carry_i_18__1_n_3,NLW_i__carry_i_18__1_CO_UNCONNECTED[3],i__carry_i_18__1_n_5,i__carry_i_18__1_n_6,i__carry_i_18__1_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state30_out[7:0]),
        .S({i__carry_i_27__3_n_0,i__carry_i_28__3_n_0,i__carry_i_29__3_n_0,i__carry_i_30__3_n_0,i__carry_i_31__3_n_0,i__carry_i_32__3_n_0,i__carry_i_33__3_n_0,i__carry_i_34__3_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__3
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[30]_0 ),
        .Q(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .R(SR));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(i_in_meta_reg[0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(i_in_meta_reg[1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(i_in_meta_reg[2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \progclk_sel_store[14]_i_1__0 
       (.I0(\progclk_sel_store[14]_i_2__0_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_29_in),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(SR),
        .O(\progclk_sel_store[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \progclk_sel_store[14]_i_2__0 
       (.I0(Q[2]),
        .I1(\progdiv_cfg_store_reg[15]_0 ),
        .I2(p_11_in),
        .I3(p_2_in8_in),
        .I4(p_0_in7_in),
        .I5(\cpll_cal_state[23]_i_4__0_n_0 ),
        .O(\progclk_sel_store[14]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000F20000)) 
    \progdiv_cfg_store[15]_i_1__0 
       (.I0(\progdiv_cfg_store[15]_i_3__0_n_0 ),
        .I1(\cpll_cal_state[23]_i_3__0_n_0 ),
        .I2(Q[3]),
        .I3(\cpll_cal_state[8]_i_2__0_n_0 ),
        .I4(\cpll_cal_state[31]_i_2__0_n_0 ),
        .I5(rst_in_out_reg),
        .O(\progdiv_cfg_store[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \progdiv_cfg_store[15]_i_2__0 
       (.I0(\progdiv_cfg_store[15]_i_5__0_n_0 ),
        .I1(p_0_in0_in),
        .I2(p_0_in_0),
        .I3(p_0_in3_in),
        .I4(Q[4]),
        .I5(\progdiv_cfg_store_reg[15]_0 ),
        .O(\progdiv_cfg_store[15]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \progdiv_cfg_store[15]_i_3__0 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(p_0_in3_in),
        .I4(p_0_in_0),
        .I5(p_0_in0_in),
        .O(\progdiv_cfg_store[15]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \progdiv_cfg_store[15]_i_5__0 
       (.I0(p_2_in8_in),
        .I1(p_11_in),
        .I2(Q[3]),
        .I3(\DO_USR_O_reg[47]_0 [15]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\progdiv_cfg_store[15]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\progdiv_cfg_store[15]_i_2__0_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1__0_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2__0
       (.I0(p_2_in8_in),
        .I1(Q[1]),
        .I2(p_2_in4_in),
        .I3(p_1_in5_in),
        .O(rd_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state_reg[6]_1 ),
        .Q(\drp_state_reg[1]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \repeat_ctr[0]_i_1__0 
       (.I0(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \repeat_ctr[1]_i_1__0 
       (.I0(cal_on_tx_debug_out[0]),
        .I1(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \repeat_ctr[2]_i_1__0 
       (.I0(cal_on_tx_debug_out[2]),
        .I1(cal_on_tx_debug_out[1]),
        .I2(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \repeat_ctr[3]_i_3__0 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_4__0 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_4__0_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[0]_i_1__0_n_0 ),
        .Q(cal_on_tx_debug_out[0]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[1]_i_1__0_n_0 ),
        .Q(cal_on_tx_debug_out[1]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[2]_i_1__0_n_0 ),
        .Q(cal_on_tx_debug_out[2]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[3]_i_3__0_n_0 ),
        .Q(cal_on_tx_debug_out[3]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    status_store_i_2__0
       (.I0(p_1_in5_in),
        .I1(p_29_in),
        .I2(Q[2]),
        .I3(p_0_in7_in),
        .I4(Q[1]),
        .O(status_store_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DO_USR_O_reg[47] ),
        .Q(\cpll_cal_state_reg[9]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int_reg[2]_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000004)) 
    txprogdivreset_int_i_2__0
       (.I0(txprogdivreset_int_i_3__0_n_0),
        .I1(txprogdivreset_int_i_4__0_n_0),
        .I2(txprogdivreset_int_i_5__0_n_0),
        .I3(\cpll_cal_state[16]_i_4__0_n_0 ),
        .I4(\cpll_cal_state[16]_i_3__0_n_0 ),
        .O(txprogdivreset_int_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    txprogdivreset_int_i_3__0
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[15] ),
        .I4(\wait_ctr_reg_n_0_[14] ),
        .I5(\wait_ctr_reg_n_0_[16] ),
        .O(txprogdivreset_int_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    txprogdivreset_int_i_4__0
       (.I0(\wait_ctr_reg_n_0_[11] ),
        .I1(\wait_ctr_reg_n_0_[12] ),
        .I2(\wait_ctr_reg_n_0_[13] ),
        .I3(\wait_ctr_reg_n_0_[9] ),
        .I4(\wait_ctr_reg_n_0_[8] ),
        .I5(\wait_ctr_reg_n_0_[10] ),
        .O(txprogdivreset_int_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hFE000000)) 
    txprogdivreset_int_i_5__0
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[4] ),
        .I4(\wait_ctr_reg_n_0_[3] ),
        .O(txprogdivreset_int_i_5__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[28]_0 ),
        .Q(txprogdivreset_int),
        .R(SR));
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,NLW_wait_ctr0_carry_CO_UNCONNECTED[3],wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,NLW_wait_ctr0_carry__0_CO_UNCONNECTED[3],wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,NLW_wait_ctr0_carry__1_CO_UNCONNECTED[3],wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \wait_ctr[0]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(Q[0]),
        .I2(p_0_in_0),
        .I3(\wait_ctr_reg_n_0_[0] ),
        .O(\wait_ctr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[10]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__0_n_14),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[10]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[11]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__0_n_13),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[12]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__0_n_12),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[12]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[13]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__0_n_11),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[13]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[14]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__0_n_10),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[15]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__0_n_9),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[15]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[16]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__0_n_8),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[16]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[17]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__1_n_15),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[17]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[18]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__1_n_14),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[18]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[19]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__1_n_13),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[19]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[1]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry_n_15),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[20]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__1_n_12),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[20]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[21]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__1_n_11),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[21]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[22]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__1_n_10),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[22]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[23]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__1_n_9),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[23]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00020000A8AA0000)) 
    \wait_ctr[24]_i_1__0 
       (.I0(\wait_ctr[24]_i_2__0_n_0 ),
        .I1(Q[7]),
        .I2(\wait_ctr[24]_i_4__0_n_0 ),
        .I3(\cpll_cal_state[16]_i_2__0_n_0 ),
        .I4(\wait_ctr[24]_i_5__0_n_0 ),
        .I5(\cpll_cal_state_reg[15]_0 ),
        .O(\wait_ctr[24]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555551)) 
    \wait_ctr[24]_i_2__0 
       (.I0(SR),
        .I1(\wait_ctr[24]_i_6__0_n_0 ),
        .I2(Q[8]),
        .I3(p_15_in),
        .I4(Q[12]),
        .I5(Q[0]),
        .O(\wait_ctr[24]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[24]_i_3__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__1_n_8),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[24]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_ctr[24]_i_4__0 
       (.I0(p_15_in),
        .I1(Q[8]),
        .O(\wait_ctr[24]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \wait_ctr[24]_i_5__0 
       (.I0(Q[6]),
        .I1(p_14_in),
        .I2(Q[7]),
        .I3(p_15_in),
        .I4(Q[8]),
        .O(\wait_ctr[24]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    \wait_ctr[24]_i_6__0 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(p_14_in),
        .I4(p_0_in_0),
        .I5(\cpll_cal_state_reg[21]_0 [4]),
        .O(\wait_ctr[24]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500000001)) 
    \wait_ctr[24]_i_7__0 
       (.I0(txprogdivreset_int_reg_0),
        .I1(Q[8]),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(p_14_in),
        .I5(Q[6]),
        .O(\wait_ctr[24]_i_7__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[2]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry_n_14),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[3]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry_n_13),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[4]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry_n_12),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[5]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry_n_11),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[6]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry_n_10),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[7]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry_n_9),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[7]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[8]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry_n_8),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[8]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[9]_i_1__0 
       (.I0(\wait_ctr[24]_i_7__0_n_0 ),
        .I1(wait_ctr0_carry__0_n_15),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[9]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[0]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[10]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[11]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[12]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[13]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[14]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[15]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[16]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[17]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[18]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[19]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[1]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[20]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[21]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[22]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[23]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[24]_i_3__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[2]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[3]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[4]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[5]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[6]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[7]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[8]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2__0_n_0 ),
        .D(\wait_ctr[9]_i_1__0_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(\wait_ctr[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    wr_i_2__1
       (.I0(p_0_in0_in),
        .I1(p_0_in_0),
        .I2(p_0_in7_in),
        .I3(p_0_in3_in),
        .O(wr_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state_reg[6]_0 ),
        .Q(wr),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    \x0e1_store[14]_i_1__0 
       (.I0(Q[4]),
        .I1(\cpll_cal_state_reg[21]_0 [4]),
        .I2(SR),
        .O(x0e1_store));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_tx_70
   (AS,
    \cpll_cal_state_reg[19]_0 ,
    GTHE4_CHANNEL_TXPROGDIVRESET,
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ,
    cal_on_tx_cpllpd_out,
    cal_on_tx_cpllreset_out,
    txprgdivresetdone_out,
    cal_on_tx_cplllock_out,
    wr,
    \drp_state_reg[1]_0 ,
    txprogdivreset_int,
    txoutclksel_int,
    cal_on_tx_drpen_out,
    cal_on_tx_drpwe_out,
    \cpll_cal_state_reg[9]_0 ,
    cal_fail_store_reg_0,
    cal_fail_store_reg_1,
    Q,
    \progdiv_cfg_store_reg[15]_0 ,
    \cpll_cal_state_reg[15]_0 ,
    \cpll_cal_state_reg[29]_0 ,
    txprogdivreset_int_reg_0,
    \cpll_cal_state_reg[21]_0 ,
    \addr_i_reg[7] ,
    \addr_i_reg[3] ,
    \addr_i_reg[5] ,
    \addr_i_reg[0] ,
    \addr_i_reg[0]_0 ,
    \cpll_cal_state_reg[13]_0 ,
    cpllpd_int_reg_0,
    freq_counter_rst_reg_0,
    cal_fail_store_reg_2,
    cal_fail_store_reg_3,
    freq_counter_rst_reg_1,
    wr_reg_0,
    status_store_reg_0,
    cal_fail_store_reg_4,
    rd_reg_0,
    i_in_meta_reg,
    \addr_i_reg[27] ,
    \data_i_reg[47] ,
    GTHE4_CHANNEL_CPLLLOCK,
    in0,
    GTHE4_CHANNEL_TXPRGDIVRESETDONE,
    txoutclksel_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_userclk_tx_reset_in,
    txoutclk_out,
    drpclk_in,
    SR,
    \cpll_cal_state_reg[30]_0 ,
    \cpll_cal_state_reg[15]_1 ,
    \cpll_cal_state_reg[14]_0 ,
    i_in_out_reg,
    \drp_state_reg[6]_0 ,
    \drp_state_reg[6]_1 ,
    \cpll_cal_state_reg[28]_0 ,
    \txoutclksel_int_reg[2]_0 ,
    \drp_state_reg[5]_0 ,
    \drp_state_reg[4]_0 ,
    \DO_USR_O_reg[47] ,
    cal_fail_store_reg_5,
    cal_on_tx_drdy,
    drpaddr_in,
    \gen_cal_rx_en.cpll_cal_state_reg[27] ,
    drpwe_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    rst_in_out_reg,
    \DO_USR_O_reg[47]_0 ,
    \DRPADDR_reg[7] ,
    lopt,
    lopt_1);
  output [0:0]AS;
  output \cpll_cal_state_reg[19]_0 ;
  output [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  output \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ;
  output cal_on_tx_cpllpd_out;
  output cal_on_tx_cpllreset_out;
  output [0:0]txprgdivresetdone_out;
  output cal_on_tx_cplllock_out;
  output wr;
  output \drp_state_reg[1]_0 ;
  output txprogdivreset_int;
  output [0:0]txoutclksel_int;
  output cal_on_tx_drpen_out;
  output cal_on_tx_drpwe_out;
  output \cpll_cal_state_reg[9]_0 ;
  output cal_fail_store_reg_0;
  output cal_fail_store_reg_1;
  output [14:0]Q;
  output \progdiv_cfg_store_reg[15]_0 ;
  output \cpll_cal_state_reg[15]_0 ;
  output \cpll_cal_state_reg[29]_0 ;
  output txprogdivreset_int_reg_0;
  output [4:0]\cpll_cal_state_reg[21]_0 ;
  output \addr_i_reg[7] ;
  output \addr_i_reg[3] ;
  output \addr_i_reg[5] ;
  output \addr_i_reg[0] ;
  output \addr_i_reg[0]_0 ;
  output \cpll_cal_state_reg[13]_0 ;
  output cpllpd_int_reg_0;
  output freq_counter_rst_reg_0;
  output cal_fail_store_reg_2;
  output cal_fail_store_reg_3;
  output freq_counter_rst_reg_1;
  output wr_reg_0;
  output status_store_reg_0;
  output cal_fail_store_reg_4;
  output rd_reg_0;
  output [2:0]i_in_meta_reg;
  output [6:0]\addr_i_reg[27] ;
  output [15:0]\data_i_reg[47] ;
  input [0:0]GTHE4_CHANNEL_CPLLLOCK;
  input in0;
  input [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  input [2:0]txoutclksel_in;
  input [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]txoutclk_out;
  input [0:0]drpclk_in;
  input [0:0]SR;
  input \cpll_cal_state_reg[30]_0 ;
  input \cpll_cal_state_reg[15]_1 ;
  input \cpll_cal_state_reg[14]_0 ;
  input i_in_out_reg;
  input \drp_state_reg[6]_0 ;
  input \drp_state_reg[6]_1 ;
  input \cpll_cal_state_reg[28]_0 ;
  input \txoutclksel_int_reg[2]_0 ;
  input \drp_state_reg[5]_0 ;
  input \drp_state_reg[4]_0 ;
  input \DO_USR_O_reg[47] ;
  input cal_fail_store_reg_5;
  input cal_on_tx_drdy;
  input [5:0]drpaddr_in;
  input \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  input [0:0]drpwe_in;
  input [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input rst_in_out_reg;
  input [15:0]\DO_USR_O_reg[47]_0 ;
  input \DRPADDR_reg[7] ;
  input lopt;
  input lopt_1;

  wire [0:0]AS;
  wire \DO_USR_O_reg[47] ;
  wire [15:0]\DO_USR_O_reg[47]_0 ;
  wire \DRPADDR_reg[7] ;
  wire [0:0]GTHE4_CHANNEL_CPLLLOCK;
  wire [0:0]GTHE4_CHANNEL_TXPRGDIVRESETDONE;
  wire [0:0]GTHE4_CHANNEL_TXPROGDIVRESET;
  wire [14:0]Q;
  wire [0:0]SR;
  wire U_TXOUTCLK_FREQ_COUNTER_n_0;
  wire U_TXOUTCLK_FREQ_COUNTER_n_1;
  wire U_TXOUTCLK_FREQ_COUNTER_n_10;
  wire U_TXOUTCLK_FREQ_COUNTER_n_11;
  wire U_TXOUTCLK_FREQ_COUNTER_n_12;
  wire U_TXOUTCLK_FREQ_COUNTER_n_13;
  wire U_TXOUTCLK_FREQ_COUNTER_n_14;
  wire U_TXOUTCLK_FREQ_COUNTER_n_15;
  wire U_TXOUTCLK_FREQ_COUNTER_n_16;
  wire U_TXOUTCLK_FREQ_COUNTER_n_17;
  wire U_TXOUTCLK_FREQ_COUNTER_n_18;
  wire U_TXOUTCLK_FREQ_COUNTER_n_19;
  wire U_TXOUTCLK_FREQ_COUNTER_n_20;
  wire U_TXOUTCLK_FREQ_COUNTER_n_21;
  wire U_TXOUTCLK_FREQ_COUNTER_n_22;
  wire U_TXOUTCLK_FREQ_COUNTER_n_23;
  wire U_TXOUTCLK_FREQ_COUNTER_n_24;
  wire U_TXOUTCLK_FREQ_COUNTER_n_25;
  wire U_TXOUTCLK_FREQ_COUNTER_n_26;
  wire U_TXOUTCLK_FREQ_COUNTER_n_27;
  wire U_TXOUTCLK_FREQ_COUNTER_n_28;
  wire U_TXOUTCLK_FREQ_COUNTER_n_29;
  wire U_TXOUTCLK_FREQ_COUNTER_n_30;
  wire U_TXOUTCLK_FREQ_COUNTER_n_31;
  wire U_TXOUTCLK_FREQ_COUNTER_n_32;
  wire U_TXOUTCLK_FREQ_COUNTER_n_33;
  wire U_TXOUTCLK_FREQ_COUNTER_n_34;
  wire U_TXOUTCLK_FREQ_COUNTER_n_35;
  wire U_TXOUTCLK_FREQ_COUNTER_n_36;
  wire U_TXOUTCLK_FREQ_COUNTER_n_37;
  wire U_TXOUTCLK_FREQ_COUNTER_n_38;
  wire U_TXOUTCLK_FREQ_COUNTER_n_39;
  wire U_TXOUTCLK_FREQ_COUNTER_n_40;
  wire U_TXOUTCLK_FREQ_COUNTER_n_41;
  wire U_TXOUTCLK_FREQ_COUNTER_n_42;
  wire U_TXOUTCLK_FREQ_COUNTER_n_7;
  wire U_TXOUTCLK_FREQ_COUNTER_n_8;
  wire U_TXOUTCLK_FREQ_COUNTER_n_9;
  wire \addr_i[2]_i_4_n_0 ;
  wire \addr_i[7]_i_2_n_0 ;
  wire \addr_i_reg[0] ;
  wire \addr_i_reg[0]_0 ;
  wire [6:0]\addr_i_reg[27] ;
  wire \addr_i_reg[3] ;
  wire \addr_i_reg[5] ;
  wire \addr_i_reg[7] ;
  wire bit_synchronizer_cplllock_inst_n_1;
  wire bit_synchronizer_txoutclksel_inst0_n_0;
  wire bit_synchronizer_txoutclksel_inst1_n_0;
  wire bit_synchronizer_txoutclksel_inst2_n_0;
  wire bit_synchronizer_txprogdivreset_inst_n_0;
  wire cal_fail_store_reg_0;
  wire cal_fail_store_reg_1;
  wire cal_fail_store_reg_2;
  wire cal_fail_store_reg_3;
  wire cal_fail_store_reg_4;
  wire cal_fail_store_reg_5;
  wire cal_on_tx_cplllock_out;
  wire cal_on_tx_cpllpd_out;
  wire cal_on_tx_cpllreset_out;
  wire [3:0]cal_on_tx_debug_out;
  wire cal_on_tx_drdy;
  wire cal_on_tx_drpen_out;
  wire cal_on_tx_drpwe_out;
  wire [31:1]cpll_cal_state;
  wire cpll_cal_state2;
  wire cpll_cal_state26_in;
  wire cpll_cal_state2_carry__0_i_3_n_7;
  wire cpll_cal_state2_carry__0_i_4_n_0;
  wire cpll_cal_state2_carry__0_i_5_n_0;
  wire cpll_cal_state2_carry_i_17_n_0;
  wire cpll_cal_state2_carry_i_17_n_1;
  wire cpll_cal_state2_carry_i_17_n_2;
  wire cpll_cal_state2_carry_i_17_n_3;
  wire cpll_cal_state2_carry_i_17_n_5;
  wire cpll_cal_state2_carry_i_17_n_6;
  wire cpll_cal_state2_carry_i_17_n_7;
  wire cpll_cal_state2_carry_i_18_n_0;
  wire cpll_cal_state2_carry_i_18_n_1;
  wire cpll_cal_state2_carry_i_18_n_2;
  wire cpll_cal_state2_carry_i_18_n_3;
  wire cpll_cal_state2_carry_i_18_n_5;
  wire cpll_cal_state2_carry_i_18_n_6;
  wire cpll_cal_state2_carry_i_18_n_7;
  wire cpll_cal_state2_carry_i_19_n_0;
  wire cpll_cal_state2_carry_i_20_n_0;
  wire cpll_cal_state2_carry_i_21_n_0;
  wire cpll_cal_state2_carry_i_22_n_0;
  wire cpll_cal_state2_carry_i_23_n_0;
  wire cpll_cal_state2_carry_i_24_n_0;
  wire cpll_cal_state2_carry_i_25_n_0;
  wire cpll_cal_state2_carry_i_26_n_0;
  wire cpll_cal_state2_carry_i_27_n_0;
  wire cpll_cal_state2_carry_i_28_n_0;
  wire cpll_cal_state2_carry_i_29_n_0;
  wire cpll_cal_state2_carry_i_30_n_0;
  wire cpll_cal_state2_carry_i_31_n_0;
  wire cpll_cal_state2_carry_i_32_n_0;
  wire cpll_cal_state2_carry_i_33_n_0;
  wire cpll_cal_state2_carry_i_34_n_0;
  wire cpll_cal_state2_carry_n_0;
  wire cpll_cal_state2_carry_n_1;
  wire cpll_cal_state2_carry_n_2;
  wire cpll_cal_state2_carry_n_3;
  wire cpll_cal_state2_carry_n_5;
  wire cpll_cal_state2_carry_n_6;
  wire cpll_cal_state2_carry_n_7;
  wire \cpll_cal_state2_inferred__0/i__carry_n_0 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_1 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_2 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_3 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_5 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_6 ;
  wire \cpll_cal_state2_inferred__0/i__carry_n_7 ;
  wire [17:0]cpll_cal_state30_out;
  wire [17:0]cpll_cal_state31_out;
  wire \cpll_cal_state[10]_i_2_n_0 ;
  wire \cpll_cal_state[12]_i_2_n_0 ;
  wire \cpll_cal_state[13]_i_3_n_0 ;
  wire \cpll_cal_state[13]_i_5_n_0 ;
  wire \cpll_cal_state[14]_i_2_n_0 ;
  wire \cpll_cal_state[16]_i_2_n_0 ;
  wire \cpll_cal_state[16]_i_3_n_0 ;
  wire \cpll_cal_state[16]_i_4_n_0 ;
  wire \cpll_cal_state[16]_i_5_n_0 ;
  wire \cpll_cal_state[16]_i_6_n_0 ;
  wire \cpll_cal_state[16]_i_7_n_0 ;
  wire \cpll_cal_state[16]_i_8_n_0 ;
  wire \cpll_cal_state[17]_i_2_n_0 ;
  wire \cpll_cal_state[17]_i_4_n_0 ;
  wire \cpll_cal_state[17]_i_5_n_0 ;
  wire \cpll_cal_state[17]_i_6_n_0 ;
  wire \cpll_cal_state[17]_i_7_n_0 ;
  wire \cpll_cal_state[18]_i_2_n_0 ;
  wire \cpll_cal_state[18]_i_3_n_0 ;
  wire \cpll_cal_state[18]_i_4_n_0 ;
  wire \cpll_cal_state[19]_i_2_n_0 ;
  wire \cpll_cal_state[19]_i_3_n_0 ;
  wire \cpll_cal_state[21]_i_2_n_0 ;
  wire \cpll_cal_state[22]_i_3_n_0 ;
  wire \cpll_cal_state[23]_i_2_n_0 ;
  wire \cpll_cal_state[23]_i_3_n_0 ;
  wire \cpll_cal_state[23]_i_4_n_0 ;
  wire \cpll_cal_state[23]_i_5_n_0 ;
  wire \cpll_cal_state[23]_i_6_n_0 ;
  wire \cpll_cal_state[25]_i_2_n_0 ;
  wire \cpll_cal_state[26]_i_2_n_0 ;
  wire \cpll_cal_state[27]_i_2_n_0 ;
  wire \cpll_cal_state[28]_i_2_n_0 ;
  wire \cpll_cal_state[28]_i_3_n_0 ;
  wire \cpll_cal_state[31]_i_2_n_0 ;
  wire \cpll_cal_state[31]_i_3_n_0 ;
  wire \cpll_cal_state[31]_i_4_n_0 ;
  wire \cpll_cal_state[31]_i_7_n_0 ;
  wire \cpll_cal_state[5]_i_2_n_0 ;
  wire \cpll_cal_state[8]_i_2_n_0 ;
  wire \cpll_cal_state[9]_i_2_n_0 ;
  wire \cpll_cal_state_reg[13]_0 ;
  wire \cpll_cal_state_reg[14]_0 ;
  wire \cpll_cal_state_reg[15]_0 ;
  wire \cpll_cal_state_reg[15]_1 ;
  wire \cpll_cal_state_reg[19]_0 ;
  wire [4:0]\cpll_cal_state_reg[21]_0 ;
  wire \cpll_cal_state_reg[28]_0 ;
  wire \cpll_cal_state_reg[29]_0 ;
  wire \cpll_cal_state_reg[30]_0 ;
  wire \cpll_cal_state_reg[9]_0 ;
  wire \cpll_cal_state_reg_n_0_[27] ;
  wire \cpll_cal_state_reg_n_0_[29] ;
  wire cpllpd_int_reg_0;
  wire cpllreset_int_i_1_n_0;
  wire cpllreset_int_i_2_n_0;
  wire [4:1]daddr0_in;
  wire \daddr[2]_i_1__2_n_0 ;
  wire \daddr[5]_i_1__2_n_0 ;
  wire \daddr[5]_i_2_n_0 ;
  wire \daddr[6]_i_1__2_n_0 ;
  wire \daddr[6]_i_2_n_0 ;
  wire \daddr[7]_i_1_n_0 ;
  wire \daddr[7]_i_2_n_0 ;
  wire [15:0]\data_i_reg[47] ;
  wire [15:0]di_msk;
  wire \di_msk[0]_i_2_n_0 ;
  wire \di_msk[10]_i_2_n_0 ;
  wire \di_msk[10]_i_3_n_0 ;
  wire \di_msk[11]_i_2_n_0 ;
  wire \di_msk[11]_i_3_n_0 ;
  wire \di_msk[12]_i_2_n_0 ;
  wire \di_msk[12]_i_3_n_0 ;
  wire \di_msk[13]_i_2_n_0 ;
  wire \di_msk[13]_i_3_n_0 ;
  wire \di_msk[14]_i_2_n_0 ;
  wire \di_msk[14]_i_3_n_0 ;
  wire \di_msk[14]_i_4_n_0 ;
  wire \di_msk[15]_i_1_n_0 ;
  wire \di_msk[15]_i_3_n_0 ;
  wire \di_msk[15]_i_4_n_0 ;
  wire \di_msk[15]_i_5_n_0 ;
  wire \di_msk[1]_i_2_n_0 ;
  wire \di_msk[2]_i_2_n_0 ;
  wire \di_msk[3]_i_2_n_0 ;
  wire \di_msk[4]_i_2_n_0 ;
  wire \di_msk[5]_i_2_n_0 ;
  wire \di_msk[6]_i_2_n_0 ;
  wire \di_msk[7]_i_2_n_0 ;
  wire \di_msk[8]_i_2_n_0 ;
  wire \di_msk[8]_i_3_n_0 ;
  wire \di_msk[9]_i_2_n_0 ;
  wire \di_msk[9]_i_3_n_0 ;
  wire \di_msk_reg_n_0_[0] ;
  wire \di_msk_reg_n_0_[10] ;
  wire \di_msk_reg_n_0_[11] ;
  wire \di_msk_reg_n_0_[12] ;
  wire \di_msk_reg_n_0_[13] ;
  wire \di_msk_reg_n_0_[14] ;
  wire \di_msk_reg_n_0_[15] ;
  wire \di_msk_reg_n_0_[1] ;
  wire \di_msk_reg_n_0_[2] ;
  wire \di_msk_reg_n_0_[3] ;
  wire \di_msk_reg_n_0_[4] ;
  wire \di_msk_reg_n_0_[5] ;
  wire \di_msk_reg_n_0_[6] ;
  wire \di_msk_reg_n_0_[7] ;
  wire \di_msk_reg_n_0_[8] ;
  wire \di_msk_reg_n_0_[9] ;
  wire [6:0]drp_state;
  wire \drp_state[0]_i_2__0_n_0 ;
  wire \drp_state[0]_i_3_n_0 ;
  wire \drp_state[2]_i_1__2_n_0 ;
  wire \drp_state[5]_i_2_n_0 ;
  wire \drp_state[6]_i_2_n_0 ;
  wire \drp_state_reg[1]_0 ;
  wire \drp_state_reg[4]_0 ;
  wire \drp_state_reg[5]_0 ;
  wire \drp_state_reg[6]_0 ;
  wire \drp_state_reg[6]_1 ;
  wire \drp_state_reg_n_0_[0] ;
  wire \drp_state_reg_n_0_[3] ;
  wire [5:0]drpaddr_in;
  wire [0:0]drpclk_in;
  wire [0:0]drpwe_in;
  wire freq_counter_rst_reg_0;
  wire freq_counter_rst_reg_1;
  wire \gen_cal_rx_en.cpll_cal_state_reg[27] ;
  wire [0:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  wire [17:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  wire [0:0]gtwiz_userclk_tx_reset_in;
  wire i__carry__0_i_3_n_7;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_5__2_n_0;
  wire i__carry_i_17_n_0;
  wire i__carry_i_17_n_1;
  wire i__carry_i_17_n_2;
  wire i__carry_i_17_n_3;
  wire i__carry_i_17_n_5;
  wire i__carry_i_17_n_6;
  wire i__carry_i_17_n_7;
  wire i__carry_i_18_n_0;
  wire i__carry_i_18_n_1;
  wire i__carry_i_18_n_2;
  wire i__carry_i_18_n_3;
  wire i__carry_i_18_n_5;
  wire i__carry_i_18_n_6;
  wire i__carry_i_18_n_7;
  wire i__carry_i_19__2_n_0;
  wire i__carry_i_20__2_n_0;
  wire i__carry_i_21__2_n_0;
  wire i__carry_i_22__2_n_0;
  wire i__carry_i_23__2_n_0;
  wire i__carry_i_24__2_n_0;
  wire i__carry_i_25__2_n_0;
  wire i__carry_i_26__2_n_0;
  wire i__carry_i_27__2_n_0;
  wire i__carry_i_28__2_n_0;
  wire i__carry_i_29__2_n_0;
  wire i__carry_i_30__2_n_0;
  wire i__carry_i_31__2_n_0;
  wire i__carry_i_32__2_n_0;
  wire i__carry_i_33__2_n_0;
  wire i__carry_i_34__2_n_0;
  wire [2:0]i_in_meta_reg;
  wire i_in_out_reg;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ;
  wire p_0_in0_in;
  wire p_0_in3_in;
  wire p_0_in7_in;
  wire p_0_in_0;
  wire p_11_in;
  wire p_12_in;
  wire p_14_in;
  wire p_15_in;
  wire p_1_in5_in;
  wire p_25_in;
  wire p_29_in;
  wire p_2_in;
  wire p_2_in1_in;
  wire p_2_in4_in;
  wire p_2_in8_in;
  wire \progclk_sel_store[14]_i_1_n_0 ;
  wire \progclk_sel_store[14]_i_2_n_0 ;
  wire \progclk_sel_store_reg_n_0_[0] ;
  wire \progclk_sel_store_reg_n_0_[10] ;
  wire \progclk_sel_store_reg_n_0_[11] ;
  wire \progclk_sel_store_reg_n_0_[12] ;
  wire \progclk_sel_store_reg_n_0_[13] ;
  wire \progclk_sel_store_reg_n_0_[14] ;
  wire \progclk_sel_store_reg_n_0_[1] ;
  wire \progclk_sel_store_reg_n_0_[2] ;
  wire \progclk_sel_store_reg_n_0_[3] ;
  wire \progclk_sel_store_reg_n_0_[4] ;
  wire \progclk_sel_store_reg_n_0_[5] ;
  wire \progclk_sel_store_reg_n_0_[6] ;
  wire \progclk_sel_store_reg_n_0_[7] ;
  wire \progclk_sel_store_reg_n_0_[8] ;
  wire \progclk_sel_store_reg_n_0_[9] ;
  wire \progdiv_cfg_store[15]_i_1_n_0 ;
  wire \progdiv_cfg_store[15]_i_2_n_0 ;
  wire \progdiv_cfg_store[15]_i_3_n_0 ;
  wire \progdiv_cfg_store[15]_i_5_n_0 ;
  wire \progdiv_cfg_store_reg[15]_0 ;
  wire \progdiv_cfg_store_reg_n_0_[0] ;
  wire \progdiv_cfg_store_reg_n_0_[10] ;
  wire \progdiv_cfg_store_reg_n_0_[11] ;
  wire \progdiv_cfg_store_reg_n_0_[12] ;
  wire \progdiv_cfg_store_reg_n_0_[13] ;
  wire \progdiv_cfg_store_reg_n_0_[14] ;
  wire \progdiv_cfg_store_reg_n_0_[15] ;
  wire \progdiv_cfg_store_reg_n_0_[1] ;
  wire \progdiv_cfg_store_reg_n_0_[2] ;
  wire \progdiv_cfg_store_reg_n_0_[3] ;
  wire \progdiv_cfg_store_reg_n_0_[4] ;
  wire \progdiv_cfg_store_reg_n_0_[5] ;
  wire \progdiv_cfg_store_reg_n_0_[6] ;
  wire \progdiv_cfg_store_reg_n_0_[7] ;
  wire \progdiv_cfg_store_reg_n_0_[8] ;
  wire \progdiv_cfg_store_reg_n_0_[9] ;
  wire rd_reg_0;
  wire \repeat_ctr[0]_i_1_n_0 ;
  wire \repeat_ctr[1]_i_1_n_0 ;
  wire \repeat_ctr[2]_i_1_n_0 ;
  wire \repeat_ctr[3]_i_3_n_0 ;
  wire \repeat_ctr[3]_i_4_n_0 ;
  wire rst_in_out_reg;
  wire status_store_reg_0;
  wire [0:0]txoutclk_out;
  wire txoutclkmon;
  wire [2:0]txoutclksel_in;
  wire [0:0]txoutclksel_int;
  wire \txoutclksel_int_reg[2]_0 ;
  wire [0:0]txprgdivresetdone_out;
  wire txprogdivreset_int;
  wire txprogdivreset_int_i_3_n_0;
  wire txprogdivreset_int_i_4_n_0;
  wire txprogdivreset_int_i_5_n_0;
  wire txprogdivreset_int_reg_0;
  wire wait_ctr0_carry__0_n_0;
  wire wait_ctr0_carry__0_n_1;
  wire wait_ctr0_carry__0_n_10;
  wire wait_ctr0_carry__0_n_11;
  wire wait_ctr0_carry__0_n_12;
  wire wait_ctr0_carry__0_n_13;
  wire wait_ctr0_carry__0_n_14;
  wire wait_ctr0_carry__0_n_15;
  wire wait_ctr0_carry__0_n_2;
  wire wait_ctr0_carry__0_n_3;
  wire wait_ctr0_carry__0_n_5;
  wire wait_ctr0_carry__0_n_6;
  wire wait_ctr0_carry__0_n_7;
  wire wait_ctr0_carry__0_n_8;
  wire wait_ctr0_carry__0_n_9;
  wire wait_ctr0_carry__1_n_1;
  wire wait_ctr0_carry__1_n_10;
  wire wait_ctr0_carry__1_n_11;
  wire wait_ctr0_carry__1_n_12;
  wire wait_ctr0_carry__1_n_13;
  wire wait_ctr0_carry__1_n_14;
  wire wait_ctr0_carry__1_n_15;
  wire wait_ctr0_carry__1_n_2;
  wire wait_ctr0_carry__1_n_3;
  wire wait_ctr0_carry__1_n_5;
  wire wait_ctr0_carry__1_n_6;
  wire wait_ctr0_carry__1_n_7;
  wire wait_ctr0_carry__1_n_8;
  wire wait_ctr0_carry__1_n_9;
  wire wait_ctr0_carry_n_0;
  wire wait_ctr0_carry_n_1;
  wire wait_ctr0_carry_n_10;
  wire wait_ctr0_carry_n_11;
  wire wait_ctr0_carry_n_12;
  wire wait_ctr0_carry_n_13;
  wire wait_ctr0_carry_n_14;
  wire wait_ctr0_carry_n_15;
  wire wait_ctr0_carry_n_2;
  wire wait_ctr0_carry_n_3;
  wire wait_ctr0_carry_n_5;
  wire wait_ctr0_carry_n_6;
  wire wait_ctr0_carry_n_7;
  wire wait_ctr0_carry_n_8;
  wire wait_ctr0_carry_n_9;
  wire \wait_ctr[0]_i_1_n_0 ;
  wire \wait_ctr[10]_i_1_n_0 ;
  wire \wait_ctr[11]_i_1_n_0 ;
  wire \wait_ctr[12]_i_1_n_0 ;
  wire \wait_ctr[13]_i_1_n_0 ;
  wire \wait_ctr[14]_i_1_n_0 ;
  wire \wait_ctr[15]_i_1_n_0 ;
  wire \wait_ctr[16]_i_1_n_0 ;
  wire \wait_ctr[17]_i_1_n_0 ;
  wire \wait_ctr[18]_i_1_n_0 ;
  wire \wait_ctr[19]_i_1_n_0 ;
  wire \wait_ctr[1]_i_1_n_0 ;
  wire \wait_ctr[20]_i_1_n_0 ;
  wire \wait_ctr[21]_i_1_n_0 ;
  wire \wait_ctr[22]_i_1_n_0 ;
  wire \wait_ctr[23]_i_1_n_0 ;
  wire \wait_ctr[24]_i_1_n_0 ;
  wire \wait_ctr[24]_i_2_n_0 ;
  wire \wait_ctr[24]_i_3_n_0 ;
  wire \wait_ctr[24]_i_4_n_0 ;
  wire \wait_ctr[24]_i_5_n_0 ;
  wire \wait_ctr[24]_i_6_n_0 ;
  wire \wait_ctr[24]_i_7_n_0 ;
  wire \wait_ctr[2]_i_1_n_0 ;
  wire \wait_ctr[3]_i_1_n_0 ;
  wire \wait_ctr[4]_i_1_n_0 ;
  wire \wait_ctr[5]_i_1_n_0 ;
  wire \wait_ctr[6]_i_1_n_0 ;
  wire \wait_ctr[7]_i_1_n_0 ;
  wire \wait_ctr[8]_i_1_n_0 ;
  wire \wait_ctr[9]_i_1_n_0 ;
  wire \wait_ctr_reg_n_0_[0] ;
  wire \wait_ctr_reg_n_0_[10] ;
  wire \wait_ctr_reg_n_0_[11] ;
  wire \wait_ctr_reg_n_0_[12] ;
  wire \wait_ctr_reg_n_0_[13] ;
  wire \wait_ctr_reg_n_0_[14] ;
  wire \wait_ctr_reg_n_0_[15] ;
  wire \wait_ctr_reg_n_0_[16] ;
  wire \wait_ctr_reg_n_0_[17] ;
  wire \wait_ctr_reg_n_0_[18] ;
  wire \wait_ctr_reg_n_0_[19] ;
  wire \wait_ctr_reg_n_0_[1] ;
  wire \wait_ctr_reg_n_0_[20] ;
  wire \wait_ctr_reg_n_0_[21] ;
  wire \wait_ctr_reg_n_0_[22] ;
  wire \wait_ctr_reg_n_0_[23] ;
  wire \wait_ctr_reg_n_0_[24] ;
  wire \wait_ctr_reg_n_0_[2] ;
  wire \wait_ctr_reg_n_0_[3] ;
  wire \wait_ctr_reg_n_0_[4] ;
  wire \wait_ctr_reg_n_0_[5] ;
  wire \wait_ctr_reg_n_0_[6] ;
  wire \wait_ctr_reg_n_0_[7] ;
  wire \wait_ctr_reg_n_0_[8] ;
  wire \wait_ctr_reg_n_0_[9] ;
  wire wr;
  wire wr_reg_0;
  wire x0e1_store;
  wire \x0e1_store_reg_n_0_[0] ;
  wire \x0e1_store_reg_n_0_[12] ;
  wire \x0e1_store_reg_n_0_[13] ;
  wire \x0e1_store_reg_n_0_[14] ;
  wire \x0e1_store_reg_n_0_[1] ;
  wire \x0e1_store_reg_n_0_[2] ;
  wire \x0e1_store_reg_n_0_[3] ;
  wire \x0e1_store_reg_n_0_[4] ;
  wire \x0e1_store_reg_n_0_[5] ;
  wire \x0e1_store_reg_n_0_[6] ;
  wire \x0e1_store_reg_n_0_[7] ;
  wire \x0e1_store_reg_n_0_[8] ;
  wire \x0e1_store_reg_n_0_[9] ;
  wire [3:3]NLW_cpll_cal_state2_carry_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED;
  wire [7:0]NLW_cpll_cal_state2_carry__0_O_UNCONNECTED;
  wire [7:1]NLW_cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED;
  wire [7:2]NLW_cpll_cal_state2_carry__0_i_3_O_UNCONNECTED;
  wire [3:3]NLW_cpll_cal_state2_carry_i_17_CO_UNCONNECTED;
  wire [3:3]NLW_cpll_cal_state2_carry_i_18_CO_UNCONNECTED;
  wire [3:3]\NLW_cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED ;
  wire [7:1]\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [7:0]\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED ;
  wire [7:1]NLW_i__carry__0_i_3_CO_UNCONNECTED;
  wire [7:2]NLW_i__carry__0_i_3_O_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_17_CO_UNCONNECTED;
  wire [3:3]NLW_i__carry_i_18_CO_UNCONNECTED;
  wire [3:3]NLW_wait_ctr0_carry_CO_UNCONNECTED;
  wire [3:3]NLW_wait_ctr0_carry__0_CO_UNCONNECTED;
  wire [7:3]NLW_wait_ctr0_carry__1_CO_UNCONNECTED;

  FDRE USER_CPLLLOCK_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_cplllock_inst_n_1),
        .Q(cal_on_tx_cplllock_out),
        .R(1'b0));
  FDRE USER_TXPRGDIVRESETDONE_OUT_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(i_in_out_reg),
        .Q(txprgdivresetdone_out),
        .R(1'b0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_cpll_cal_freq_counter_73 U_TXOUTCLK_FREQ_COUNTER
       (.AR(AS),
        .CO(cpll_cal_state2),
        .D({cpll_cal_state[21:20],cpll_cal_state[13]}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21,U_TXOUTCLK_FREQ_COUNTER_n_22}),
        .Q({\cpll_cal_state_reg_n_0_[27] ,p_2_in8_in,p_11_in,p_12_in,Q[9],p_14_in,p_15_in,Q[8:7],Q[5],Q[0]}),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13,U_TXOUTCLK_FREQ_COUNTER_n_14}),
        .SR(SR),
        .cal_fail_store_reg(cal_fail_store_reg_2),
        .cal_fail_store_reg_0(cal_fail_store_reg_3),
        .cpll_cal_state30_out(cpll_cal_state30_out),
        .cpll_cal_state31_out(cpll_cal_state31_out),
        .\cpll_cal_state_reg[0] (\cpll_cal_state[23]_i_2_n_0 ),
        .\cpll_cal_state_reg[13] (\cpll_cal_state_reg[13]_0 ),
        .\cpll_cal_state_reg[20] (\cpll_cal_state[23]_i_5_n_0 ),
        .\cpll_cal_state_reg[22] (\cpll_cal_state[21]_i_2_n_0 ),
        .\cpll_cal_state_reg[2] (\cpll_cal_state[22]_i_3_n_0 ),
        .\cpll_cal_state_reg[9] (\cpll_cal_state[13]_i_3_n_0 ),
        .\drp_state_reg[6] (\cpll_cal_state_reg[21]_0 [4]),
        .drpclk_in(drpclk_in),
        .\freq_cnt_o_reg[17]_0 (cpll_cal_state26_in),
        .i_in_out_reg(\cpll_cal_state_reg[19]_0 ),
        .\repeat_ctr_reg[1] (\cpll_cal_state[13]_i_5_n_0 ),
        .\repeat_ctr_reg[3] (U_TXOUTCLK_FREQ_COUNTER_n_0),
        .\repeat_ctr_reg[3]_0 (U_TXOUTCLK_FREQ_COUNTER_n_1),
        .\repeat_ctr_reg[3]_1 (U_TXOUTCLK_FREQ_COUNTER_n_23),
        .\repeat_ctr_reg[3]_2 (U_TXOUTCLK_FREQ_COUNTER_n_24),
        .\repeat_ctr_reg[3]_3 ({U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31,U_TXOUTCLK_FREQ_COUNTER_n_32}),
        .\repeat_ctr_reg[3]_4 ({U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39,U_TXOUTCLK_FREQ_COUNTER_n_40}),
        .\repeat_ctr_reg[3]_5 (U_TXOUTCLK_FREQ_COUNTER_n_41),
        .\repeat_ctr_reg[3]_6 (U_TXOUTCLK_FREQ_COUNTER_n_42),
        .\repeat_ctr_reg[3]_7 (cal_on_tx_debug_out),
        .\repeat_ctr_reg[3]_8 (\repeat_ctr[3]_i_4_n_0 ),
        .txoutclkmon(txoutclkmon));
  LUT2 #(
    .INIT(4'hB)) 
    \addr_i[0]_i_1 
       (.I0(drpaddr_in[0]),
        .I1(\addr_i_reg[0]_0 ),
        .O(\addr_i_reg[0] ));
  LUT6 #(
    .INIT(64'hFF7FFFFDFFFFFFFF)) 
    \addr_i[2]_i_3 
       (.I0(\addr_i[2]_i_4_n_0 ),
        .I1(drpaddr_in[3]),
        .I2(drpaddr_in[4]),
        .I3(drpaddr_in[0]),
        .I4(drpaddr_in[1]),
        .I5(\DRPADDR_reg[7] ),
        .O(\addr_i_reg[0]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \addr_i[2]_i_4 
       (.I0(Q[0]),
        .I1(drpwe_in),
        .I2(Q[14]),
        .O(\addr_i[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \addr_i[3]_i_1 
       (.I0(drpaddr_in[2]),
        .I1(\addr_i[7]_i_2_n_0 ),
        .O(\addr_i_reg[3] ));
  LUT2 #(
    .INIT(4'hE)) 
    \addr_i[5]_i_1 
       (.I0(drpaddr_in[4]),
        .I1(\addr_i[7]_i_2_n_0 ),
        .O(\addr_i_reg[5] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    \addr_i[7]_i_1 
       (.I0(\addr_i[7]_i_2_n_0 ),
        .I1(drpaddr_in[5]),
        .I2(\gen_cal_rx_en.cpll_cal_state_reg[27] ),
        .O(\addr_i_reg[7] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \addr_i[7]_i_2 
       (.I0(\DRPADDR_reg[7] ),
        .I1(drpaddr_in[1]),
        .I2(drpaddr_in[0]),
        .I3(drpaddr_in[4]),
        .I4(drpaddr_in[3]),
        .I5(\addr_i[2]_i_4_n_0 ),
        .O(\addr_i[7]_i_2_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_74 bit_synchronizer_cplllock_inst
       (.GTHE4_CHANNEL_CPLLLOCK(GTHE4_CHANNEL_CPLLLOCK),
        .Q({Q[13],\cpll_cal_state_reg_n_0_[27] ,p_2_in4_in,p_2_in8_in,p_11_in,Q[0]}),
        .SR(SR),
        .USER_CPLLLOCK_OUT_reg(bit_synchronizer_cplllock_inst_n_1),
        .cal_fail_store_reg(cal_fail_store_reg_4),
        .\cpll_cal_state_reg[25] (\cpll_cal_state[28]_i_3_n_0 ),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_75 bit_synchronizer_txoutclksel_inst0
       (.D(bit_synchronizer_txoutclksel_inst0_n_0),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .txoutclksel_in(txoutclksel_in[0]),
        .txoutclksel_int(txoutclksel_int));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_76 bit_synchronizer_txoutclksel_inst1
       (.D(bit_synchronizer_txoutclksel_inst1_n_0),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .txoutclksel_in(txoutclksel_in[1]));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_77 bit_synchronizer_txoutclksel_inst2
       (.D(bit_synchronizer_txoutclksel_inst2_n_0),
        .drpclk_in(drpclk_in),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .txoutclksel_in(txoutclksel_in[2]),
        .txoutclksel_int(txoutclksel_int));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_78 bit_synchronizer_txprgdivresetdone_inst
       (.D({cpll_cal_state[31:29],cpll_cal_state[19]}),
        .GTHE4_CHANNEL_TXPRGDIVRESETDONE(GTHE4_CHANNEL_TXPRGDIVRESETDONE),
        .Q({Q[14:13],\cpll_cal_state_reg_n_0_[29] ,Q[12],\cpll_cal_state_reg_n_0_[27] ,Q[11:10],p_12_in,Q[9],p_14_in,p_15_in,Q[8:7]}),
        .cal_fail_store_reg(cal_fail_store_reg_0),
        .\cpll_cal_state_reg[0] (\cpll_cal_state[23]_i_2_n_0 ),
        .\cpll_cal_state_reg[0]_0 (\cpll_cal_state[31]_i_2_n_0 ),
        .\cpll_cal_state_reg[17] (\cpll_cal_state[19]_i_3_n_0 ),
        .\cpll_cal_state_reg[19] (\cpll_cal_state_reg[19]_0 ),
        .\cpll_cal_state_reg[19]_0 (\cpll_cal_state[19]_i_2_n_0 ),
        .\cpll_cal_state_reg[22] (\cpll_cal_state[31]_i_4_n_0 ),
        .\cpll_cal_state_reg[23] (\cpll_cal_state_reg[29]_0 ),
        .\cpll_cal_state_reg[28] (\cpll_cal_state[31]_i_7_n_0 ),
        .\cpll_cal_state_reg[29] (\cpll_cal_state[31]_i_3_n_0 ),
        .drpclk_in(drpclk_in),
        .freq_counter_rst_reg(freq_counter_rst_reg_1),
        .\wait_ctr_reg[19] (\cpll_cal_state[16]_i_2_n_0 ),
        .\wait_ctr_reg[6] (txprogdivreset_int_reg_0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_79 bit_synchronizer_txprogdivreset_inst
       (.drpclk_in(drpclk_in),
        .in0(in0),
        .mask_user_in_reg(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg (bit_synchronizer_txprogdivreset_inst_n_0),
        .txprogdivreset_int(txprogdivreset_int));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT bufg_gt_txoutclkmon_inst
       (.CE(lopt),
        .CEMASK(1'b1),
        .CLR(lopt_1),
        .CLRMASK(1'b1),
        .DIV({1'b0,1'b0,1'b0}),
        .I(txoutclk_out),
        .O(txoutclkmon));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hBF)) 
    cal_fail_store_i_5
       (.I0(SR),
        .I1(\cpll_cal_state[23]_i_4_n_0 ),
        .I2(\cpll_cal_state[31]_i_2_n_0 ),
        .O(cal_fail_store_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    cal_fail_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cal_fail_store_reg_5),
        .Q(cal_fail_store_reg_0),
        .R(1'b0));
  CARRY8 cpll_cal_state2_carry
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_n_0,cpll_cal_state2_carry_n_1,cpll_cal_state2_carry_n_2,cpll_cal_state2_carry_n_3,NLW_cpll_cal_state2_carry_CO_UNCONNECTED[3],cpll_cal_state2_carry_n_5,cpll_cal_state2_carry_n_6,cpll_cal_state2_carry_n_7}),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_15,U_TXOUTCLK_FREQ_COUNTER_n_16,U_TXOUTCLK_FREQ_COUNTER_n_17,U_TXOUTCLK_FREQ_COUNTER_n_18,U_TXOUTCLK_FREQ_COUNTER_n_19,U_TXOUTCLK_FREQ_COUNTER_n_20,U_TXOUTCLK_FREQ_COUNTER_n_21,U_TXOUTCLK_FREQ_COUNTER_n_22}),
        .O(NLW_cpll_cal_state2_carry_O_UNCONNECTED[7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_7,U_TXOUTCLK_FREQ_COUNTER_n_8,U_TXOUTCLK_FREQ_COUNTER_n_9,U_TXOUTCLK_FREQ_COUNTER_n_10,U_TXOUTCLK_FREQ_COUNTER_n_11,U_TXOUTCLK_FREQ_COUNTER_n_12,U_TXOUTCLK_FREQ_COUNTER_n_13,U_TXOUTCLK_FREQ_COUNTER_n_14}));
  CARRY8 cpll_cal_state2_carry__0
       (.CI(cpll_cal_state2_carry_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED[7:1],cpll_cal_state2}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_24}),
        .O(NLW_cpll_cal_state2_carry__0_O_UNCONNECTED[7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_23}));
  CARRY8 cpll_cal_state2_carry__0_i_3
       (.CI(cpll_cal_state2_carry_i_17_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_cpll_cal_state2_carry__0_i_3_CO_UNCONNECTED[7:1],cpll_cal_state2_carry__0_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_cpll_cal_state2_carry__0_i_3_O_UNCONNECTED[7:2],cpll_cal_state31_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpll_cal_state2_carry__0_i_4_n_0,cpll_cal_state2_carry__0_i_5_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_4
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .O(cpll_cal_state2_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry__0_i_5
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .O(cpll_cal_state2_carry__0_i_5_n_0));
  CARRY8 cpll_cal_state2_carry_i_17
       (.CI(cpll_cal_state2_carry_i_18_n_0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_17_n_0,cpll_cal_state2_carry_i_17_n_1,cpll_cal_state2_carry_i_17_n_2,cpll_cal_state2_carry_i_17_n_3,NLW_cpll_cal_state2_carry_i_17_CO_UNCONNECTED[3],cpll_cal_state2_carry_i_17_n_5,cpll_cal_state2_carry_i_17_n_6,cpll_cal_state2_carry_i_17_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state31_out[15:8]),
        .S({cpll_cal_state2_carry_i_19_n_0,cpll_cal_state2_carry_i_20_n_0,cpll_cal_state2_carry_i_21_n_0,cpll_cal_state2_carry_i_22_n_0,cpll_cal_state2_carry_i_23_n_0,cpll_cal_state2_carry_i_24_n_0,cpll_cal_state2_carry_i_25_n_0,cpll_cal_state2_carry_i_26_n_0}));
  CARRY8 cpll_cal_state2_carry_i_18
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({cpll_cal_state2_carry_i_18_n_0,cpll_cal_state2_carry_i_18_n_1,cpll_cal_state2_carry_i_18_n_2,cpll_cal_state2_carry_i_18_n_3,NLW_cpll_cal_state2_carry_i_18_CO_UNCONNECTED[3],cpll_cal_state2_carry_i_18_n_5,cpll_cal_state2_carry_i_18_n_6,cpll_cal_state2_carry_i_18_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state31_out[7:0]),
        .S({cpll_cal_state2_carry_i_27_n_0,cpll_cal_state2_carry_i_28_n_0,cpll_cal_state2_carry_i_29_n_0,cpll_cal_state2_carry_i_30_n_0,cpll_cal_state2_carry_i_31_n_0,cpll_cal_state2_carry_i_32_n_0,cpll_cal_state2_carry_i_33_n_0,cpll_cal_state2_carry_i_34_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_19
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .O(cpll_cal_state2_carry_i_19_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_20
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .O(cpll_cal_state2_carry_i_20_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_21
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .O(cpll_cal_state2_carry_i_21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_22
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .O(cpll_cal_state2_carry_i_22_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_23
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .O(cpll_cal_state2_carry_i_23_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_24
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .O(cpll_cal_state2_carry_i_24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_25
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .O(cpll_cal_state2_carry_i_25_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_26
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .O(cpll_cal_state2_carry_i_26_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_27
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .O(cpll_cal_state2_carry_i_27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_28
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .O(cpll_cal_state2_carry_i_28_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_29
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .O(cpll_cal_state2_carry_i_29_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_30
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .O(cpll_cal_state2_carry_i_30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_31
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .O(cpll_cal_state2_carry_i_31_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_32
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .O(cpll_cal_state2_carry_i_32_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_33
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .O(cpll_cal_state2_carry_i_33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    cpll_cal_state2_carry_i_34
       (.I0(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .O(cpll_cal_state2_carry_i_34_n_0));
  CARRY8 \cpll_cal_state2_inferred__0/i__carry 
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({\cpll_cal_state2_inferred__0/i__carry_n_0 ,\cpll_cal_state2_inferred__0/i__carry_n_1 ,\cpll_cal_state2_inferred__0/i__carry_n_2 ,\cpll_cal_state2_inferred__0/i__carry_n_3 ,\NLW_cpll_cal_state2_inferred__0/i__carry_CO_UNCONNECTED [3],\cpll_cal_state2_inferred__0/i__carry_n_5 ,\cpll_cal_state2_inferred__0/i__carry_n_6 ,\cpll_cal_state2_inferred__0/i__carry_n_7 }),
        .DI({U_TXOUTCLK_FREQ_COUNTER_n_33,U_TXOUTCLK_FREQ_COUNTER_n_34,U_TXOUTCLK_FREQ_COUNTER_n_35,U_TXOUTCLK_FREQ_COUNTER_n_36,U_TXOUTCLK_FREQ_COUNTER_n_37,U_TXOUTCLK_FREQ_COUNTER_n_38,U_TXOUTCLK_FREQ_COUNTER_n_39,U_TXOUTCLK_FREQ_COUNTER_n_40}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED [7:0]),
        .S({U_TXOUTCLK_FREQ_COUNTER_n_25,U_TXOUTCLK_FREQ_COUNTER_n_26,U_TXOUTCLK_FREQ_COUNTER_n_27,U_TXOUTCLK_FREQ_COUNTER_n_28,U_TXOUTCLK_FREQ_COUNTER_n_29,U_TXOUTCLK_FREQ_COUNTER_n_30,U_TXOUTCLK_FREQ_COUNTER_n_31,U_TXOUTCLK_FREQ_COUNTER_n_32}));
  CARRY8 \cpll_cal_state2_inferred__0/i__carry__0 
       (.CI(\cpll_cal_state2_inferred__0/i__carry_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED [7:1],cpll_cal_state26_in}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_42}),
        .O(\NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED [7:0]),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,U_TXOUTCLK_FREQ_COUNTER_n_41}));
  LUT6 #(
    .INIT(64'h0044000000000040)) 
    \cpll_cal_state[10]_i_1 
       (.I0(\cpll_cal_state[10]_i_2_n_0 ),
        .I1(\cpll_cal_state[31]_i_2_n_0 ),
        .I2(p_0_in0_in),
        .I3(p_0_in3_in),
        .I4(Q[4]),
        .I5(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[10]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[10]_i_2 
       (.I0(Q[3]),
        .I1(p_1_in5_in),
        .I2(p_25_in),
        .O(\cpll_cal_state[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000880020)) 
    \cpll_cal_state[11]_i_1 
       (.I0(\cpll_cal_state[12]_i_2_n_0 ),
        .I1(\cpll_cal_state_reg[21]_0 [4]),
        .I2(p_0_in_0),
        .I3(Q[4]),
        .I4(p_0_in0_in),
        .I5(p_0_in3_in),
        .O(cpll_cal_state[11]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \cpll_cal_state[12]_i_1 
       (.I0(\cpll_cal_state[12]_i_2_n_0 ),
        .I1(\cpll_cal_state_reg[21]_0 [4]),
        .I2(Q[4]),
        .I3(p_0_in_0),
        .I4(p_0_in3_in),
        .I5(p_0_in0_in),
        .O(cpll_cal_state[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'h00000100)) 
    \cpll_cal_state[12]_i_2 
       (.I0(Q[3]),
        .I1(p_1_in5_in),
        .I2(p_25_in),
        .I3(\cpll_cal_state[31]_i_2_n_0 ),
        .I4(\cpll_cal_state[23]_i_4_n_0 ),
        .O(\cpll_cal_state[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpll_cal_state[13]_i_3 
       (.I0(Q[4]),
        .I1(p_0_in3_in),
        .I2(p_0_in_0),
        .I3(p_0_in0_in),
        .I4(\cpll_cal_state[10]_i_2_n_0 ),
        .O(\cpll_cal_state[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[13]_i_4 
       (.I0(Q[6]),
        .I1(txprogdivreset_int_reg_0),
        .O(\cpll_cal_state_reg[13]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \cpll_cal_state[13]_i_5 
       (.I0(cal_on_tx_debug_out[1]),
        .I1(cal_on_tx_debug_out[0]),
        .I2(cal_on_tx_debug_out[2]),
        .O(\cpll_cal_state[13]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h88888888A8888888)) 
    \cpll_cal_state[14]_i_1 
       (.I0(\cpll_cal_state[23]_i_2_n_0 ),
        .I1(\cpll_cal_state[14]_i_2_n_0 ),
        .I2(\cpll_cal_state_reg[15]_0 ),
        .I3(Q[7]),
        .I4(\cpll_cal_state[23]_i_4_n_0 ),
        .I5(\cpll_cal_state[23]_i_5_n_0 ),
        .O(cpll_cal_state[14]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cpll_cal_state[14]_i_2 
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(\cpll_cal_state[13]_i_3_n_0 ),
        .I3(txprogdivreset_int_reg_0),
        .O(\cpll_cal_state[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h20EC0000)) 
    \cpll_cal_state[15]_i_1 
       (.I0(Q[8]),
        .I1(Q[7]),
        .I2(\cpll_cal_state[16]_i_2_n_0 ),
        .I3(\cpll_cal_state_reg[15]_0 ),
        .I4(\cpll_cal_state[22]_i_3_n_0 ),
        .O(cpll_cal_state[15]));
  LUT6 #(
    .INIT(64'h0000722200000000)) 
    \cpll_cal_state[16]_i_1 
       (.I0(Q[8]),
        .I1(\cpll_cal_state[16]_i_2_n_0 ),
        .I2(\cpll_cal_state_reg[15]_0 ),
        .I3(p_15_in),
        .I4(Q[7]),
        .I5(\cpll_cal_state[22]_i_3_n_0 ),
        .O(cpll_cal_state[16]));
  LUT6 #(
    .INIT(64'h0000001011111111)) 
    \cpll_cal_state[16]_i_2 
       (.I0(\cpll_cal_state[16]_i_3_n_0 ),
        .I1(\cpll_cal_state[16]_i_4_n_0 ),
        .I2(\cpll_cal_state[16]_i_5_n_0 ),
        .I3(\cpll_cal_state[16]_i_6_n_0 ),
        .I4(\cpll_cal_state[16]_i_7_n_0 ),
        .I5(\cpll_cal_state[16]_i_8_n_0 ),
        .O(\cpll_cal_state[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[16]_i_3 
       (.I0(\wait_ctr_reg_n_0_[19] ),
        .I1(\wait_ctr_reg_n_0_[20] ),
        .I2(\wait_ctr_reg_n_0_[17] ),
        .I3(\wait_ctr_reg_n_0_[18] ),
        .O(\cpll_cal_state[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[16]_i_4 
       (.I0(\wait_ctr_reg_n_0_[21] ),
        .I1(\wait_ctr_reg_n_0_[22] ),
        .I2(\wait_ctr_reg_n_0_[24] ),
        .I3(\wait_ctr_reg_n_0_[23] ),
        .O(\cpll_cal_state[16]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'h1FFFFFFF)) 
    \cpll_cal_state[16]_i_5 
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[10] ),
        .I4(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[16]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[16]_i_6 
       (.I0(\wait_ctr_reg_n_0_[14] ),
        .I1(\wait_ctr_reg_n_0_[13] ),
        .I2(\wait_ctr_reg_n_0_[11] ),
        .I3(\wait_ctr_reg_n_0_[12] ),
        .O(\cpll_cal_state[16]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[16]_i_7 
       (.I0(\wait_ctr_reg_n_0_[8] ),
        .I1(\wait_ctr_reg_n_0_[10] ),
        .I2(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[16]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[16]_i_8 
       (.I0(\wait_ctr_reg_n_0_[16] ),
        .I1(\wait_ctr_reg_n_0_[15] ),
        .O(\cpll_cal_state[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h0000000200200022)) 
    \cpll_cal_state[17]_i_1 
       (.I0(\cpll_cal_state[17]_i_2_n_0 ),
        .I1(Q[8]),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(\cpll_cal_state[18]_i_4_n_0 ),
        .I5(\cpll_cal_state_reg[15]_0 ),
        .O(cpll_cal_state[17]));
  LUT6 #(
    .INIT(64'h8888888088888888)) 
    \cpll_cal_state[17]_i_2 
       (.I0(\cpll_cal_state[23]_i_4_n_0 ),
        .I1(\cpll_cal_state[31]_i_2_n_0 ),
        .I2(p_2_in4_in),
        .I3(p_2_in8_in),
        .I4(p_11_in),
        .I5(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000007)) 
    \cpll_cal_state[17]_i_3 
       (.I0(\cpll_cal_state[17]_i_4_n_0 ),
        .I1(\wait_ctr_reg_n_0_[13] ),
        .I2(\wait_ctr_reg_n_0_[16] ),
        .I3(\wait_ctr_reg_n_0_[14] ),
        .I4(\wait_ctr_reg_n_0_[15] ),
        .I5(\cpll_cal_state[17]_i_5_n_0 ),
        .O(\cpll_cal_state_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFEAAAAAAAAAAAAAA)) 
    \cpll_cal_state[17]_i_4 
       (.I0(\cpll_cal_state[17]_i_6_n_0 ),
        .I1(\wait_ctr_reg_n_0_[4] ),
        .I2(\cpll_cal_state[17]_i_7_n_0 ),
        .I3(\wait_ctr_reg_n_0_[8] ),
        .I4(\wait_ctr_reg_n_0_[10] ),
        .I5(\wait_ctr_reg_n_0_[9] ),
        .O(\cpll_cal_state[17]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cpll_cal_state[17]_i_5 
       (.I0(\wait_ctr_reg_n_0_[23] ),
        .I1(\wait_ctr_reg_n_0_[24] ),
        .I2(\wait_ctr_reg_n_0_[22] ),
        .I3(\wait_ctr_reg_n_0_[21] ),
        .I4(\cpll_cal_state[16]_i_3_n_0 ),
        .O(\cpll_cal_state[17]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[17]_i_6 
       (.I0(\wait_ctr_reg_n_0_[12] ),
        .I1(\wait_ctr_reg_n_0_[11] ),
        .O(\cpll_cal_state[17]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[17]_i_7 
       (.I0(\wait_ctr_reg_n_0_[7] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[6] ),
        .O(\cpll_cal_state[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \cpll_cal_state[18]_i_1 
       (.I0(\cpll_cal_state[23]_i_4_n_0 ),
        .I1(\cpll_cal_state[18]_i_2_n_0 ),
        .I2(\cpll_cal_state[18]_i_3_n_0 ),
        .I3(\cpll_cal_state[23]_i_2_n_0 ),
        .I4(\cpll_cal_state[18]_i_4_n_0 ),
        .I5(\cpll_cal_state[19]_i_3_n_0 ),
        .O(cpll_cal_state[18]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[18]_i_2 
       (.I0(p_12_in),
        .I1(p_14_in),
        .I2(Q[9]),
        .O(\cpll_cal_state[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \cpll_cal_state[18]_i_3 
       (.I0(Q[7]),
        .I1(p_15_in),
        .I2(Q[8]),
        .O(\cpll_cal_state[18]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \cpll_cal_state[18]_i_4 
       (.I0(p_14_in),
        .I1(\cpll_cal_state[16]_i_2_n_0 ),
        .O(\cpll_cal_state[18]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h5557FFFF)) 
    \cpll_cal_state[19]_i_2 
       (.I0(\cpll_cal_state[23]_i_4_n_0 ),
        .I1(p_12_in),
        .I2(p_14_in),
        .I3(Q[9]),
        .I4(\cpll_cal_state[18]_i_3_n_0 ),
        .O(\cpll_cal_state[19]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'h13)) 
    \cpll_cal_state[19]_i_3 
       (.I0(txprogdivreset_int_reg_0),
        .I1(p_14_in),
        .I2(Q[9]),
        .O(\cpll_cal_state[19]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hCE)) 
    \cpll_cal_state[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[1]));
  LUT6 #(
    .INIT(64'h8888888000000000)) 
    \cpll_cal_state[21]_i_2 
       (.I0(\cpll_cal_state[23]_i_4_n_0 ),
        .I1(\cpll_cal_state[31]_i_2_n_0 ),
        .I2(p_2_in4_in),
        .I3(p_2_in8_in),
        .I4(p_11_in),
        .I5(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0088000000000080)) 
    \cpll_cal_state[22]_i_1 
       (.I0(\progdiv_cfg_store_reg[15]_0 ),
        .I1(\cpll_cal_state[22]_i_3_n_0 ),
        .I2(p_2_in4_in),
        .I3(p_11_in),
        .I4(p_2_in8_in),
        .I5(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[22]));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpll_cal_state[22]_i_2 
       (.I0(Q[8]),
        .I1(p_15_in),
        .I2(Q[7]),
        .I3(Q[9]),
        .I4(p_14_in),
        .I5(p_12_in),
        .O(\progdiv_cfg_store_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cpll_cal_state[22]_i_3 
       (.I0(p_29_in),
        .I1(Q[2]),
        .I2(p_0_in7_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\cpll_cal_state[23]_i_4_n_0 ),
        .O(\cpll_cal_state[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0A00200000002000)) 
    \cpll_cal_state[23]_i_1 
       (.I0(\cpll_cal_state[23]_i_2_n_0 ),
        .I1(\cpll_cal_state[23]_i_3_n_0 ),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .I3(\cpll_cal_state[23]_i_4_n_0 ),
        .I4(\cpll_cal_state[23]_i_5_n_0 ),
        .I5(p_2_in),
        .O(cpll_cal_state[23]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h8AAA)) 
    \cpll_cal_state[23]_i_2 
       (.I0(\cpll_cal_state[31]_i_2_n_0 ),
        .I1(\cpll_cal_state[31]_i_3_n_0 ),
        .I2(\cpll_cal_state[23]_i_4_n_0 ),
        .I3(\cpll_cal_state[23]_i_5_n_0 ),
        .O(\cpll_cal_state[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFDFF)) 
    \cpll_cal_state[23]_i_3 
       (.I0(p_2_in4_in),
        .I1(p_11_in),
        .I2(p_2_in8_in),
        .I3(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cpll_cal_state[23]_i_4 
       (.I0(\cpll_cal_state[23]_i_6_n_0 ),
        .I1(Q[5]),
        .I2(Q[6]),
        .I3(p_25_in),
        .I4(p_1_in5_in),
        .I5(Q[3]),
        .O(\cpll_cal_state[23]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \cpll_cal_state[23]_i_5 
       (.I0(\progdiv_cfg_store_reg[15]_0 ),
        .I1(p_11_in),
        .I2(p_2_in8_in),
        .I3(p_2_in4_in),
        .O(\cpll_cal_state[23]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cpll_cal_state[23]_i_6 
       (.I0(p_0_in0_in),
        .I1(p_0_in_0),
        .I2(p_0_in3_in),
        .I3(Q[4]),
        .O(\cpll_cal_state[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h8000008080000000)) 
    \cpll_cal_state[24]_i_1 
       (.I0(\cpll_cal_state[31]_i_2_n_0 ),
        .I1(\cpll_cal_state[31]_i_3_n_0 ),
        .I2(\cpll_cal_state[31]_i_4_n_0 ),
        .I3(\cpll_cal_state_reg[21]_0 [4]),
        .I4(p_2_in),
        .I5(p_2_in1_in),
        .O(cpll_cal_state[24]));
  LUT6 #(
    .INIT(64'h0040000400400000)) 
    \cpll_cal_state[25]_i_1 
       (.I0(\cpll_cal_state[25]_i_2_n_0 ),
        .I1(\cpll_cal_state[31]_i_4_n_0 ),
        .I2(p_2_in1_in),
        .I3(p_2_in),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[10]),
        .O(cpll_cal_state[25]));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \cpll_cal_state[25]_i_2 
       (.I0(p_29_in),
        .I1(Q[2]),
        .I2(p_0_in7_in),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\cpll_cal_state[31]_i_3_n_0 ),
        .O(\cpll_cal_state[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \cpll_cal_state[26]_i_1 
       (.I0(p_2_in),
        .I1(p_2_in1_in),
        .I2(\cpll_cal_state[31]_i_4_n_0 ),
        .I3(\cpll_cal_state[31]_i_3_n_0 ),
        .I4(\cpll_cal_state[31]_i_2_n_0 ),
        .I5(\cpll_cal_state[26]_i_2_n_0 ),
        .O(cpll_cal_state[26]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h3D)) 
    \cpll_cal_state[26]_i_2 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(\cpll_cal_state[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    \cpll_cal_state[27]_i_1 
       (.I0(p_2_in),
        .I1(p_2_in1_in),
        .I2(\cpll_cal_state[31]_i_4_n_0 ),
        .I3(\cpll_cal_state[31]_i_3_n_0 ),
        .I4(\cpll_cal_state[31]_i_2_n_0 ),
        .I5(\cpll_cal_state[27]_i_2_n_0 ),
        .O(cpll_cal_state[27]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    \cpll_cal_state[27]_i_2 
       (.I0(Q[11]),
        .I1(Q[10]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(\cpll_cal_state[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8080800000000000)) 
    \cpll_cal_state[28]_i_1 
       (.I0(\cpll_cal_state[31]_i_2_n_0 ),
        .I1(\cpll_cal_state[31]_i_3_n_0 ),
        .I2(\cpll_cal_state[31]_i_4_n_0 ),
        .I3(\cpll_cal_state_reg_n_0_[27] ),
        .I4(\cpll_cal_state[28]_i_2_n_0 ),
        .I5(\cpll_cal_state[28]_i_3_n_0 ),
        .O(cpll_cal_state[28]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cpll_cal_state[28]_i_2 
       (.I0(txprogdivreset_int_reg_0),
        .I1(Q[12]),
        .O(\cpll_cal_state[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \cpll_cal_state[28]_i_3 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(p_2_in1_in),
        .I3(p_2_in),
        .O(\cpll_cal_state[28]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \cpll_cal_state[2]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .O(cpll_cal_state[2]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cpll_cal_state[31]_i_2 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_0_in7_in),
        .I3(Q[2]),
        .I4(p_29_in),
        .O(\cpll_cal_state[31]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cpll_cal_state[31]_i_3 
       (.I0(\cpll_cal_state[31]_i_7_n_0 ),
        .I1(\cpll_cal_state_reg_n_0_[29] ),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(Q[10]),
        .I5(\cpll_cal_state_reg[29]_0 ),
        .O(\cpll_cal_state[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    \cpll_cal_state[31]_i_4 
       (.I0(\cpll_cal_state[23]_i_4_n_0 ),
        .I1(p_2_in4_in),
        .I2(p_2_in8_in),
        .I3(p_11_in),
        .I4(\progdiv_cfg_store_reg[15]_0 ),
        .O(\cpll_cal_state[31]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[31]_i_5 
       (.I0(p_2_in),
        .I1(p_2_in1_in),
        .O(\cpll_cal_state_reg[29]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \cpll_cal_state[31]_i_7 
       (.I0(Q[12]),
        .I1(Q[11]),
        .I2(\cpll_cal_state_reg_n_0_[27] ),
        .O(\cpll_cal_state[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h0010011100100010)) 
    \cpll_cal_state[3]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_29_in),
        .I3(\cpll_cal_state_reg[9]_0 ),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[2]),
        .O(cpll_cal_state[3]));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \cpll_cal_state[4]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(p_29_in),
        .I3(\cpll_cal_state_reg[21]_0 [4]),
        .I4(Q[2]),
        .I5(p_0_in7_in),
        .O(cpll_cal_state[4]));
  LUT6 #(
    .INIT(64'h08080808080808FF)) 
    \cpll_cal_state[5]_i_1 
       (.I0(p_1_in5_in),
        .I1(\cpll_cal_state[23]_i_2_n_0 ),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .I3(\cpll_cal_state[5]_i_2_n_0 ),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(cpll_cal_state[5]));
  LUT5 #(
    .INIT(32'h00FFBFBF)) 
    \cpll_cal_state[5]_i_2 
       (.I0(Q[2]),
        .I1(p_0_in7_in),
        .I2(\cpll_cal_state_reg[21]_0 [4]),
        .I3(\cpll_cal_state_reg[9]_0 ),
        .I4(p_29_in),
        .O(\cpll_cal_state[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cpll_cal_state[6]_i_1 
       (.I0(\cpll_cal_state_reg[21]_0 [4]),
        .I1(\cpll_cal_state[23]_i_2_n_0 ),
        .I2(p_1_in5_in),
        .O(cpll_cal_state[6]));
  LUT6 #(
    .INIT(64'h0020022200200020)) 
    \cpll_cal_state[7]_i_1 
       (.I0(\cpll_cal_state[31]_i_2_n_0 ),
        .I1(p_1_in5_in),
        .I2(p_25_in),
        .I3(\cpll_cal_state_reg[9]_0 ),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[3]),
        .O(cpll_cal_state[7]));
  LUT6 #(
    .INIT(64'h0400000404000000)) 
    \cpll_cal_state[8]_i_1 
       (.I0(\cpll_cal_state[23]_i_4_n_0 ),
        .I1(\cpll_cal_state[31]_i_2_n_0 ),
        .I2(\cpll_cal_state[8]_i_2_n_0 ),
        .I3(\cpll_cal_state_reg[21]_0 [4]),
        .I4(Q[3]),
        .I5(p_0_in3_in),
        .O(cpll_cal_state[8]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cpll_cal_state[8]_i_2 
       (.I0(p_25_in),
        .I1(p_1_in5_in),
        .O(\cpll_cal_state[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h8A888888)) 
    \cpll_cal_state[9]_i_1 
       (.I0(\cpll_cal_state[31]_i_2_n_0 ),
        .I1(\cpll_cal_state[9]_i_2_n_0 ),
        .I2(p_1_in5_in),
        .I3(p_25_in),
        .I4(\cpll_cal_state_reg[9]_0 ),
        .O(cpll_cal_state[9]));
  LUT6 #(
    .INIT(64'h0100000101000000)) 
    \cpll_cal_state[9]_i_2 
       (.I0(p_25_in),
        .I1(p_1_in5_in),
        .I2(Q[3]),
        .I3(p_0_in3_in),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(Q[4]),
        .O(\cpll_cal_state[9]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .Q(Q[0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[10] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[10]),
        .Q(p_0_in0_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[11] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[11]),
        .Q(p_0_in_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[12] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[12]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[13] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[13]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[14] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[14]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[15] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[15]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[16] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[16]),
        .Q(p_15_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[17] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[17]),
        .Q(p_14_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[18] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[18]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[19] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[19]),
        .Q(p_12_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[20] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[20]),
        .Q(p_11_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[21] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[21]),
        .Q(p_2_in8_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[22] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[22]),
        .Q(p_2_in4_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[23] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[23]),
        .Q(p_2_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[24] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[24]),
        .Q(p_2_in1_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[25] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[25]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[26] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[26]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[27] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[27]),
        .Q(\cpll_cal_state_reg_n_0_[27] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[28] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[28]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[29] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[29]),
        .Q(\cpll_cal_state_reg_n_0_[29] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[2]),
        .Q(p_29_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[30] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[30]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[31] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[31]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[3]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[4]),
        .Q(p_0_in7_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[5]),
        .Q(p_1_in5_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[6]),
        .Q(p_25_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[7] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[7]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[8] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[8]),
        .Q(p_0_in3_in),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \cpll_cal_state_reg[9] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpll_cal_state[9]),
        .Q(Q[4]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    cpllpd_int_i_2
       (.I0(\cpll_cal_state[23]_i_6_n_0 ),
        .I1(p_25_in),
        .I2(p_1_in5_in),
        .I3(Q[3]),
        .I4(Q[5]),
        .I5(\cpll_cal_state[31]_i_2_n_0 ),
        .O(cpllpd_int_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllpd_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[14]_0 ),
        .Q(cal_on_tx_cpllpd_out),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFAFF00002222)) 
    cpllreset_int_i_1
       (.I0(Q[8]),
        .I1(\cpll_cal_state[16]_i_2_n_0 ),
        .I2(\cpll_cal_state_reg[15]_0 ),
        .I3(p_15_in),
        .I4(cpllreset_int_i_2_n_0),
        .I5(cal_on_tx_cpllreset_out),
        .O(cpllreset_int_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    cpllreset_int_i_2
       (.I0(\cpll_cal_state[31]_i_2_n_0 ),
        .I1(Q[5]),
        .I2(\cpll_cal_state[13]_i_3_n_0 ),
        .I3(Q[6]),
        .I4(Q[7]),
        .O(cpllreset_int_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cpllreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(cpllreset_int_i_1_n_0),
        .Q(cal_on_tx_cpllreset_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h00000008)) 
    \daddr[1]_i_1__0 
       (.I0(daddr0_in[3]),
        .I1(\daddr[5]_i_2_n_0 ),
        .I2(Q[2]),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(daddr0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \daddr[2]_i_1__2 
       (.I0(daddr0_in[3]),
        .I1(p_0_in3_in),
        .I2(Q[11]),
        .I3(p_1_in5_in),
        .I4(p_2_in4_in),
        .O(\daddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \daddr[3]_i_1__0 
       (.I0(p_0_in7_in),
        .I1(Q[10]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(p_2_in8_in),
        .I5(Q[0]),
        .O(daddr0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h0002AAAA)) 
    \daddr[4]_i_1__0 
       (.I0(daddr0_in[3]),
        .I1(Q[2]),
        .I2(p_2_in1_in),
        .I3(p_0_in0_in),
        .I4(\daddr[5]_i_2_n_0 ),
        .O(daddr0_in[4]));
  LUT6 #(
    .INIT(64'h1111111555555555)) 
    \daddr[5]_i_1__2 
       (.I0(Q[0]),
        .I1(\daddr[5]_i_2_n_0 ),
        .I2(p_0_in0_in),
        .I3(p_2_in1_in),
        .I4(Q[2]),
        .I5(\daddr[6]_i_2_n_0 ),
        .O(\daddr[5]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \daddr[5]_i_2 
       (.I0(p_2_in4_in),
        .I1(p_1_in5_in),
        .I2(Q[11]),
        .I3(p_0_in3_in),
        .O(\daddr[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h5555555455555555)) 
    \daddr[6]_i_1__2 
       (.I0(Q[0]),
        .I1(p_2_in4_in),
        .I2(p_1_in5_in),
        .I3(Q[11]),
        .I4(p_0_in3_in),
        .I5(\daddr[6]_i_2_n_0 ),
        .O(\daddr[6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \daddr[6]_i_2 
       (.I0(p_2_in8_in),
        .I1(Q[1]),
        .I2(Q[4]),
        .I3(Q[10]),
        .I4(p_0_in7_in),
        .O(\daddr[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \daddr[7]_i_1 
       (.I0(Q[3]),
        .I1(p_0_in_0),
        .I2(p_2_in),
        .I3(daddr0_in[1]),
        .O(\daddr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \daddr[7]_i_2 
       (.I0(Q[0]),
        .I1(p_0_in7_in),
        .I2(Q[10]),
        .I3(Q[4]),
        .I4(Q[1]),
        .I5(p_2_in8_in),
        .O(\daddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[1] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[1]),
        .Q(\addr_i_reg[27] [0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[2] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[2]_i_1__2_n_0 ),
        .Q(\addr_i_reg[27] [1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[3] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[3]),
        .Q(\addr_i_reg[27] [2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[4] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(daddr0_in[4]),
        .Q(\addr_i_reg[27] [3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[5] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[5]_i_1__2_n_0 ),
        .Q(\addr_i_reg[27] [4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[6] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[6]_i_1__2_n_0 ),
        .Q(\addr_i_reg[27] [5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \daddr_reg[7] 
       (.C(drpclk_in),
        .CE(\daddr[7]_i_1_n_0 ),
        .D(\daddr[7]_i_2_n_0 ),
        .Q(\addr_i_reg[27] [6]),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    den_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\drp_state_reg[5]_0 ),
        .Q(cal_on_tx_drpen_out));
  LUT6 #(
    .INIT(64'h00000000EAEA00EA)) 
    \di_msk[0]_i_1 
       (.I0(\di_msk[0]_i_2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[0] ),
        .I2(\di_msk[10]_i_2_n_0 ),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[0] ),
        .I5(\di_msk[8]_i_3_n_0 ),
        .O(di_msk[0]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[0]_i_2 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[0] ),
        .I3(\di_msk[14]_i_3_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[0] ),
        .O(\di_msk[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000808FF08)) 
    \di_msk[10]_i_1 
       (.I0(\di_msk[10]_i_2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[10] ),
        .I2(p_0_in7_in),
        .I3(\progclk_sel_store_reg_n_0_[10] ),
        .I4(\di_msk[14]_i_3_n_0 ),
        .I5(\di_msk[10]_i_3_n_0 ),
        .O(di_msk[10]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hFF10)) 
    \di_msk[10]_i_2 
       (.I0(p_0_in_0),
        .I1(p_0_in0_in),
        .I2(p_2_in),
        .I3(p_0_in3_in),
        .O(\di_msk[10]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \di_msk[10]_i_3 
       (.I0(Q[0]),
        .I1(p_0_in3_in),
        .I2(p_0_in7_in),
        .I3(p_2_in),
        .I4(p_2_in1_in),
        .O(\di_msk[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAA00A2)) 
    \di_msk[11]_i_1 
       (.I0(\di_msk[11]_i_2_n_0 ),
        .I1(\di_msk[11]_i_3_n_0 ),
        .I2(p_2_in),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[11] ),
        .I5(Q[0]),
        .O(di_msk[11]));
  LUT6 #(
    .INIT(64'hB8B8B8B8BABABBB8)) 
    \di_msk[11]_i_2 
       (.I0(\progdiv_cfg_store_reg_n_0_[11] ),
        .I1(p_0_in3_in),
        .I2(p_0_in0_in),
        .I3(p_2_in1_in),
        .I4(p_2_in),
        .I5(p_0_in_0),
        .O(\di_msk[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[11]_i_3 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .O(\di_msk[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFAEAA)) 
    \di_msk[12]_i_1 
       (.I0(p_0_in7_in),
        .I1(p_0_in0_in),
        .I2(p_0_in3_in),
        .I3(\x0e1_store_reg_n_0_[12] ),
        .I4(\di_msk[12]_i_2_n_0 ),
        .I5(\di_msk[12]_i_3_n_0 ),
        .O(di_msk[12]));
  LUT6 #(
    .INIT(64'hF000F000F000F0E4)) 
    \di_msk[12]_i_2 
       (.I0(p_2_in),
        .I1(\progclk_sel_store_reg_n_0_[12] ),
        .I2(\progdiv_cfg_store_reg_n_0_[12] ),
        .I3(p_0_in3_in),
        .I4(p_0_in_0),
        .I5(p_0_in0_in),
        .O(\di_msk[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hDDDDCCCCDDDDCCCF)) 
    \di_msk[12]_i_3 
       (.I0(\progclk_sel_store_reg_n_0_[12] ),
        .I1(Q[0]),
        .I2(p_0_in0_in),
        .I3(\cpll_cal_state_reg[29]_0 ),
        .I4(p_0_in7_in),
        .I5(p_0_in3_in),
        .O(\di_msk[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h4440444044400000)) 
    \di_msk[13]_i_1 
       (.I0(\di_msk[13]_i_2_n_0 ),
        .I1(\di_msk[14]_i_4_n_0 ),
        .I2(\progclk_sel_store_reg_n_0_[13] ),
        .I3(\di_msk[14]_i_3_n_0 ),
        .I4(\progdiv_cfg_store_reg_n_0_[13] ),
        .I5(\di_msk[13]_i_3_n_0 ),
        .O(di_msk[13]));
  LUT5 #(
    .INIT(32'h04150404)) 
    \di_msk[13]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[13] ),
        .I3(\x0e1_store_reg_n_0_[13] ),
        .I4(p_0_in0_in),
        .O(\di_msk[13]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \di_msk[13]_i_3 
       (.I0(p_2_in),
        .I1(p_0_in3_in),
        .I2(p_0_in7_in),
        .I3(p_0_in_0),
        .I4(p_0_in0_in),
        .O(\di_msk[13]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \di_msk[14]_i_1 
       (.I0(\di_msk[14]_i_2_n_0 ),
        .I1(\progclk_sel_store_reg_n_0_[14] ),
        .I2(\di_msk[14]_i_3_n_0 ),
        .I3(\di_msk[14]_i_4_n_0 ),
        .O(di_msk[14]));
  LUT6 #(
    .INIT(64'hFFFDFFFDFF0D0000)) 
    \di_msk[14]_i_2 
       (.I0(p_0_in0_in),
        .I1(\x0e1_store_reg_n_0_[14] ),
        .I2(p_0_in3_in),
        .I3(p_0_in7_in),
        .I4(\di_msk[13]_i_3_n_0 ),
        .I5(\progdiv_cfg_store_reg_n_0_[14] ),
        .O(\di_msk[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \di_msk[14]_i_3 
       (.I0(p_0_in7_in),
        .I1(p_0_in_0),
        .I2(p_2_in),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .O(\di_msk[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555554)) 
    \di_msk[14]_i_4 
       (.I0(Q[0]),
        .I1(\cpll_cal_state_reg[29]_0 ),
        .I2(p_0_in0_in),
        .I3(p_0_in_0),
        .I4(p_0_in7_in),
        .I5(p_0_in3_in),
        .O(\di_msk[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h5555555155555555)) 
    \di_msk[15]_i_1 
       (.I0(SR),
        .I1(\di_msk[15]_i_3_n_0 ),
        .I2(Q[0]),
        .I3(p_0_in7_in),
        .I4(p_2_in1_in),
        .I5(\di_msk[15]_i_4_n_0 ),
        .O(\di_msk[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FBABFBAA)) 
    \di_msk[15]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_0_in0_in),
        .I2(p_0_in3_in),
        .I3(\progdiv_cfg_store_reg_n_0_[15] ),
        .I4(p_0_in_0),
        .I5(\di_msk[15]_i_5_n_0 ),
        .O(di_msk[15]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \di_msk[15]_i_3 
       (.I0(Q[11]),
        .I1(Q[10]),
        .O(\di_msk[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \di_msk[15]_i_4 
       (.I0(p_0_in3_in),
        .I1(p_0_in0_in),
        .I2(p_2_in),
        .I3(p_0_in_0),
        .O(\di_msk[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \di_msk[15]_i_5 
       (.I0(Q[0]),
        .I1(p_0_in3_in),
        .I2(p_0_in7_in),
        .I3(p_0_in_0),
        .I4(p_2_in),
        .O(\di_msk[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \di_msk[1]_i_1 
       (.I0(\progclk_sel_store_reg_n_0_[1] ),
        .I1(\di_msk[14]_i_3_n_0 ),
        .I2(\di_msk[1]_i_2_n_0 ),
        .I3(\progdiv_cfg_store_reg_n_0_[1] ),
        .I4(\di_msk[13]_i_3_n_0 ),
        .I5(\di_msk[14]_i_4_n_0 ),
        .O(di_msk[1]));
  LUT5 #(
    .INIT(32'hFBEAFBFB)) 
    \di_msk[1]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[1] ),
        .I3(\x0e1_store_reg_n_0_[1] ),
        .I4(p_0_in0_in),
        .O(\di_msk[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEA00EA)) 
    \di_msk[2]_i_1 
       (.I0(\di_msk[2]_i_2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[2] ),
        .I2(\di_msk[10]_i_2_n_0 ),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[2] ),
        .I5(\di_msk[8]_i_3_n_0 ),
        .O(di_msk[2]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[2]_i_2 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[2] ),
        .I3(\di_msk[14]_i_3_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[2] ),
        .O(\di_msk[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0C)) 
    \di_msk[3]_i_1 
       (.I0(\di_msk[14]_i_3_n_0 ),
        .I1(\di_msk[3]_i_2_n_0 ),
        .I2(p_0_in7_in),
        .I3(\progclk_sel_store_reg_n_0_[3] ),
        .I4(\di_msk[8]_i_3_n_0 ),
        .O(di_msk[3]));
  LUT6 #(
    .INIT(64'hF0F0FF40F0F00040)) 
    \di_msk[3]_i_2 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(\progdiv_cfg_store_reg_n_0_[3] ),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .I5(\x0e1_store_reg_n_0_[3] ),
        .O(\di_msk[3]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000DD0C)) 
    \di_msk[4]_i_1 
       (.I0(\di_msk[14]_i_3_n_0 ),
        .I1(\di_msk[4]_i_2_n_0 ),
        .I2(p_0_in7_in),
        .I3(\progclk_sel_store_reg_n_0_[4] ),
        .I4(\di_msk[8]_i_3_n_0 ),
        .O(di_msk[4]));
  LUT6 #(
    .INIT(64'hF0F0FF40F0F00040)) 
    \di_msk[4]_i_2 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(\progdiv_cfg_store_reg_n_0_[4] ),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .I5(\x0e1_store_reg_n_0_[4] ),
        .O(\di_msk[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \di_msk[5]_i_1 
       (.I0(\progclk_sel_store_reg_n_0_[5] ),
        .I1(\di_msk[14]_i_3_n_0 ),
        .I2(\di_msk[5]_i_2_n_0 ),
        .I3(\progdiv_cfg_store_reg_n_0_[5] ),
        .I4(\di_msk[13]_i_3_n_0 ),
        .I5(\di_msk[14]_i_4_n_0 ),
        .O(di_msk[5]));
  LUT5 #(
    .INIT(32'hFBEAFBFB)) 
    \di_msk[5]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[5] ),
        .I3(\x0e1_store_reg_n_0_[5] ),
        .I4(p_0_in0_in),
        .O(\di_msk[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hE0E0E00000000000)) 
    \di_msk[6]_i_1 
       (.I0(\progclk_sel_store_reg_n_0_[6] ),
        .I1(\di_msk[14]_i_3_n_0 ),
        .I2(\di_msk[6]_i_2_n_0 ),
        .I3(\progdiv_cfg_store_reg_n_0_[6] ),
        .I4(\di_msk[13]_i_3_n_0 ),
        .I5(\di_msk[14]_i_4_n_0 ),
        .O(di_msk[6]));
  LUT5 #(
    .INIT(32'hFBEAFBFB)) 
    \di_msk[6]_i_2 
       (.I0(p_0_in7_in),
        .I1(p_0_in3_in),
        .I2(\progdiv_cfg_store_reg_n_0_[6] ),
        .I3(\x0e1_store_reg_n_0_[6] ),
        .I4(p_0_in0_in),
        .O(\di_msk[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EAEA00EA)) 
    \di_msk[7]_i_1 
       (.I0(\di_msk[7]_i_2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[7] ),
        .I2(\di_msk[10]_i_2_n_0 ),
        .I3(p_0_in7_in),
        .I4(\progclk_sel_store_reg_n_0_[7] ),
        .I5(\di_msk[8]_i_3_n_0 ),
        .O(di_msk[7]));
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[7]_i_2 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[7] ),
        .I3(\di_msk[14]_i_3_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[7] ),
        .O(\di_msk[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00EA00EA000000EA)) 
    \di_msk[8]_i_1 
       (.I0(\di_msk[8]_i_2_n_0 ),
        .I1(\progdiv_cfg_store_reg_n_0_[8] ),
        .I2(\di_msk[10]_i_2_n_0 ),
        .I3(\di_msk[8]_i_3_n_0 ),
        .I4(p_0_in7_in),
        .I5(\progclk_sel_store_reg_n_0_[8] ),
        .O(di_msk[8]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h20FF2020)) 
    \di_msk[8]_i_2 
       (.I0(p_0_in0_in),
        .I1(p_0_in3_in),
        .I2(\x0e1_store_reg_n_0_[8] ),
        .I3(\di_msk[14]_i_3_n_0 ),
        .I4(\progclk_sel_store_reg_n_0_[8] ),
        .O(\di_msk[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \di_msk[8]_i_3 
       (.I0(Q[0]),
        .I1(p_0_in0_in),
        .I2(p_2_in1_in),
        .I3(p_2_in),
        .I4(p_0_in7_in),
        .I5(p_0_in3_in),
        .O(\di_msk[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000000000D000D0C)) 
    \di_msk[9]_i_1 
       (.I0(\di_msk[14]_i_3_n_0 ),
        .I1(\di_msk[9]_i_2_n_0 ),
        .I2(Q[0]),
        .I3(\progclk_sel_store_reg_n_0_[9] ),
        .I4(p_0_in7_in),
        .I5(\di_msk[9]_i_3_n_0 ),
        .O(di_msk[9]));
  LUT6 #(
    .INIT(64'hF0F0FF40F0F00040)) 
    \di_msk[9]_i_2 
       (.I0(p_0_in_0),
        .I1(p_2_in),
        .I2(\progdiv_cfg_store_reg_n_0_[9] ),
        .I3(p_0_in0_in),
        .I4(p_0_in3_in),
        .I5(\x0e1_store_reg_n_0_[9] ),
        .O(\di_msk[9]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \di_msk[9]_i_3 
       (.I0(p_0_in3_in),
        .I1(p_0_in7_in),
        .I2(p_2_in),
        .I3(p_2_in1_in),
        .I4(p_0_in0_in),
        .O(\di_msk[9]_i_3_n_0 ));
  FDRE \di_msk_reg[0] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[0]),
        .Q(\di_msk_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \di_msk_reg[10] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[10]),
        .Q(\di_msk_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \di_msk_reg[11] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[11]),
        .Q(\di_msk_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \di_msk_reg[12] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[12]),
        .Q(\di_msk_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \di_msk_reg[13] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[13]),
        .Q(\di_msk_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \di_msk_reg[14] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[14]),
        .Q(\di_msk_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \di_msk_reg[15] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[15]),
        .Q(\di_msk_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \di_msk_reg[1] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[1]),
        .Q(\di_msk_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \di_msk_reg[2] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[2]),
        .Q(\di_msk_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \di_msk_reg[3] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[3]),
        .Q(\di_msk_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \di_msk_reg[4] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[4]),
        .Q(\di_msk_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \di_msk_reg[5] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[5]),
        .Q(\di_msk_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \di_msk_reg[6] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[6]),
        .Q(\di_msk_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \di_msk_reg[7] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[7]),
        .Q(\di_msk_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \di_msk_reg[8] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[8]),
        .Q(\di_msk_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \di_msk_reg[9] 
       (.C(drpclk_in),
        .CE(\di_msk[15]_i_1_n_0 ),
        .D(di_msk[9]),
        .Q(\di_msk_reg_n_0_[9] ),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[0] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[0] ),
        .Q(\data_i_reg[47] [0]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[10] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[10] ),
        .Q(\data_i_reg[47] [10]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[11] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[11] ),
        .Q(\data_i_reg[47] [11]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[12] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[12] ),
        .Q(\data_i_reg[47] [12]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[13] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[13] ),
        .Q(\data_i_reg[47] [13]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[14] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[14] ),
        .Q(\data_i_reg[47] [14]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[15] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[15] ),
        .Q(\data_i_reg[47] [15]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[1] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[1] ),
        .Q(\data_i_reg[47] [1]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[2] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[2] ),
        .Q(\data_i_reg[47] [2]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[3] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[3] ),
        .Q(\data_i_reg[47] [3]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[4] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[4] ),
        .Q(\data_i_reg[47] [4]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[5] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[5] ),
        .Q(\data_i_reg[47] [5]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[6] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[6] ),
        .Q(\data_i_reg[47] [6]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[7] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[7] ),
        .Q(\data_i_reg[47] [7]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[8] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[8] ),
        .Q(\data_i_reg[47] [8]));
  FDCE #(
    .INIT(1'b0)) 
    \di_reg[9] 
       (.C(drpclk_in),
        .CE(\cpll_cal_state_reg[21]_0 [2]),
        .CLR(SR),
        .D(\di_msk_reg_n_0_[9] ),
        .Q(\data_i_reg[47] [9]));
  LUT6 #(
    .INIT(64'h0404040404FF0404)) 
    \drp_state[0]_i_1__0 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(\drp_state_reg_n_0_[0] ),
        .I2(wr),
        .I3(\drp_state[0]_i_2__0_n_0 ),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(\drp_state[0]_i_3_n_0 ),
        .O(drp_state[0]));
  LUT2 #(
    .INIT(4'hE)) 
    \drp_state[0]_i_2__0 
       (.I0(\cpll_cal_state_reg[21]_0 [2]),
        .I1(\cpll_cal_state_reg[21]_0 [3]),
        .O(\drp_state[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \drp_state[0]_i_3 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\drp_state_reg_n_0_[3] ),
        .I2(\cpll_cal_state_reg[21]_0 [0]),
        .I3(\cpll_cal_state_reg[21]_0 [1]),
        .O(\drp_state[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \drp_state[1]_i_1 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(\drp_state_reg_n_0_[0] ),
        .O(drp_state[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \drp_state[2]_i_1__2 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(\cpll_cal_state_reg[21]_0 [0]),
        .I2(cal_on_tx_drdy),
        .I3(\cpll_cal_state_reg[21]_0 [1]),
        .O(\drp_state[2]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \drp_state[3]_i_1 
       (.I0(\cpll_cal_state_reg[21]_0 [0]),
        .I1(\cpll_cal_state_reg[21]_0 [1]),
        .I2(cal_on_tx_drdy),
        .I3(\drp_state_reg_n_0_[0] ),
        .I4(\drp_state_reg[1]_0 ),
        .O(drp_state[3]));
  LUT6 #(
    .INIT(64'h4040404040404F40)) 
    \drp_state[4]_i_1 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(wr),
        .I2(\drp_state_reg_n_0_[0] ),
        .I3(\drp_state_reg_n_0_[3] ),
        .I4(\cpll_cal_state_reg[21]_0 [0]),
        .I5(\cpll_cal_state_reg[21]_0 [1]),
        .O(drp_state[4]));
  LUT6 #(
    .INIT(64'h000000000000F200)) 
    \drp_state[5]_i_1 
       (.I0(\cpll_cal_state_reg[21]_0 [3]),
        .I1(cal_on_tx_drdy),
        .I2(\cpll_cal_state_reg[21]_0 [2]),
        .I3(\drp_state[5]_i_2_n_0 ),
        .I4(\drp_state_reg_n_0_[3] ),
        .I5(\drp_state_reg_n_0_[0] ),
        .O(drp_state[5]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \drp_state[5]_i_2 
       (.I0(\cpll_cal_state_reg[21]_0 [0]),
        .I1(\cpll_cal_state_reg[21]_0 [1]),
        .O(\drp_state[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \drp_state[6]_i_1__0 
       (.I0(\drp_state_reg_n_0_[0] ),
        .I1(cal_on_tx_drdy),
        .I2(\drp_state[6]_i_2_n_0 ),
        .O(drp_state[6]));
  LUT6 #(
    .INIT(64'hFFFF55FFFFFF55CF)) 
    \drp_state[6]_i_2 
       (.I0(\drp_state_reg[1]_0 ),
        .I1(\cpll_cal_state_reg[21]_0 [2]),
        .I2(\cpll_cal_state_reg[21]_0 [3]),
        .I3(\cpll_cal_state_reg[21]_0 [1]),
        .I4(\cpll_cal_state_reg[21]_0 [0]),
        .I5(\drp_state_reg_n_0_[3] ),
        .O(\drp_state[6]_i_2_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \drp_state_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(drp_state[0]),
        .PRE(SR),
        .Q(\drp_state_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[1]),
        .Q(\cpll_cal_state_reg[21]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\drp_state[2]_i_1__2_n_0 ),
        .Q(\cpll_cal_state_reg[21]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[3] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[3]),
        .Q(\drp_state_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[4] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[4]),
        .Q(\cpll_cal_state_reg[21]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[5] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[5]),
        .Q(\cpll_cal_state_reg[21]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \drp_state_reg[6] 
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(drp_state[6]),
        .Q(\cpll_cal_state_reg[21]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    dwe_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .CLR(SR),
        .D(\drp_state_reg[4]_0 ),
        .Q(cal_on_tx_drpwe_out));
  LUT6 #(
    .INIT(64'h00000000DF000000)) 
    freq_counter_rst_i_3
       (.I0(\cpll_cal_state[16]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(Q[8]),
        .I3(\cpll_cal_state[31]_i_2_n_0 ),
        .I4(\cpll_cal_state[23]_i_4_n_0 ),
        .I5(SR),
        .O(freq_counter_rst_reg_0));
  FDRE #(
    .INIT(1'b1)) 
    freq_counter_rst_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[15]_1 ),
        .Q(AS),
        .R(1'b0));
  CARRY8 i__carry__0_i_3
       (.CI(i__carry_i_17_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_i__carry__0_i_3_CO_UNCONNECTED[7:1],i__carry__0_i_3_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]}),
        .O({NLW_i__carry__0_i_3_O_UNCONNECTED[7:2],cpll_cal_state30_out[17:16]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,i__carry__0_i_4__0_n_0,i__carry__0_i_5__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__0
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[17]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[17]),
        .O(i__carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_5__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[16]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[16]),
        .O(i__carry__0_i_5__2_n_0));
  CARRY8 i__carry_i_17
       (.CI(i__carry_i_18_n_0),
        .CI_TOP(1'b0),
        .CO({i__carry_i_17_n_0,i__carry_i_17_n_1,i__carry_i_17_n_2,i__carry_i_17_n_3,NLW_i__carry_i_17_CO_UNCONNECTED[3],i__carry_i_17_n_5,i__carry_i_17_n_6,i__carry_i_17_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15:8]),
        .O(cpll_cal_state30_out[15:8]),
        .S({i__carry_i_19__2_n_0,i__carry_i_20__2_n_0,i__carry_i_21__2_n_0,i__carry_i_22__2_n_0,i__carry_i_23__2_n_0,i__carry_i_24__2_n_0,i__carry_i_25__2_n_0,i__carry_i_26__2_n_0}));
  CARRY8 i__carry_i_18
       (.CI(1'b1),
        .CI_TOP(1'b0),
        .CO({i__carry_i_18_n_0,i__carry_i_18_n_1,i__carry_i_18_n_2,i__carry_i_18_n_3,NLW_i__carry_i_18_CO_UNCONNECTED[3],i__carry_i_18_n_5,i__carry_i_18_n_6,i__carry_i_18_n_7}),
        .DI(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7:0]),
        .O(cpll_cal_state30_out[7:0]),
        .S({i__carry_i_27__2_n_0,i__carry_i_28__2_n_0,i__carry_i_29__2_n_0,i__carry_i_30__2_n_0,i__carry_i_31__2_n_0,i__carry_i_32__2_n_0,i__carry_i_33__2_n_0,i__carry_i_34__2_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_19__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[15]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[15]),
        .O(i__carry_i_19__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_20__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[14]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[14]),
        .O(i__carry_i_20__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_21__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[13]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[13]),
        .O(i__carry_i_21__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_22__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[12]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[12]),
        .O(i__carry_i_22__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_23__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[11]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[11]),
        .O(i__carry_i_23__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_24__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[10]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[10]),
        .O(i__carry_i_24__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_25__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[9]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[9]),
        .O(i__carry_i_25__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_26__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[8]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[8]),
        .O(i__carry_i_26__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_27__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[7]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[7]),
        .O(i__carry_i_27__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_28__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[6]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[6]),
        .O(i__carry_i_28__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_29__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[5]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[5]),
        .O(i__carry_i_29__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_30__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[4]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[4]),
        .O(i__carry_i_30__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_31__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[3]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[3]),
        .O(i__carry_i_31__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_32__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[2]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[2]),
        .O(i__carry_i_32__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_33__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[1]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[1]),
        .O(i__carry_i_33__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_34__2
       (.I0(gtwiz_gthe4_cpll_cal_txoutclk_period_in[0]),
        .I1(gtwiz_gthe4_cpll_cal_cnt_tol_in[0]),
        .O(i__carry_i_34__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    mask_user_in_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[30]_0 ),
        .Q(\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg_0 ),
        .R(SR));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst0_n_0),
        .Q(i_in_meta_reg[0]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst1_n_0),
        .Q(i_in_meta_reg[1]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txoutclksel_inst2_n_0),
        .Q(i_in_meta_reg[2]),
        .R(1'b0));
  FDRE \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(bit_synchronizer_txprogdivreset_inst_n_0),
        .Q(GTHE4_CHANNEL_TXPROGDIVRESET),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \progclk_sel_store[14]_i_1 
       (.I0(\progclk_sel_store[14]_i_2_n_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(p_29_in),
        .I4(\cpll_cal_state_reg[21]_0 [4]),
        .I5(SR),
        .O(\progclk_sel_store[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAEAAAAAAAAAA)) 
    \progclk_sel_store[14]_i_2 
       (.I0(Q[2]),
        .I1(\progdiv_cfg_store_reg[15]_0 ),
        .I2(p_11_in),
        .I3(p_2_in8_in),
        .I4(p_0_in7_in),
        .I5(\cpll_cal_state[23]_i_4_n_0 ),
        .O(\progclk_sel_store[14]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[0] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [0]),
        .Q(\progclk_sel_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[10] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [10]),
        .Q(\progclk_sel_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[11] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [11]),
        .Q(\progclk_sel_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[12] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [12]),
        .Q(\progclk_sel_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[13] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [13]),
        .Q(\progclk_sel_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[14] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [14]),
        .Q(\progclk_sel_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[1] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [1]),
        .Q(\progclk_sel_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[2] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [2]),
        .Q(\progclk_sel_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[3] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [3]),
        .Q(\progclk_sel_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[4] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [4]),
        .Q(\progclk_sel_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[5] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [5]),
        .Q(\progclk_sel_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[6] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [6]),
        .Q(\progclk_sel_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[7] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [7]),
        .Q(\progclk_sel_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[8] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [8]),
        .Q(\progclk_sel_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progclk_sel_store_reg[9] 
       (.C(drpclk_in),
        .CE(\progclk_sel_store[14]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [9]),
        .Q(\progclk_sel_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000F20000)) 
    \progdiv_cfg_store[15]_i_1 
       (.I0(\progdiv_cfg_store[15]_i_3_n_0 ),
        .I1(\cpll_cal_state[23]_i_3_n_0 ),
        .I2(Q[3]),
        .I3(\cpll_cal_state[8]_i_2_n_0 ),
        .I4(\cpll_cal_state[31]_i_2_n_0 ),
        .I5(rst_in_out_reg),
        .O(\progdiv_cfg_store[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \progdiv_cfg_store[15]_i_2 
       (.I0(\progdiv_cfg_store[15]_i_5_n_0 ),
        .I1(p_0_in0_in),
        .I2(p_0_in_0),
        .I3(p_0_in3_in),
        .I4(Q[4]),
        .I5(\progdiv_cfg_store_reg[15]_0 ),
        .O(\progdiv_cfg_store[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \progdiv_cfg_store[15]_i_3 
       (.I0(Q[6]),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(p_0_in3_in),
        .I4(p_0_in_0),
        .I5(p_0_in0_in),
        .O(\progdiv_cfg_store[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \progdiv_cfg_store[15]_i_5 
       (.I0(p_2_in8_in),
        .I1(p_11_in),
        .I2(Q[3]),
        .I3(\DO_USR_O_reg[47]_0 [15]),
        .I4(Q[5]),
        .I5(Q[6]),
        .O(\progdiv_cfg_store[15]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[0] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [0]),
        .Q(\progdiv_cfg_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[10] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [10]),
        .Q(\progdiv_cfg_store_reg_n_0_[10] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[11] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [11]),
        .Q(\progdiv_cfg_store_reg_n_0_[11] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[12] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [12]),
        .Q(\progdiv_cfg_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[13] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [13]),
        .Q(\progdiv_cfg_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[14] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [14]),
        .Q(\progdiv_cfg_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[15] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\progdiv_cfg_store[15]_i_2_n_0 ),
        .Q(\progdiv_cfg_store_reg_n_0_[15] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[1] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [1]),
        .Q(\progdiv_cfg_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[2] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [2]),
        .Q(\progdiv_cfg_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[3] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [3]),
        .Q(\progdiv_cfg_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[4] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [4]),
        .Q(\progdiv_cfg_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[5] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [5]),
        .Q(\progdiv_cfg_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[6] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [6]),
        .Q(\progdiv_cfg_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[7] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [7]),
        .Q(\progdiv_cfg_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[8] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [8]),
        .Q(\progdiv_cfg_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \progdiv_cfg_store_reg[9] 
       (.C(drpclk_in),
        .CE(\progdiv_cfg_store[15]_i_1_n_0 ),
        .D(\DO_USR_O_reg[47]_0 [9]),
        .Q(\progdiv_cfg_store_reg_n_0_[9] ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rd_i_2
       (.I0(p_2_in8_in),
        .I1(Q[1]),
        .I2(p_2_in4_in),
        .I3(p_1_in5_in),
        .O(rd_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    rd_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state_reg[6]_1 ),
        .Q(\drp_state_reg[1]_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \repeat_ctr[0]_i_1 
       (.I0(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \repeat_ctr[1]_i_1 
       (.I0(cal_on_tx_debug_out[0]),
        .I1(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \repeat_ctr[2]_i_1 
       (.I0(cal_on_tx_debug_out[2]),
        .I1(cal_on_tx_debug_out[1]),
        .I2(cal_on_tx_debug_out[0]),
        .O(\repeat_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \repeat_ctr[3]_i_3 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \repeat_ctr[3]_i_4 
       (.I0(cal_on_tx_debug_out[3]),
        .I1(cal_on_tx_debug_out[2]),
        .I2(cal_on_tx_debug_out[0]),
        .I3(cal_on_tx_debug_out[1]),
        .O(\repeat_ctr[3]_i_4_n_0 ));
  FDRE \repeat_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[0]_i_1_n_0 ),
        .Q(cal_on_tx_debug_out[0]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  FDRE \repeat_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[1]_i_1_n_0 ),
        .Q(cal_on_tx_debug_out[1]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  FDRE \repeat_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[2]_i_1_n_0 ),
        .Q(cal_on_tx_debug_out[2]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  FDRE \repeat_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(U_TXOUTCLK_FREQ_COUNTER_n_1),
        .D(\repeat_ctr[3]_i_3_n_0 ),
        .Q(cal_on_tx_debug_out[3]),
        .R(U_TXOUTCLK_FREQ_COUNTER_n_0));
  LUT5 #(
    .INIT(32'h0000FFFD)) 
    status_store_i_2
       (.I0(p_1_in5_in),
        .I1(p_29_in),
        .I2(Q[2]),
        .I3(p_0_in7_in),
        .I4(Q[1]),
        .O(status_store_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    status_store_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\DO_USR_O_reg[47] ),
        .Q(\cpll_cal_state_reg[9]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \txoutclksel_int_reg[2] 
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\txoutclksel_int_reg[2]_0 ),
        .Q(txoutclksel_int),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h00000004)) 
    txprogdivreset_int_i_2
       (.I0(txprogdivreset_int_i_3_n_0),
        .I1(txprogdivreset_int_i_4_n_0),
        .I2(txprogdivreset_int_i_5_n_0),
        .I3(\cpll_cal_state[16]_i_4_n_0 ),
        .I4(\cpll_cal_state[16]_i_3_n_0 ),
        .O(txprogdivreset_int_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    txprogdivreset_int_i_3
       (.I0(\wait_ctr_reg_n_0_[6] ),
        .I1(\wait_ctr_reg_n_0_[5] ),
        .I2(\wait_ctr_reg_n_0_[7] ),
        .I3(\wait_ctr_reg_n_0_[15] ),
        .I4(\wait_ctr_reg_n_0_[14] ),
        .I5(\wait_ctr_reg_n_0_[16] ),
        .O(txprogdivreset_int_i_3_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    txprogdivreset_int_i_4
       (.I0(\wait_ctr_reg_n_0_[11] ),
        .I1(\wait_ctr_reg_n_0_[12] ),
        .I2(\wait_ctr_reg_n_0_[13] ),
        .I3(\wait_ctr_reg_n_0_[9] ),
        .I4(\wait_ctr_reg_n_0_[8] ),
        .I5(\wait_ctr_reg_n_0_[10] ),
        .O(txprogdivreset_int_i_4_n_0));
  LUT5 #(
    .INIT(32'hFE000000)) 
    txprogdivreset_int_i_5
       (.I0(\wait_ctr_reg_n_0_[2] ),
        .I1(\wait_ctr_reg_n_0_[1] ),
        .I2(\wait_ctr_reg_n_0_[0] ),
        .I3(\wait_ctr_reg_n_0_[4] ),
        .I4(\wait_ctr_reg_n_0_[3] ),
        .O(txprogdivreset_int_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    txprogdivreset_int_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\cpll_cal_state_reg[28]_0 ),
        .Q(txprogdivreset_int),
        .R(SR));
  CARRY8 wait_ctr0_carry
       (.CI(\wait_ctr_reg_n_0_[0] ),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry_n_0,wait_ctr0_carry_n_1,wait_ctr0_carry_n_2,wait_ctr0_carry_n_3,NLW_wait_ctr0_carry_CO_UNCONNECTED[3],wait_ctr0_carry_n_5,wait_ctr0_carry_n_6,wait_ctr0_carry_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry_n_8,wait_ctr0_carry_n_9,wait_ctr0_carry_n_10,wait_ctr0_carry_n_11,wait_ctr0_carry_n_12,wait_ctr0_carry_n_13,wait_ctr0_carry_n_14,wait_ctr0_carry_n_15}),
        .S({\wait_ctr_reg_n_0_[8] ,\wait_ctr_reg_n_0_[7] ,\wait_ctr_reg_n_0_[6] ,\wait_ctr_reg_n_0_[5] ,\wait_ctr_reg_n_0_[4] ,\wait_ctr_reg_n_0_[3] ,\wait_ctr_reg_n_0_[2] ,\wait_ctr_reg_n_0_[1] }));
  CARRY8 wait_ctr0_carry__0
       (.CI(wait_ctr0_carry_n_0),
        .CI_TOP(1'b0),
        .CO({wait_ctr0_carry__0_n_0,wait_ctr0_carry__0_n_1,wait_ctr0_carry__0_n_2,wait_ctr0_carry__0_n_3,NLW_wait_ctr0_carry__0_CO_UNCONNECTED[3],wait_ctr0_carry__0_n_5,wait_ctr0_carry__0_n_6,wait_ctr0_carry__0_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__0_n_8,wait_ctr0_carry__0_n_9,wait_ctr0_carry__0_n_10,wait_ctr0_carry__0_n_11,wait_ctr0_carry__0_n_12,wait_ctr0_carry__0_n_13,wait_ctr0_carry__0_n_14,wait_ctr0_carry__0_n_15}),
        .S({\wait_ctr_reg_n_0_[16] ,\wait_ctr_reg_n_0_[15] ,\wait_ctr_reg_n_0_[14] ,\wait_ctr_reg_n_0_[13] ,\wait_ctr_reg_n_0_[12] ,\wait_ctr_reg_n_0_[11] ,\wait_ctr_reg_n_0_[10] ,\wait_ctr_reg_n_0_[9] }));
  CARRY8 wait_ctr0_carry__1
       (.CI(wait_ctr0_carry__0_n_0),
        .CI_TOP(1'b0),
        .CO({NLW_wait_ctr0_carry__1_CO_UNCONNECTED[7],wait_ctr0_carry__1_n_1,wait_ctr0_carry__1_n_2,wait_ctr0_carry__1_n_3,NLW_wait_ctr0_carry__1_CO_UNCONNECTED[3],wait_ctr0_carry__1_n_5,wait_ctr0_carry__1_n_6,wait_ctr0_carry__1_n_7}),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({wait_ctr0_carry__1_n_8,wait_ctr0_carry__1_n_9,wait_ctr0_carry__1_n_10,wait_ctr0_carry__1_n_11,wait_ctr0_carry__1_n_12,wait_ctr0_carry__1_n_13,wait_ctr0_carry__1_n_14,wait_ctr0_carry__1_n_15}),
        .S({\wait_ctr_reg_n_0_[24] ,\wait_ctr_reg_n_0_[23] ,\wait_ctr_reg_n_0_[22] ,\wait_ctr_reg_n_0_[21] ,\wait_ctr_reg_n_0_[20] ,\wait_ctr_reg_n_0_[19] ,\wait_ctr_reg_n_0_[18] ,\wait_ctr_reg_n_0_[17] }));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \wait_ctr[0]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(Q[0]),
        .I2(p_0_in_0),
        .I3(\wait_ctr_reg_n_0_[0] ),
        .O(\wait_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[10]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__0_n_14),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[11]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__0_n_13),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[12]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__0_n_12),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[13]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__0_n_11),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[14]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__0_n_10),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[15]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__0_n_9),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[16]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__0_n_8),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[17]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__1_n_15),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[18]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__1_n_14),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[18]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[19]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__1_n_13),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[19]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[1]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry_n_15),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[20]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__1_n_12),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[20]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[21]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__1_n_11),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[21]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[22]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__1_n_10),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[22]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[23]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__1_n_9),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[23]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00020000A8AA0000)) 
    \wait_ctr[24]_i_1 
       (.I0(\wait_ctr[24]_i_2_n_0 ),
        .I1(Q[7]),
        .I2(\wait_ctr[24]_i_4_n_0 ),
        .I3(\cpll_cal_state[16]_i_2_n_0 ),
        .I4(\wait_ctr[24]_i_5_n_0 ),
        .I5(\cpll_cal_state_reg[15]_0 ),
        .O(\wait_ctr[24]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555555555555551)) 
    \wait_ctr[24]_i_2 
       (.I0(SR),
        .I1(\wait_ctr[24]_i_6_n_0 ),
        .I2(Q[8]),
        .I3(p_15_in),
        .I4(Q[12]),
        .I5(Q[0]),
        .O(\wait_ctr[24]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[24]_i_3 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__1_n_8),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[24]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \wait_ctr[24]_i_4 
       (.I0(p_15_in),
        .I1(Q[8]),
        .O(\wait_ctr[24]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h55555554)) 
    \wait_ctr[24]_i_5 
       (.I0(Q[6]),
        .I1(p_14_in),
        .I2(Q[7]),
        .I3(p_15_in),
        .I4(Q[8]),
        .O(\wait_ctr[24]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    \wait_ctr[24]_i_6 
       (.I0(Q[6]),
        .I1(Q[7]),
        .I2(Q[9]),
        .I3(p_14_in),
        .I4(p_0_in_0),
        .I5(\cpll_cal_state_reg[21]_0 [4]),
        .O(\wait_ctr[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h5555555500000001)) 
    \wait_ctr[24]_i_7 
       (.I0(txprogdivreset_int_reg_0),
        .I1(Q[8]),
        .I2(p_15_in),
        .I3(Q[7]),
        .I4(p_14_in),
        .I5(Q[6]),
        .O(\wait_ctr[24]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[2]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry_n_14),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[3]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry_n_13),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[4]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry_n_12),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[5]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry_n_11),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[6]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry_n_10),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[7]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry_n_9),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[8]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry_n_8),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \wait_ctr[9]_i_1 
       (.I0(\wait_ctr[24]_i_7_n_0 ),
        .I1(wait_ctr0_carry__0_n_15),
        .I2(Q[0]),
        .I3(p_0_in_0),
        .O(\wait_ctr[9]_i_1_n_0 ));
  FDRE \wait_ctr_reg[0] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[0]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[0] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[10] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[10]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[10] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[11] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[11]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[11] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[12] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[12]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[12] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[13] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[13]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[13] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[14] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[14]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[14] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[15] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[15]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[15] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[16] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[16]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[16] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[17] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[17]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[17] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[18] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[18]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[18] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[19] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[19]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[19] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[1] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[1]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[1] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[20] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[20]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[20] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[21] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[21]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[21] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[22] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[22]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[22] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[23] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[23]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[23] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[24] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[24]_i_3_n_0 ),
        .Q(\wait_ctr_reg_n_0_[24] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[2] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[2]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[2] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[3] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[3]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[3] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[4] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[4]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[4] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[5] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[5]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[5] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[6] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[6]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[6] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[7] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[7]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[7] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[8] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[8]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[8] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  FDRE \wait_ctr_reg[9] 
       (.C(drpclk_in),
        .CE(\wait_ctr[24]_i_2_n_0 ),
        .D(\wait_ctr[9]_i_1_n_0 ),
        .Q(\wait_ctr_reg_n_0_[9] ),
        .R(\wait_ctr[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    wr_i_2
       (.I0(p_0_in0_in),
        .I1(p_0_in_0),
        .I2(p_0_in7_in),
        .I3(p_0_in3_in),
        .O(wr_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    wr_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(\drp_state_reg[6]_0 ),
        .Q(wr),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    \x0e1_store[14]_i_1 
       (.I0(Q[4]),
        .I1(\cpll_cal_state_reg[21]_0 [4]),
        .I2(SR),
        .O(x0e1_store));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[0] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [0]),
        .Q(\x0e1_store_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[12] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [12]),
        .Q(\x0e1_store_reg_n_0_[12] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[13] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [13]),
        .Q(\x0e1_store_reg_n_0_[13] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[14] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [14]),
        .Q(\x0e1_store_reg_n_0_[14] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[1] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [1]),
        .Q(\x0e1_store_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[2] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [2]),
        .Q(\x0e1_store_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[3] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [3]),
        .Q(\x0e1_store_reg_n_0_[3] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[4] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [4]),
        .Q(\x0e1_store_reg_n_0_[4] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[5] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [5]),
        .Q(\x0e1_store_reg_n_0_[5] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[6] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [6]),
        .Q(\x0e1_store_reg_n_0_[6] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[7] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [7]),
        .Q(\x0e1_store_reg_n_0_[7] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[8] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [8]),
        .Q(\x0e1_store_reg_n_0_[8] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \x0e1_store_reg[9] 
       (.C(drpclk_in),
        .CE(x0e1_store),
        .D(\DO_USR_O_reg[47]_0 [9]),
        .Q(\x0e1_store_reg_n_0_[9] ),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood
   (out,
    GTHE4_CHANNEL_RXRATEMODE,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXPD,
    GTHE4_CHANNEL_RXPMARESET,
    CLK,
    DEN_O_reg,
    rxratemode_in,
    rxrate_in,
    rxpd_in,
    rxpmareset_in,
    \gen_cal_rx_en.mask_user_in_reg );
  output out;
  output [0:0]GTHE4_CHANNEL_RXRATEMODE;
  output [2:0]GTHE4_CHANNEL_RXRATE;
  output [1:0]GTHE4_CHANNEL_RXPD;
  output [0:0]GTHE4_CHANNEL_RXPMARESET;
  input CLK;
  input DEN_O_reg;
  input [0:0]rxratemode_in;
  input [2:0]rxrate_in;
  input [1:0]rxpd_in;
  input [0:0]rxpmareset_in;
  input [0:0]\gen_cal_rx_en.mask_user_in_reg ;

  wire CLK;
  wire DEN_O_reg;
  wire [1:0]GTHE4_CHANNEL_RXPD;
  wire [0:0]GTHE4_CHANNEL_RXPMARESET;
  wire [2:0]GTHE4_CHANNEL_RXRATE;
  wire [0:0]GTHE4_CHANNEL_RXRATEMODE;
  wire [0:0]\gen_cal_rx_en.mask_user_in_reg ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ;
  (* RTL_KEEP = "true" *) wire \gen_powergood_delay.pwr_on_fsm ;
  wire \gen_powergood_delay.pwr_on_fsm_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[2]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[3]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[3]_i_2_n_0 ;
  wire \gen_powergood_delay.wait_cnt_reg_n_0_[0] ;
  wire \gen_powergood_delay.wait_cnt_reg_n_0_[1] ;
  wire \gen_powergood_delay.wait_cnt_reg_n_0_[2] ;
  wire p_0_in;
  wire [2:1]p_2_in;
  wire [1:0]rxpd_in;
  wire [0:0]rxpmareset_in;
  wire [2:0]rxrate_in;
  wire [0:0]rxratemode_in;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(DEN_O_reg),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__1_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.pwr_on_fsm_i_1 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(p_0_in),
        .O(\gen_powergood_delay.pwr_on_fsm_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.pwr_on_fsm_i_1_n_0 ),
        .Q(\gen_powergood_delay.pwr_on_fsm ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_powergood_delay.wait_cnt[0]_i_1 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_powergood_delay.wait_cnt[1]_i_1 
       (.I0(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .O(p_2_in[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_powergood_delay.wait_cnt[2]_i_1 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gen_powergood_delay.wait_cnt[2]_i_2 
       (.I0(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .I2(\gen_powergood_delay.wait_cnt_reg_n_0_[2] ),
        .O(p_2_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[3]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6AAA)) 
    \gen_powergood_delay.wait_cnt[3]_i_2 
       (.I0(p_0_in),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[2] ),
        .I2(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .I3(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .I4(\gen_powergood_delay.pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[3]_i_2_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_powergood_delay.wait_cnt[0]_i_1_n_0 ),
        .Q(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .R(\gen_powergood_delay.wait_cnt[3]_i_1_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_2_in[1]),
        .Q(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .R(\gen_powergood_delay.wait_cnt[2]_i_1_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_2_in[2]),
        .Q(\gen_powergood_delay.wait_cnt_reg_n_0_[2] ),
        .R(\gen_powergood_delay.wait_cnt[2]_i_1_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_powergood_delay.wait_cnt[3]_i_2_n_0 ),
        .Q(p_0_in),
        .R(\gen_powergood_delay.wait_cnt[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_13 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[2]),
        .O(GTHE4_CHANNEL_RXRATE[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_14 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[1]),
        .O(GTHE4_CHANNEL_RXRATE[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_15 
       (.I0(rxrate_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATE[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_5 
       (.I0(rxpmareset_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .I2(\gen_cal_rx_en.mask_user_in_reg ),
        .O(GTHE4_CHANNEL_RXPMARESET));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_7 
       (.I0(rxratemode_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATEMODE));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_8 
       (.I0(rxpd_in[1]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_9 
       (.I0(rxpd_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[0]));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood_5
   (out,
    GTHE4_CHANNEL_RXRATEMODE,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXPD,
    GTHE4_CHANNEL_RXPMARESET,
    CLK,
    DEN_O_reg,
    rxratemode_in,
    rxrate_in,
    rxpd_in,
    rxpmareset_in,
    \gen_cal_rx_en.mask_user_in_reg );
  output out;
  output [0:0]GTHE4_CHANNEL_RXRATEMODE;
  output [2:0]GTHE4_CHANNEL_RXRATE;
  output [1:0]GTHE4_CHANNEL_RXPD;
  output [0:0]GTHE4_CHANNEL_RXPMARESET;
  input CLK;
  input DEN_O_reg;
  input [0:0]rxratemode_in;
  input [2:0]rxrate_in;
  input [1:0]rxpd_in;
  input [0:0]rxpmareset_in;
  input [0:0]\gen_cal_rx_en.mask_user_in_reg ;

  wire CLK;
  wire DEN_O_reg;
  wire [1:0]GTHE4_CHANNEL_RXPD;
  wire [0:0]GTHE4_CHANNEL_RXPMARESET;
  wire [2:0]GTHE4_CHANNEL_RXRATE;
  wire [0:0]GTHE4_CHANNEL_RXRATEMODE;
  wire [0:0]\gen_cal_rx_en.mask_user_in_reg ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ;
  (* RTL_KEEP = "true" *) wire \gen_powergood_delay.pwr_on_fsm ;
  wire \gen_powergood_delay.pwr_on_fsm_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ;
  wire \gen_powergood_delay.wait_cnt[1]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[2]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[2]_i_2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[3]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[3]_i_2_n_0 ;
  wire \gen_powergood_delay.wait_cnt_reg_n_0_[0] ;
  wire \gen_powergood_delay.wait_cnt_reg_n_0_[1] ;
  wire \gen_powergood_delay.wait_cnt_reg_n_0_[2] ;
  wire p_0_in;
  wire [1:0]rxpd_in;
  wire [0:0]rxpmareset_in;
  wire [2:0]rxrate_in;
  wire [0:0]rxratemode_in;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(DEN_O_reg),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1__0_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.pwr_on_fsm_i_1__0 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(p_0_in),
        .O(\gen_powergood_delay.pwr_on_fsm_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.pwr_on_fsm_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.pwr_on_fsm ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__0 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_powergood_delay.wait_cnt[1]_i_1 
       (.I0(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .O(\gen_powergood_delay.wait_cnt[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_powergood_delay.wait_cnt[2]_i_1 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gen_powergood_delay.wait_cnt[2]_i_2 
       (.I0(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .I2(\gen_powergood_delay.wait_cnt_reg_n_0_[2] ),
        .O(\gen_powergood_delay.wait_cnt[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[3]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6AAA)) 
    \gen_powergood_delay.wait_cnt[3]_i_2 
       (.I0(p_0_in),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[2] ),
        .I2(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .I3(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .I4(\gen_powergood_delay.pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[3]_i_2_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_powergood_delay.wait_cnt[0]_i_1__0_n_0 ),
        .Q(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .R(\gen_powergood_delay.wait_cnt[3]_i_1_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_powergood_delay.wait_cnt[1]_i_1_n_0 ),
        .Q(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .R(\gen_powergood_delay.wait_cnt[2]_i_1_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_powergood_delay.wait_cnt[2]_i_2_n_0 ),
        .Q(\gen_powergood_delay.wait_cnt_reg_n_0_[2] ),
        .R(\gen_powergood_delay.wait_cnt[2]_i_1_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_powergood_delay.wait_cnt[3]_i_2_n_0 ),
        .Q(p_0_in),
        .R(\gen_powergood_delay.wait_cnt[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_13 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[2]),
        .O(GTHE4_CHANNEL_RXRATE[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_14 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[1]),
        .O(GTHE4_CHANNEL_RXRATE[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_15 
       (.I0(rxrate_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATE[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_5 
       (.I0(rxpmareset_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .I2(\gen_cal_rx_en.mask_user_in_reg ),
        .O(GTHE4_CHANNEL_RXPMARESET));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_7 
       (.I0(rxratemode_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATEMODE));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_8 
       (.I0(rxpd_in[1]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST_i_9 
       (.I0(rxpd_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[0]));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gthe4_delay_powergood_6
   (out,
    GTHE4_CHANNEL_RXRATEMODE,
    GTHE4_CHANNEL_RXRATE,
    GTHE4_CHANNEL_RXPD,
    GTHE4_CHANNEL_RXPMARESET,
    CLK,
    DEN_O_reg,
    rxratemode_in,
    rxrate_in,
    rxpd_in,
    rxpmareset_in,
    \gen_cal_rx_en.mask_user_in_reg );
  output out;
  output [0:0]GTHE4_CHANNEL_RXRATEMODE;
  output [2:0]GTHE4_CHANNEL_RXRATE;
  output [1:0]GTHE4_CHANNEL_RXPD;
  output [0:0]GTHE4_CHANNEL_RXPMARESET;
  input CLK;
  input DEN_O_reg;
  input [0:0]rxratemode_in;
  input [2:0]rxrate_in;
  input [1:0]rxpd_in;
  input [0:0]rxpmareset_in;
  input [0:0]\gen_cal_rx_en.mask_user_in_reg ;

  wire CLK;
  wire DEN_O_reg;
  wire [1:0]GTHE4_CHANNEL_RXPD;
  wire [0:0]GTHE4_CHANNEL_RXPMARESET;
  wire [2:0]GTHE4_CHANNEL_RXRATE;
  wire [0:0]GTHE4_CHANNEL_RXRATEMODE;
  wire [0:0]\gen_cal_rx_en.mask_user_in_reg ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [4:0]\gen_powergood_delay.intclk_rrst_n_r ;
  wire \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ;
  (* RTL_KEEP = "true" *) wire \gen_powergood_delay.pwr_on_fsm ;
  wire \gen_powergood_delay.pwr_on_fsm_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[1]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[2]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[2]_i_2_n_0 ;
  wire \gen_powergood_delay.wait_cnt[3]_i_1_n_0 ;
  wire \gen_powergood_delay.wait_cnt[3]_i_2_n_0 ;
  wire \gen_powergood_delay.wait_cnt_reg_n_0_[0] ;
  wire \gen_powergood_delay.wait_cnt_reg_n_0_[1] ;
  wire \gen_powergood_delay.wait_cnt_reg_n_0_[2] ;
  wire p_0_in;
  wire [1:0]rxpd_in;
  wire [0:0]rxpmareset_in;
  wire [2:0]rxrate_in;
  wire [0:0]rxratemode_in;

  assign out = \gen_powergood_delay.pwr_on_fsm ;
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.intclk_rrst_n_r[4]_i_1 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .O(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[0] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(DEN_O_reg),
        .D(1'b1),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[1] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [0]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[2] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [1]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[3] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [2]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE \gen_powergood_delay.intclk_rrst_n_r_reg[4] 
       (.C(CLK),
        .CE(\gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0 ),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.intclk_rrst_n_r [3]),
        .Q(\gen_powergood_delay.intclk_rrst_n_r [4]));
  LUT2 #(
    .INIT(4'hE)) 
    \gen_powergood_delay.pwr_on_fsm_i_1__1 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(p_0_in),
        .O(\gen_powergood_delay.pwr_on_fsm_i_1__1_n_0 ));
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \gen_powergood_delay.pwr_on_fsm_reg 
       (.C(CLK),
        .CE(1'b1),
        .CLR(DEN_O_reg),
        .D(\gen_powergood_delay.pwr_on_fsm_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.pwr_on_fsm ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_powergood_delay.wait_cnt[0]_i_1__1 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .O(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \gen_powergood_delay.wait_cnt[1]_i_1 
       (.I0(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .O(\gen_powergood_delay.wait_cnt[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \gen_powergood_delay.wait_cnt[2]_i_1 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \gen_powergood_delay.wait_cnt[2]_i_2 
       (.I0(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .I2(\gen_powergood_delay.wait_cnt_reg_n_0_[2] ),
        .O(\gen_powergood_delay.wait_cnt[2]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \gen_powergood_delay.wait_cnt[3]_i_1 
       (.I0(\gen_powergood_delay.intclk_rrst_n_r [4]),
        .O(\gen_powergood_delay.wait_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF6AAA)) 
    \gen_powergood_delay.wait_cnt[3]_i_2 
       (.I0(p_0_in),
        .I1(\gen_powergood_delay.wait_cnt_reg_n_0_[2] ),
        .I2(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .I3(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .I4(\gen_powergood_delay.pwr_on_fsm ),
        .O(\gen_powergood_delay.wait_cnt[3]_i_2_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_powergood_delay.wait_cnt[0]_i_1__1_n_0 ),
        .Q(\gen_powergood_delay.wait_cnt_reg_n_0_[0] ),
        .R(\gen_powergood_delay.wait_cnt[3]_i_1_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_powergood_delay.wait_cnt[1]_i_1_n_0 ),
        .Q(\gen_powergood_delay.wait_cnt_reg_n_0_[1] ),
        .R(\gen_powergood_delay.wait_cnt[2]_i_1_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_powergood_delay.wait_cnt[2]_i_2_n_0 ),
        .Q(\gen_powergood_delay.wait_cnt_reg_n_0_[2] ),
        .R(\gen_powergood_delay.wait_cnt[2]_i_1_n_0 ));
  FDRE \gen_powergood_delay.wait_cnt_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(\gen_powergood_delay.wait_cnt[3]_i_2_n_0 ),
        .Q(p_0_in),
        .R(\gen_powergood_delay.wait_cnt[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_13 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[2]),
        .O(GTHE4_CHANNEL_RXRATE[2]));
  LUT2 #(
    .INIT(4'h8)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_14 
       (.I0(\gen_powergood_delay.pwr_on_fsm ),
        .I1(rxrate_in[1]),
        .O(GTHE4_CHANNEL_RXRATE[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_15 
       (.I0(rxrate_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATE[0]));
  LUT3 #(
    .INIT(8'h08)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_5 
       (.I0(rxpmareset_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .I2(\gen_cal_rx_en.mask_user_in_reg ),
        .O(GTHE4_CHANNEL_RXPMARESET));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_7 
       (.I0(rxratemode_in),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXRATEMODE));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_8 
       (.I0(rxpd_in[1]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[1]));
  LUT2 #(
    .INIT(4'hB)) 
    \gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST_i_9 
       (.I0(rxpd_in[0]),
        .I1(\gen_powergood_delay.pwr_on_fsm ),
        .O(GTHE4_CHANNEL_RXPD[0]));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gtwiz_buffbypass_tx" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gtwiz_buffbypass_tx
   (gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    GTHE4_CHANNEL_TXSYNCALLIN,
    GTHE4_CHANNEL_TXDLYSRESET,
    txsyncdone_out,
    txphaligndone_out,
    txusrclk2_in,
    rst_in_out_reg,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in);
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  output [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  output [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  input [0:0]txsyncdone_out;
  input [2:0]txphaligndone_out;
  input [0:0]txusrclk2_in;
  input rst_in_out_reg;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;

  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire [0:0]GTHE4_CHANNEL_TXSYNCALLIN;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0 ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst_n_1 ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst_n_2 ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1 ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2 ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3 ;
  (* RTL_KEEP = "yes" *) wire [1:0]\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx ;
  wire [0:0]gtwiz_buffbypass_tx_done_out;
  wire [0:0]gtwiz_buffbypass_tx_error_out;
  wire [0:0]gtwiz_buffbypass_tx_reset_in;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire rst_in_out_reg;
  wire [2:0]txphaligndone_out;
  wire [0:0]txsyncdone_out;
  wire [0:0]txusrclk2_in;

  (* FSM_ENCODED_STATES = "ST_BUFFBYPASS_TX_DEASSERT_TXDLYSRESET:01,ST_BUFFBYPASS_TX_WAIT_TXSYNCDONE:10,iSTATE:00,ST_BUFFBYPASS_TX_DONE:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0] 
       (.C(txusrclk2_in),
        .CE(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2 ),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst_n_2 ),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx [0]),
        .R(gtwiz_buffbypass_tx_reset_in));
  (* FSM_ENCODED_STATES = "ST_BUFFBYPASS_TX_DEASSERT_TXDLYSRESET:01,ST_BUFFBYPASS_TX_WAIT_TXSYNCDONE:10,iSTATE:00,ST_BUFFBYPASS_TX_DONE:11" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[1] 
       (.C(txusrclk2_in),
        .CE(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2 ),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst_n_1 ),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx [1]),
        .R(gtwiz_buffbypass_tx_reset_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_12 \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst 
       (.\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0 ),
        .out(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx [1]),
        .txphaligndone_out(txphaligndone_out[0]),
        .txusrclk2_in(txusrclk2_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_13 \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst 
       (.D({\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst_n_1 ,\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_syncdone_inst_n_2 }),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .out(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx ),
        .txsyncdone_out(txsyncdone_out),
        .txusrclk2_in(txusrclk2_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_done_out_reg 
       (.C(txusrclk2_in),
        .CE(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3 ),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx [1]),
        .Q(gtwiz_buffbypass_tx_done_out),
        .R(gtwiz_buffbypass_tx_reset_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg 
       (.C(txusrclk2_in),
        .CE(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3 ),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.bit_synchronizer_master_phaligndone_inst_n_0 ),
        .Q(gtwiz_buffbypass_tx_error_out),
        .R(gtwiz_buffbypass_tx_reset_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg_reg 
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg_reg 
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ),
        .R(gtwiz_buffbypass_tx_reset_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst 
       (.E(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2 ),
        .GTHE4_CHANNEL_TXDLYSRESET(GTHE4_CHANNEL_TXDLYSRESET),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3 ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ),
        .\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1 ),
        .gtwiz_buffbypass_tx_start_user_in(gtwiz_buffbypass_tx_start_user_in),
        .out(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx ),
        .rst_in_out_reg_0(rst_in_out_reg),
        .txusrclk2_in(txusrclk2_in));
  FDRE #(
    .INIT(1'b0)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] 
       (.C(txusrclk2_in),
        .CE(1'b1),
        .D(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1 ),
        .Q(GTHE4_CHANNEL_TXDLYSRESET),
        .R(gtwiz_buffbypass_tx_reset_in));
  LUT3 #(
    .INIT(8'h80)) 
    txsyncallin_out0
       (.I0(txphaligndone_out[0]),
        .I1(txphaligndone_out[2]),
        .I2(txphaligndone_out[1]),
        .O(GTHE4_CHANNEL_TXSYNCALLIN));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_gtwiz_reset" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_gtwiz_reset
   (gtwiz_reset_tx_done_out,
    i_in_meta_reg,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    GTHE4_CHANNEL_GTTXRESET,
    GTHE4_CHANNEL_TXUSERRDY,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    GTHE4_CHANNEL_RXUSERRDY,
    rst_in_sync2_reg,
    cal_on_rx_reset_in,
    cal_on_tx_reset_in,
    rst_in_out_reg,
    rst_in_out_reg_0,
    rst_in_out_reg_1,
    rst_in_out_reg_2,
    in0,
    gtwiz_userclk_tx_active_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_userclk_rx_active_in,
    USER_CPLLLOCK_OUT_reg,
    DEN_O_reg,
    gtwiz_reset_clk_freerun_in,
    txusrclk2_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_datapath_in,
    rxusrclk2_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ,
    cpllreset_in,
    rxpllclksel_in,
    txpllclksel_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync );
  output [0:0]gtwiz_reset_tx_done_out;
  output i_in_meta_reg;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]GTHE4_CHANNEL_GTTXRESET;
  output [0:0]GTHE4_CHANNEL_TXUSERRDY;
  output \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  output \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  output [0:0]GTHE4_CHANNEL_RXUSERRDY;
  output rst_in_sync2_reg;
  output cal_on_rx_reset_in;
  output cal_on_tx_reset_in;
  output rst_in_out_reg;
  output rst_in_out_reg_0;
  output rst_in_out_reg_1;
  output rst_in_out_reg_2;
  input in0;
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input USER_CPLLLOCK_OUT_reg;
  input DEN_O_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]txusrclk2_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]rxusrclk2_in;
  input [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  input [2:0]cpllreset_in;
  input [5:0]rxpllclksel_in;
  input [5:0]txpllclksel_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;

  wire DEN_O_reg;
  wire \FSM_sequential_sm_reset_all[0]_i_1_n_0 ;
  wire \FSM_sequential_sm_reset_all[1]_i_1_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_2_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_3_n_0 ;
  wire \FSM_sequential_sm_reset_all[2]_i_4_n_0 ;
  wire \FSM_sequential_sm_reset_rx[2]_i_2_n_0 ;
  wire \FSM_sequential_sm_reset_rx[2]_i_5_n_0 ;
  wire \FSM_sequential_sm_reset_tx[2]_i_2_n_0 ;
  wire \FSM_sequential_sm_reset_tx[2]_i_4_n_0 ;
  wire \FSM_sequential_sm_reset_tx[2]_i_7_n_0 ;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [0:0]GTHE4_CHANNEL_RXUSERRDY;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire USER_CPLLLOCK_OUT_reg;
  wire bit_synchronizer_gtpowergood_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1;
  wire bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_0;
  wire bit_synchronizer_plllock_rx_inst_n_1;
  wire bit_synchronizer_plllock_rx_inst_n_2;
  wire bit_synchronizer_plllock_rx_inst_n_3;
  wire bit_synchronizer_plllock_rx_inst_n_4;
  wire bit_synchronizer_plllock_tx_inst_n_1;
  wire bit_synchronizer_plllock_tx_inst_n_2;
  wire bit_synchronizer_plllock_tx_inst_n_3;
  wire bit_synchronizer_rxcdrlock_inst_n_1;
  wire bit_synchronizer_rxcdrlock_inst_n_2;
  wire cal_on_rx_reset_in;
  wire cal_on_tx_reset_in;
  wire [2:0]cpllreset_in;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ;
  wire [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync ;
  wire [2:0]\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync ;
  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_cdr_stable_out;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_datapath_sync;
  wire gtwiz_reset_rx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_rx_done_out;
  wire gtwiz_reset_rx_pll_and_datapath_dly;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_rx_pll_and_datapath_sync;
  wire gtwiz_reset_tx_any_sync;
  wire gtwiz_reset_tx_datapath_dly;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire gtwiz_reset_tx_datapath_sync;
  wire gtwiz_reset_tx_done_int_reg_n_0;
  wire [0:0]gtwiz_reset_tx_done_out;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg_n_0;
  wire gtwiz_reset_tx_pll_and_datapath_sync;
  wire [0:0]gtwiz_userclk_rx_active_in;
  wire [0:0]gtwiz_userclk_tx_active_in;
  wire i_in_meta_reg;
  wire in0;
  wire p_0_in;
  wire [9:0]p_0_in__0;
  wire [9:0]p_0_in__1;
  wire [2:0]p_1_in;
  wire plllock_tx_sync;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_rx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_1;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_2;
  wire reset_synchronizer_gtwiz_reset_tx_any_inst_n_3;
  wire rst_in_out_reg;
  wire rst_in_out_reg_0;
  wire rst_in_out_reg_1;
  wire rst_in_out_reg_2;
  wire rst_in_sync2_reg;
  wire [5:0]rxpllclksel_in;
  wire [0:0]rxusrclk2_in;
  wire sel;
  (* RTL_KEEP = "yes" *) wire [2:0]sm_reset_all;
  wire sm_reset_all_timer_clr_i_1_n_0;
  wire sm_reset_all_timer_clr_i_2_n_0;
  wire sm_reset_all_timer_clr_reg_n_0;
  wire [2:0]sm_reset_all_timer_ctr;
  wire \sm_reset_all_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_all_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_all_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_all_timer_sat;
  wire sm_reset_all_timer_sat_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sm_reset_rx;
  wire sm_reset_rx_cdr_to_clr;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ;
  wire [25:0]sm_reset_rx_cdr_to_ctr_reg;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ;
  wire \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ;
  wire sm_reset_rx_cdr_to_sat;
  wire sm_reset_rx_cdr_to_sat_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_i_1_n_0;
  wire sm_reset_rx_pll_timer_clr_reg_n_0;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ;
  wire [9:0]sm_reset_rx_pll_timer_ctr_reg__0;
  wire sm_reset_rx_pll_timer_sat;
  wire sm_reset_rx_pll_timer_sat_i_1_n_0;
  wire sm_reset_rx_pll_timer_sat_i_2_n_0;
  wire sm_reset_rx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_rx_timer_ctr;
  wire \sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ;
  wire \sm_reset_rx_timer_ctr[0]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[1]_i_1_n_0 ;
  wire \sm_reset_rx_timer_ctr[2]_i_1_n_0 ;
  wire sm_reset_rx_timer_sat;
  wire sm_reset_rx_timer_sat_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sm_reset_tx;
  wire sm_reset_tx_pll_timer_clr;
  wire sm_reset_tx_pll_timer_clr_i_1_n_0;
  wire sm_reset_tx_pll_timer_clr_reg_n_0;
  wire \sm_reset_tx_pll_timer_ctr[7]_i_2_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ;
  wire \sm_reset_tx_pll_timer_ctr[9]_i_5_n_0 ;
  wire [9:0]sm_reset_tx_pll_timer_ctr_reg__0;
  wire sm_reset_tx_pll_timer_sat;
  wire sm_reset_tx_pll_timer_sat_i_1_n_0;
  wire sm_reset_tx_timer_clr_reg_n_0;
  wire [2:0]sm_reset_tx_timer_ctr;
  wire sm_reset_tx_timer_sat;
  wire sm_reset_tx_timer_sat_i_1_n_0;
  wire [5:0]txpllclksel_in;
  wire [0:0]txusrclk2_in;
  wire [3:3]\NLW_sm_reset_rx_cdr_to_ctr_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sm_reset_rx_cdr_to_ctr_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:1]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED ;
  wire [7:2]\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_sm_reset_rx_cdr_to_ctr_reg[8]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00FFF7000000FFFF)) 
    \FSM_sequential_sm_reset_all[0]_i_1 
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .I3(sm_reset_all[2]),
        .I4(sm_reset_all[1]),
        .I5(sm_reset_all[0]),
        .O(\FSM_sequential_sm_reset_all[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sm_reset_all[1]_i_1 
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .O(\FSM_sequential_sm_reset_all[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \FSM_sequential_sm_reset_all[2]_i_2 
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[1]),
        .O(\FSM_sequential_sm_reset_all[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \FSM_sequential_sm_reset_all[2]_i_3 
       (.I0(sm_reset_all_timer_sat),
        .I1(gtwiz_reset_rx_done_int_reg_n_0),
        .I2(sm_reset_all_timer_clr_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair370" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_sequential_sm_reset_all[2]_i_4 
       (.I0(sm_reset_all_timer_clr_reg_n_0),
        .I1(sm_reset_all_timer_sat),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .O(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(\FSM_sequential_sm_reset_all[0]_i_1_n_0 ),
        .Q(sm_reset_all[0]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(\FSM_sequential_sm_reset_all[1]_i_1_n_0 ),
        .Q(sm_reset_all[1]),
        .R(gtwiz_reset_all_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b1)) 
    \FSM_sequential_sm_reset_all_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtpowergood_inst_n_0),
        .D(\FSM_sequential_sm_reset_all[2]_i_2_n_0 ),
        .Q(sm_reset_all[2]),
        .R(gtwiz_reset_all_sync));
  LUT4 #(
    .INIT(16'hFBC0)) 
    \FSM_sequential_sm_reset_rx[2]_i_2 
       (.I0(\FSM_sequential_sm_reset_rx[2]_i_5_n_0 ),
        .I1(sm_reset_rx[1]),
        .I2(sm_reset_rx[0]),
        .I3(sm_reset_rx[2]),
        .O(\FSM_sequential_sm_reset_rx[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \FSM_sequential_sm_reset_rx[2]_i_5 
       (.I0(sm_reset_rx_timer_clr_reg_n_0),
        .I1(sm_reset_rx_timer_sat),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [2]),
        .I3(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [0]),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync [1]),
        .O(\FSM_sequential_sm_reset_rx[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_4),
        .D(bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2),
        .Q(sm_reset_rx[0]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_4),
        .D(bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1),
        .Q(sm_reset_rx[1]),
        .R(gtwiz_reset_rx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_rx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_plllock_rx_inst_n_4),
        .D(\FSM_sequential_sm_reset_rx[2]_i_2_n_0 ),
        .Q(sm_reset_rx[2]),
        .R(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h38)) 
    \FSM_sequential_sm_reset_tx[2]_i_2 
       (.I0(sm_reset_tx[0]),
        .I1(sm_reset_tx[1]),
        .I2(sm_reset_tx[2]),
        .O(\FSM_sequential_sm_reset_tx[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    \FSM_sequential_sm_reset_tx[2]_i_4 
       (.I0(sm_reset_tx_timer_sat),
        .I1(sm_reset_tx_timer_clr_reg_n_0),
        .I2(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [2]),
        .I3(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [0]),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync [1]),
        .O(\FSM_sequential_sm_reset_tx[2]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair360" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \FSM_sequential_sm_reset_tx[2]_i_7 
       (.I0(sm_reset_tx_timer_clr_reg_n_0),
        .I1(sm_reset_tx_timer_sat),
        .O(\FSM_sequential_sm_reset_tx[2]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sm_reset_tx[2]_i_8 
       (.I0(sm_reset_tx[1]),
        .I1(sm_reset_tx[2]),
        .O(sm_reset_tx_pll_timer_clr));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .D(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2),
        .Q(sm_reset_tx[0]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .D(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1),
        .Q(sm_reset_tx[1]),
        .R(gtwiz_reset_tx_any_sync));
  (* FSM_ENCODED_STATES = "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001" *) 
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_sequential_sm_reset_tx_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .D(\FSM_sequential_sm_reset_tx[2]_i_2_n_0 ),
        .Q(sm_reset_tx[2]),
        .R(gtwiz_reset_tx_any_sync));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_14 bit_synchronizer_gtpowergood_inst
       (.E(bit_synchronizer_gtpowergood_inst_n_0),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .in0(in0),
        .out(sm_reset_all),
        .sm_reset_all_timer_clr_reg(\FSM_sequential_sm_reset_all[2]_i_4_n_0 ),
        .sm_reset_all_timer_sat_reg(\FSM_sequential_sm_reset_all[2]_i_3_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_15 bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_datapath_sync),
        .out(sm_reset_rx[0]),
        .sm_reset_rx_pll_timer_clr_reg(sm_reset_rx_pll_timer_clr_reg_n_0),
        .sm_reset_rx_pll_timer_sat(sm_reset_rx_pll_timer_sat));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_16 bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst
       (.D({bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_1,bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2}),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_dly(gtwiz_reset_rx_pll_and_datapath_dly),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync),
        .out(sm_reset_rx),
        .sm_reset_rx_timer_clr_reg(\FSM_sequential_sm_reset_rx[2]_i_5_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_17 bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .in0(gtwiz_reset_tx_datapath_sync));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_18 bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst
       (.D({bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_1,bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_2}),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_dly(gtwiz_reset_tx_datapath_dly),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync),
        .out(sm_reset_tx),
        .plllock_tx_sync(plllock_tx_sync),
        .sm_reset_tx_pll_timer_clr(sm_reset_tx_pll_timer_clr),
        .sm_reset_tx_pll_timer_clr_reg(sm_reset_tx_pll_timer_clr_reg_n_0),
        .sm_reset_tx_pll_timer_sat(sm_reset_tx_pll_timer_sat),
        .sm_reset_tx_timer_clr_reg(\FSM_sequential_sm_reset_tx[2]_i_7_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_19 bit_synchronizer_gtwiz_reset_userclk_rx_active_inst
       (.\FSM_sequential_sm_reset_rx_reg[0] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .GTHE4_CHANNEL_RXUSERRDY(GTHE4_CHANNEL_RXUSERRDY),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .gtwiz_userclk_rx_active_in(gtwiz_userclk_rx_active_in),
        .out(sm_reset_rx),
        .rxuserrdy_out_reg(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat),
        .sm_reset_rx_timer_clr_reg(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0),
        .sm_reset_rx_timer_clr_reg_0(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr_reg_1(\FSM_sequential_sm_reset_rx[2]_i_5_n_0 ),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_20 bit_synchronizer_gtwiz_reset_userclk_tx_active_inst
       (.E(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_0),
        .\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_userclk_tx_active_in(gtwiz_userclk_tx_active_in),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0),
        .out(sm_reset_tx),
        .sm_reset_tx_timer_clr_reg(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .sm_reset_tx_timer_clr_reg_0(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_clr_reg_1(\FSM_sequential_sm_reset_tx[2]_i_7_n_0 ),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .sm_reset_tx_timer_sat_reg(\FSM_sequential_sm_reset_tx[2]_i_4_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_21 bit_synchronizer_plllock_rx_inst
       (.E(bit_synchronizer_plllock_rx_inst_n_4),
        .\FSM_sequential_sm_reset_rx_reg[1] (bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2),
        .\FSM_sequential_sm_reset_rx_reg[2] (bit_synchronizer_rxcdrlock_inst_n_2),
        .USER_CPLLLOCK_OUT_reg(USER_CPLLLOCK_OUT_reg),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_done_int_reg(bit_synchronizer_plllock_rx_inst_n_1),
        .gtwiz_reset_rx_done_int_reg_0(gtwiz_reset_rx_done_int_reg_n_0),
        .out(sm_reset_rx),
        .sm_reset_rx_cdr_to_clr(sm_reset_rx_cdr_to_clr),
        .sm_reset_rx_cdr_to_clr_reg(bit_synchronizer_plllock_rx_inst_n_0),
        .sm_reset_rx_cdr_to_clr_reg_0(bit_synchronizer_plllock_rx_inst_n_3),
        .sm_reset_rx_pll_timer_sat_reg(bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst_n_0),
        .sm_reset_rx_timer_clr_reg(bit_synchronizer_plllock_rx_inst_n_2),
        .sm_reset_rx_timer_clr_reg_0(sm_reset_rx_timer_clr_reg_n_0),
        .sm_reset_rx_timer_clr_reg_1(\FSM_sequential_sm_reset_rx[2]_i_5_n_0 ),
        .sm_reset_rx_timer_sat(sm_reset_rx_timer_sat),
        .sm_reset_rx_timer_sat_reg(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_22 bit_synchronizer_plllock_tx_inst
       (.gttxreset_out_reg(bit_synchronizer_plllock_tx_inst_n_1),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .gtwiz_reset_tx_done_int_reg(bit_synchronizer_plllock_tx_inst_n_2),
        .gtwiz_reset_tx_done_int_reg_0(gtwiz_reset_tx_done_int_reg_n_0),
        .i_in_out_reg_0(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2),
        .out(sm_reset_tx),
        .plllock_tx_sync(plllock_tx_sync),
        .sm_reset_tx_timer_clr_reg(bit_synchronizer_plllock_tx_inst_n_3),
        .sm_reset_tx_timer_clr_reg_0(sm_reset_tx_timer_clr_reg_n_0),
        .sm_reset_tx_timer_sat(sm_reset_tx_timer_sat),
        .sm_reset_tx_timer_sat_reg(\FSM_sequential_sm_reset_tx[2]_i_4_n_0 ));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_bit_synchronizer_23 bit_synchronizer_rxcdrlock_inst
       (.DEN_O_reg(DEN_O_reg),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_cdr_stable_out(gtwiz_reset_rx_cdr_stable_out),
        .out(sm_reset_rx),
        .rxprogdivreset_out_reg(bit_synchronizer_rxcdrlock_inst_n_1),
        .rxprogdivreset_out_reg_0(bit_synchronizer_rxcdrlock_inst_n_2),
        .sm_reset_rx_cdr_to_sat(sm_reset_rx_cdr_to_sat));
  FDRE #(
    .INIT(1'b1)) 
    gtrxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    gttxreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_2),
        .Q(GTHE4_CHANNEL_GTTXRESET),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF740)) 
    gtwiz_reset_rx_datapath_int_i_1
       (.I0(sm_reset_all[2]),
        .I1(sm_reset_all[0]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_1),
        .Q(gtwiz_reset_rx_done_int_reg_n_0),
        .R(gtwiz_reset_rx_any_sync));
  LUT4 #(
    .INIT(16'hF704)) 
    gtwiz_reset_rx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[2]),
        .I2(sm_reset_all[1]),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_rx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_done_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_2),
        .Q(gtwiz_reset_tx_done_int_reg_n_0),
        .R(gtwiz_reset_tx_any_sync));
  LUT4 #(
    .INIT(16'hFB02)) 
    gtwiz_reset_tx_pll_and_datapath_int_i_1
       (.I0(sm_reset_all[0]),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .O(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    gtwiz_reset_tx_pll_and_datapath_int_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0),
        .Q(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .R(gtwiz_reset_all_sync));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_rx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b1)) 
    pllreset_tx_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .Q(gtwiz_reset_qpll0reset_out),
        .R(1'b0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer reset_synchronizer_gtwiz_reset_all_inst
       (.gtwiz_reset_all_in(gtwiz_reset_all_in),
        .gtwiz_reset_all_sync(gtwiz_reset_all_sync),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_24 reset_synchronizer_gtwiz_reset_rx_any_inst
       (.\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int (\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .gtrxreset_out_reg(reset_synchronizer_gtwiz_reset_rx_any_inst_n_2),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_any_sync(gtwiz_reset_rx_any_sync),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_datapath_int_reg(gtwiz_reset_rx_datapath_int_reg_n_0),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_int_reg(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .out(sm_reset_rx),
        .pllreset_rx_out_reg(reset_synchronizer_gtwiz_reset_rx_any_inst_n_1),
        .sm_reset_rx_timer_sat_reg(bit_synchronizer_plllock_rx_inst_n_0));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_25 reset_synchronizer_gtwiz_reset_rx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_datapath_in(gtwiz_reset_rx_datapath_in),
        .gtwiz_reset_rx_datapath_int_reg(gtwiz_reset_rx_datapath_int_reg_n_0),
        .in0(gtwiz_reset_rx_datapath_sync));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_26 reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_rx_pll_and_datapath_in(gtwiz_reset_rx_pll_and_datapath_in),
        .gtwiz_reset_rx_pll_and_datapath_int_reg(gtwiz_reset_rx_pll_and_datapath_int_reg_n_0),
        .in0(gtwiz_reset_rx_pll_and_datapath_sync));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_27 reset_synchronizer_gtwiz_reset_tx_any_inst
       (.\FSM_sequential_sm_reset_tx_reg[0] (bit_synchronizer_plllock_tx_inst_n_1),
        .GTHE4_CHANNEL_GTTXRESET(GTHE4_CHANNEL_GTTXRESET),
        .GTHE4_CHANNEL_TXUSERRDY(GTHE4_CHANNEL_TXUSERRDY),
        .gttxreset_out_reg(reset_synchronizer_gtwiz_reset_tx_any_inst_n_2),
        .gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0reset_out(gtwiz_reset_qpll0reset_out),
        .gtwiz_reset_tx_any_sync(gtwiz_reset_tx_any_sync),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_int_reg(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .i_in_out_reg(bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1),
        .out(sm_reset_tx),
        .pllreset_tx_out_reg(reset_synchronizer_gtwiz_reset_tx_any_inst_n_1),
        .txuserrdy_out_reg(reset_synchronizer_gtwiz_reset_tx_any_inst_n_3));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_28 reset_synchronizer_gtwiz_reset_tx_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_datapath_in(gtwiz_reset_tx_datapath_in),
        .in0(gtwiz_reset_tx_datapath_sync));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_29 reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_tx_pll_and_datapath_in(gtwiz_reset_tx_pll_and_datapath_in),
        .gtwiz_reset_tx_pll_and_datapath_int_reg(gtwiz_reset_tx_pll_and_datapath_int_reg_n_0),
        .in0(gtwiz_reset_tx_pll_and_datapath_sync));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer_30 reset_synchronizer_rx_done_inst
       (.gtwiz_reset_rx_done_int_reg(gtwiz_reset_rx_done_int_reg_n_0),
        .gtwiz_reset_rx_done_out(gtwiz_reset_rx_done_out),
        .rxusrclk2_in(rxusrclk2_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer_31 reset_synchronizer_tx_done_inst
       (.gtwiz_reset_tx_done_int_reg(gtwiz_reset_tx_done_int_reg_n_0),
        .gtwiz_reset_tx_done_out(gtwiz_reset_tx_done_out),
        .rst_in_sync2_reg_0(rst_in_sync2_reg),
        .txusrclk2_in(txusrclk2_in));
  exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_32 reset_synchronizer_txprogdivreset_inst
       (.gtwiz_reset_clk_freerun_in(gtwiz_reset_clk_freerun_in),
        .gtwiz_reset_qpll0lock_in(gtwiz_reset_qpll0lock_in),
        .i_in_meta_reg(i_in_meta_reg));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    rst_in_meta_i_1
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[0]),
        .I2(rxpllclksel_in[0]),
        .I3(rxpllclksel_in[1]),
        .I4(txpllclksel_in[0]),
        .I5(txpllclksel_in[1]),
        .O(cal_on_rx_reset_in));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    rst_in_meta_i_1__0
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[0]),
        .I2(rxpllclksel_in[0]),
        .I3(rxpllclksel_in[1]),
        .I4(txpllclksel_in[0]),
        .I5(txpllclksel_in[1]),
        .O(cal_on_tx_reset_in));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    rst_in_meta_i_1__1
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[1]),
        .I2(rxpllclksel_in[2]),
        .I3(rxpllclksel_in[3]),
        .I4(txpllclksel_in[2]),
        .I5(txpllclksel_in[3]),
        .O(rst_in_out_reg));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    rst_in_meta_i_1__2
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[1]),
        .I2(rxpllclksel_in[2]),
        .I3(rxpllclksel_in[3]),
        .I4(txpllclksel_in[2]),
        .I5(txpllclksel_in[3]),
        .O(rst_in_out_reg_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFFFF)) 
    rst_in_meta_i_1__3
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[2]),
        .I2(rxpllclksel_in[4]),
        .I3(rxpllclksel_in[5]),
        .I4(txpllclksel_in[4]),
        .I5(txpllclksel_in[5]),
        .O(rst_in_out_reg_1));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEFEEEE)) 
    rst_in_meta_i_1__4
       (.I0(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .I1(cpllreset_in[2]),
        .I2(rxpllclksel_in[4]),
        .I3(rxpllclksel_in[5]),
        .I4(txpllclksel_in[4]),
        .I5(txpllclksel_in[5]),
        .O(rst_in_out_reg_2));
  FDRE #(
    .INIT(1'b1)) 
    rxprogdivreset_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_rxcdrlock_inst_n_1),
        .Q(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_rxprogdivreset_int ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    rxuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1),
        .Q(GTHE4_CHANNEL_RXUSERRDY),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hEFFA200A)) 
    sm_reset_all_timer_clr_i_1
       (.I0(sm_reset_all_timer_clr_i_2_n_0),
        .I1(sm_reset_all[1]),
        .I2(sm_reset_all[2]),
        .I3(sm_reset_all[0]),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000B0003333BB33)) 
    sm_reset_all_timer_clr_i_2
       (.I0(gtwiz_reset_rx_done_int_reg_n_0),
        .I1(sm_reset_all[2]),
        .I2(gtwiz_reset_tx_done_int_reg_n_0),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .I5(sm_reset_all[1]),
        .O(sm_reset_all_timer_clr_i_2_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_all_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_clr_i_1_n_0),
        .Q(sm_reset_all_timer_clr_reg_n_0),
        .S(gtwiz_reset_all_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_all_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_all_timer_ctr[0]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .O(\sm_reset_all_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_all_timer_ctr[1]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .O(\sm_reset_all_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair371" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_all_timer_ctr[2]_i_1 
       (.I0(sm_reset_all_timer_ctr[0]),
        .I1(sm_reset_all_timer_ctr[1]),
        .I2(sm_reset_all_timer_ctr[2]),
        .O(\sm_reset_all_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[0]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[1]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_all_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_all_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_all_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_all_timer_ctr[2]),
        .R(sm_reset_all_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_all_timer_sat_i_1
       (.I0(sm_reset_all_timer_ctr[2]),
        .I1(sm_reset_all_timer_ctr[0]),
        .I2(sm_reset_all_timer_ctr[1]),
        .I3(sm_reset_all_timer_sat),
        .I4(sm_reset_all_timer_clr_reg_n_0),
        .O(sm_reset_all_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_all_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_all_timer_sat_i_1_n_0),
        .Q(sm_reset_all_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_cdr_to_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_3),
        .Q(sm_reset_rx_cdr_to_clr),
        .S(gtwiz_reset_rx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_1 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_3 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ),
        .I1(sm_reset_rx_cdr_to_ctr_reg[11]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[16]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[14]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[17]),
        .I5(\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_4 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[0]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_5 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[12]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[21]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[18]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[2]),
        .I4(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_6 
       (.I0(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ),
        .I1(\sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ),
        .I2(sm_reset_rx_cdr_to_ctr_reg[1]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[10]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[4]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[7]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hFFDF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_7 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[8]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[9]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[15]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[6]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFEFFFFFFFFFF)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_8 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[3]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[22]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[0]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[19]),
        .I4(sm_reset_rx_cdr_to_ctr_reg[23]),
        .I5(sm_reset_rx_cdr_to_ctr_reg[5]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_rx_cdr_to_ctr[0]_i_9 
       (.I0(sm_reset_rx_cdr_to_ctr_reg[24]),
        .I1(sm_reset_rx_cdr_to_ctr_reg[25]),
        .I2(sm_reset_rx_cdr_to_ctr_reg[20]),
        .I3(sm_reset_rx_cdr_to_ctr_reg[13]),
        .O(\sm_reset_rx_cdr_to_ctr[0]_i_9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[0]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3 ,\NLW_sm_reset_rx_cdr_to_ctr_reg[0]_i_2_CO_UNCONNECTED [3],\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15 }),
        .S({sm_reset_rx_cdr_to_ctr_reg[7:1],\sm_reset_rx_cdr_to_ctr[0]_i_4_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[10] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[10]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[11] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[11]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[12] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[12]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[13] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[13]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[14] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[14]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[15] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[15]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[16] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[16]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[16]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3 ,\NLW_sm_reset_rx_cdr_to_ctr_reg[16]_i_1_CO_UNCONNECTED [3],\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[23:16]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[17] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[17]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[18] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[18]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[19] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[19]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[1]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[20] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[20]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[21] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[21]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[22] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[22]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[23] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[23]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[24] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[24]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[24]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED [7:1],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED [7:2],\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15 }),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sm_reset_rx_cdr_to_ctr_reg[25:24]}));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[25] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[25]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[2]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[3]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[4]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[5]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[6]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[7]),
        .R(sm_reset_rx_cdr_to_clr));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[8]),
        .R(sm_reset_rx_cdr_to_clr));
  CARRY8 \sm_reset_rx_cdr_to_ctr_reg[8]_i_1 
       (.CI(\sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3 ,\NLW_sm_reset_rx_cdr_to_ctr_reg[8]_i_1_CO_UNCONNECTED [3],\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ,\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15 }),
        .S(sm_reset_rx_cdr_to_ctr_reg[15:8]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_cdr_to_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_cdr_to_ctr[0]_i_1_n_0 ),
        .D(\sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14 ),
        .Q(sm_reset_rx_cdr_to_ctr_reg[9]),
        .R(sm_reset_rx_cdr_to_clr));
  LUT3 #(
    .INIT(8'h0E)) 
    sm_reset_rx_cdr_to_sat_i_1
       (.I0(sm_reset_rx_cdr_to_sat),
        .I1(\sm_reset_rx_cdr_to_ctr[0]_i_3_n_0 ),
        .I2(sm_reset_rx_cdr_to_clr),
        .O(sm_reset_rx_cdr_to_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_cdr_to_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_cdr_to_sat_i_1_n_0),
        .Q(sm_reset_rx_cdr_to_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_rx_pll_timer_clr_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx[0]),
        .I2(sm_reset_rx[2]),
        .I3(sm_reset_rx[1]),
        .I4(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .O(p_0_in__1[0]));
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sm_reset_rx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair365" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sm_reset_rx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .O(p_0_in__1[3]));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_rx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .O(p_0_in__1[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sm_reset_rx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I5(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .O(p_0_in__1[5]));
  LUT3 #(
    .INIT(8'h6A)) 
    \sm_reset_rx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I1(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .O(p_0_in__1[6]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sm_reset_rx_pll_timer_ctr[7]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .I2(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .O(p_0_in__1[7]));
  (* SOFT_HLUTNM = "soft_lutpair363" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sm_reset_rx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I2(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .O(p_0_in__1[8]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[9]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .I3(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I5(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .O(p_0_in__1[9]));
  LUT6 #(
    .INIT(64'hFFFFDFFFFFFFFFFF)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_3 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[9]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .I5(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair364" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sm_reset_rx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I4(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .O(\sm_reset_rx_pll_timer_ctr[9]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[0]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[1]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[3]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[5]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[6]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[6]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[7]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[7]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[8]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[8]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_pll_timer_ctr[9]_i_1_n_0 ),
        .D(p_0_in__1[9]),
        .Q(sm_reset_rx_pll_timer_ctr_reg__0[9]),
        .R(sm_reset_rx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    sm_reset_rx_pll_timer_sat_i_1
       (.I0(sm_reset_rx_pll_timer_sat),
        .I1(sm_reset_rx_pll_timer_sat_i_2_n_0),
        .I2(sm_reset_rx_pll_timer_clr_reg_n_0),
        .O(sm_reset_rx_pll_timer_sat_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair361" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    sm_reset_rx_pll_timer_sat_i_2
       (.I0(sm_reset_rx_pll_timer_ctr_reg__0[0]),
        .I1(sm_reset_rx_pll_timer_ctr_reg__0[4]),
        .I2(sm_reset_rx_pll_timer_ctr_reg__0[2]),
        .I3(sm_reset_rx_pll_timer_ctr_reg__0[5]),
        .I4(\sm_reset_rx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(sm_reset_rx_pll_timer_sat_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_rx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_rx_inst_n_2),
        .Q(sm_reset_rx_timer_clr_reg_n_0),
        .S(gtwiz_reset_rx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_rx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_rx_timer_ctr[0]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .O(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_rx_timer_ctr[1]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .O(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair368" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_rx_timer_ctr[2]_i_1 
       (.I0(sm_reset_rx_timer_ctr[0]),
        .I1(sm_reset_rx_timer_ctr[1]),
        .I2(sm_reset_rx_timer_ctr[2]),
        .O(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[0]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[0]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[1]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[1]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_rx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(\sm_reset_rx_timer_ctr0_inferred__0/i__n_0 ),
        .D(\sm_reset_rx_timer_ctr[2]_i_1_n_0 ),
        .Q(sm_reset_rx_timer_ctr[2]),
        .R(sm_reset_rx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_rx_timer_sat_i_1
       (.I0(sm_reset_rx_timer_ctr[2]),
        .I1(sm_reset_rx_timer_ctr[0]),
        .I2(sm_reset_rx_timer_ctr[1]),
        .I3(sm_reset_rx_timer_sat),
        .I4(sm_reset_rx_timer_clr_reg_n_0),
        .O(sm_reset_rx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_rx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_rx_timer_sat_i_1_n_0),
        .Q(sm_reset_rx_timer_sat),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFF3000B)) 
    sm_reset_tx_pll_timer_clr_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(sm_reset_tx[0]),
        .I2(sm_reset_tx[1]),
        .I3(sm_reset_tx[2]),
        .I4(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_clr_i_1_n_0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_pll_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_clr_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_pll_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair369" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \sm_reset_tx_pll_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \sm_reset_tx_pll_timer_ctr[3]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .O(p_0_in__0[3]));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \sm_reset_tx_pll_timer_ctr[4]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .O(p_0_in__0[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sm_reset_tx_pll_timer_ctr[5]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I5(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .O(p_0_in__0[5]));
  LUT5 #(
    .INIT(32'hAA6AAAAA)) 
    \sm_reset_tx_pll_timer_ctr[6]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I3(\sm_reset_tx_pll_timer_ctr[7]_i_2_n_0 ),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .O(p_0_in__0[6]));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAAAAAA)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .I2(\sm_reset_tx_pll_timer_ctr[7]_i_2_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .I5(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .O(p_0_in__0[7]));
  (* SOFT_HLUTNM = "soft_lutpair366" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_pll_timer_ctr[7]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .O(\sm_reset_tx_pll_timer_ctr[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \sm_reset_tx_pll_timer_ctr[8]_i_1 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I2(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .O(p_0_in__0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_1 
       (.I0(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .O(sel));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_2 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[9]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .I3(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I5(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .O(p_0_in__0[9]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_3 
       (.I0(\sm_reset_tx_pll_timer_ctr[7]_i_2_n_0 ),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_5_n_0 ),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair362" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_4 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .I4(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \sm_reset_tx_pll_timer_ctr[9]_i_5 
       (.I0(sm_reset_tx_pll_timer_ctr_reg__0[9]),
        .I1(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .I2(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .I3(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .O(\sm_reset_tx_pll_timer_ctr[9]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[0]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[0]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[1]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[1]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[2]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[2]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[3] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[3]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[3]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[4] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[4]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[4]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[5] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[5]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[5]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[6] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[6]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[6]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[7] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[7]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[7]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[8] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[8]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[8]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_pll_timer_ctr_reg[9] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(sel),
        .D(p_0_in__0[9]),
        .Q(sm_reset_tx_pll_timer_ctr_reg__0[9]),
        .R(sm_reset_tx_pll_timer_clr_reg_n_0));
  LUT3 #(
    .INIT(8'h0E)) 
    sm_reset_tx_pll_timer_sat_i_1
       (.I0(sm_reset_tx_pll_timer_sat),
        .I1(\sm_reset_tx_pll_timer_ctr[9]_i_3_n_0 ),
        .I2(sm_reset_tx_pll_timer_clr_reg_n_0),
        .O(sm_reset_tx_pll_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_pll_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_pll_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_pll_timer_sat),
        .R(1'b0));
  FDSE #(
    .INIT(1'b1)) 
    sm_reset_tx_timer_clr_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(bit_synchronizer_plllock_tx_inst_n_3),
        .Q(sm_reset_tx_timer_clr_reg_n_0),
        .S(gtwiz_reset_tx_any_sync));
  LUT3 #(
    .INIT(8'h7F)) 
    \sm_reset_tx_timer_ctr0_inferred__0/i_ 
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .O(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \sm_reset_tx_timer_ctr[0]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .O(p_1_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sm_reset_tx_timer_ctr[1]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .O(p_1_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair367" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \sm_reset_tx_timer_ctr[2]_i_1 
       (.I0(sm_reset_tx_timer_ctr[0]),
        .I1(sm_reset_tx_timer_ctr[1]),
        .I2(sm_reset_tx_timer_ctr[2]),
        .O(p_1_in[2]));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[0] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[0]),
        .Q(sm_reset_tx_timer_ctr[0]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[1] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[1]),
        .Q(sm_reset_tx_timer_ctr[1]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sm_reset_tx_timer_ctr_reg[2] 
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(p_0_in),
        .D(p_1_in[2]),
        .Q(sm_reset_tx_timer_ctr[2]),
        .R(sm_reset_tx_timer_clr_reg_n_0));
  LUT5 #(
    .INIT(32'h0000FF80)) 
    sm_reset_tx_timer_sat_i_1
       (.I0(sm_reset_tx_timer_ctr[2]),
        .I1(sm_reset_tx_timer_ctr[0]),
        .I2(sm_reset_tx_timer_ctr[1]),
        .I3(sm_reset_tx_timer_sat),
        .I4(sm_reset_tx_timer_clr_reg_n_0),
        .O(sm_reset_tx_timer_sat_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_reset_tx_timer_sat_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(sm_reset_tx_timer_sat_i_1_n_0),
        .Q(sm_reset_tx_timer_sat),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    txuserrdy_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(reset_synchronizer_gtwiz_reset_tx_any_inst_n_3),
        .Q(GTHE4_CHANNEL_TXUSERRDY),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer
   (\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] ,
    E,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ,
    txusrclk2_in,
    rst_in_out_reg_0,
    out,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ,
    gtwiz_buffbypass_tx_start_user_in,
    GTHE4_CHANNEL_TXDLYSRESET,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ,
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int );
  output \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ;
  output \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] ;
  output [0:0]E;
  output \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ;
  input [0:0]txusrclk2_in;
  input rst_in_out_reg_0;
  input [1:0]out;
  input \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  input [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  input \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ;
  input \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ;

  wire [0:0]E;
  wire [0:0]GTHE4_CHANNEL_TXDLYSRESET;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ;
  wire \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] ;
  wire [0:0]gtwiz_buffbypass_tx_start_user_in;
  wire [1:0]out;
  wire p_0_in;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_reg_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk2_in;

  LUT5 #(
    .INIT(32'hAEFEAEAE)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_1 
       (.I0(out[0]),
        .I1(p_0_in),
        .I2(out[1]),
        .I3(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_reg ),
        .I4(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_master_syncdone_sync_int ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_sequential_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx[1]_i_3 
       (.I0(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ),
        .I1(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ),
        .I2(gtwiz_buffbypass_tx_start_user_in),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair373" *) 
  LUT5 #(
    .INIT(32'hAAAA4454)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_done_out_i_1 
       (.I0(out[0]),
        .I1(gtwiz_buffbypass_tx_start_user_in),
        .I2(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ),
        .I3(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ),
        .I4(out[1]),
        .O(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_error_out_reg ));
  LUT6 #(
    .INIT(64'hAAAAFFFF00005510)) 
    \gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out[2]_i_1 
       (.I0(out[1]),
        .I1(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_reg ),
        .I2(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ),
        .I3(gtwiz_buffbypass_tx_start_user_in),
        .I4(out[0]),
        .I5(GTHE4_CHANNEL_TXDLYSRESET),
        .O(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.txdlysreset_out_reg[2] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_reg_0),
        .D(1'b1),
        .Q(rst_in_meta));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_reg_0),
        .D(rst_in_sync3),
        .Q(\gen_gtwiz_buffbypass_tx_main.gen_auto_mode.gtwiz_buffbypass_tx_resetdone_sync_int ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_reg_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_reg_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_reg_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer_30
   (gtwiz_reset_rx_done_out,
    rxusrclk2_in,
    gtwiz_reset_rx_done_int_reg);
  output [0:0]gtwiz_reset_rx_done_out;
  input [0:0]rxusrclk2_in;
  input gtwiz_reset_rx_done_int_reg;

  wire gtwiz_reset_rx_done_int_reg;
  wire [0:0]gtwiz_reset_rx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__1_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]rxusrclk2_in;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__1
       (.I0(gtwiz_reset_rx_done_int_reg),
        .O(rst_in_out_i_1__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_rx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(rxusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__1_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_inv_synchronizer_31
   (gtwiz_reset_tx_done_out,
    rst_in_sync2_reg_0,
    txusrclk2_in,
    gtwiz_reset_tx_done_int_reg);
  output [0:0]gtwiz_reset_tx_done_out;
  output rst_in_sync2_reg_0;
  input [0:0]txusrclk2_in;
  input gtwiz_reset_tx_done_int_reg;

  wire gtwiz_reset_tx_done_int_reg;
  wire [0:0]gtwiz_reset_tx_done_out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out_i_1__0_n_0;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  wire rst_in_sync2_reg_0;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire [0:0]txusrclk2_in;

  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__10
       (.I0(gtwiz_reset_tx_done_out),
        .O(rst_in_sync2_reg_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(1'b1),
        .Q(rst_in_meta));
  LUT1 #(
    .INIT(2'h1)) 
    rst_in_out_i_1__0
       (.I0(gtwiz_reset_tx_done_int_reg),
        .O(rst_in_out_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync3),
        .Q(gtwiz_reset_tx_done_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_meta),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txusrclk2_in),
        .CE(1'b1),
        .CLR(rst_in_out_i_1__0_n_0),
        .D(rst_in_sync2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer
   (gtwiz_reset_all_sync,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in);
  output gtwiz_reset_all_sync;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;

  wire [0:0]gtwiz_reset_all_in;
  wire gtwiz_reset_all_sync;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_all_in),
        .Q(gtwiz_reset_all_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_all_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_24
   (gtwiz_reset_rx_any_sync,
    pllreset_rx_out_reg,
    gtrxreset_out_reg,
    gtwiz_reset_clk_freerun_in,
    out,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ,
    sm_reset_rx_timer_sat_reg,
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ,
    gtwiz_reset_rx_datapath_int_reg,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_int_reg);
  output gtwiz_reset_rx_any_sync;
  output pllreset_rx_out_reg;
  output gtrxreset_out_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  input sm_reset_rx_timer_sat_reg;
  input \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  input gtwiz_reset_rx_datapath_int_reg;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input gtwiz_reset_rx_pll_and_datapath_int_reg;

  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ;
  wire \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ;
  wire gtrxreset_out_reg;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire gtwiz_reset_rx_any;
  wire gtwiz_reset_rx_any_sync;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_reg;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg;
  wire [2:0]out;
  wire pllreset_rx_out_reg;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire sm_reset_rx_timer_sat_reg;

  LUT6 #(
    .INIT(64'hFEFFFFFF00111101)) 
    gtrxreset_out_i_1
       (.I0(gtwiz_reset_rx_any_sync),
        .I1(out[2]),
        .I2(sm_reset_rx_timer_sat_reg),
        .I3(out[1]),
        .I4(out[0]),
        .I5(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_gtrxreset_int ),
        .O(gtrxreset_out_reg));
  LUT5 #(
    .INIT(32'hFDFF0100)) 
    pllreset_rx_out_i_1
       (.I0(out[1]),
        .I1(gtwiz_reset_rx_any_sync),
        .I2(out[2]),
        .I3(out[0]),
        .I4(\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int ),
        .O(pllreset_rx_out_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    rst_in_meta_i_1__6
       (.I0(gtwiz_reset_rx_datapath_int_reg),
        .I1(gtwiz_reset_rx_datapath_in),
        .I2(gtwiz_reset_rx_pll_and_datapath_in),
        .I3(gtwiz_reset_rx_pll_and_datapath_int_reg),
        .O(gtwiz_reset_rx_any));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_rx_any),
        .Q(gtwiz_reset_rx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_rx_any),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_25
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_rx_datapath_int_reg);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input gtwiz_reset_rx_datapath_int_reg;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_datapath_in;
  wire gtwiz_reset_rx_datapath_int_reg;
  wire in0;
  wire rst_in0_2;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__8
       (.I0(gtwiz_reset_rx_datapath_in),
        .I1(gtwiz_reset_rx_datapath_int_reg),
        .O(rst_in0_2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0_2),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0_2),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0_2),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0_2),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0_2),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_26
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_rx_pll_and_datapath_int_reg,
    gtwiz_reset_rx_pll_and_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_rx_pll_and_datapath_int_reg;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  wire gtwiz_reset_rx_pll_and_datapath_int_reg;
  wire in0;
  wire p_0_in_1;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__7
       (.I0(gtwiz_reset_rx_pll_and_datapath_int_reg),
        .I1(gtwiz_reset_rx_pll_and_datapath_in),
        .O(p_0_in_1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_0_in_1),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_0_in_1),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_0_in_1),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_0_in_1),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_0_in_1),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_27
   (gtwiz_reset_tx_any_sync,
    pllreset_tx_out_reg,
    gttxreset_out_reg,
    txuserrdy_out_reg,
    gtwiz_reset_clk_freerun_in,
    out,
    gtwiz_reset_qpll0reset_out,
    \FSM_sequential_sm_reset_tx_reg[0] ,
    GTHE4_CHANNEL_GTTXRESET,
    i_in_out_reg,
    GTHE4_CHANNEL_TXUSERRDY,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_pll_and_datapath_int_reg);
  output gtwiz_reset_tx_any_sync;
  output pllreset_tx_out_reg;
  output gttxreset_out_reg;
  output txuserrdy_out_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [2:0]out;
  input [0:0]gtwiz_reset_qpll0reset_out;
  input \FSM_sequential_sm_reset_tx_reg[0] ;
  input [0:0]GTHE4_CHANNEL_GTTXRESET;
  input i_in_out_reg;
  input [0:0]GTHE4_CHANNEL_TXUSERRDY;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input gtwiz_reset_tx_pll_and_datapath_int_reg;

  wire \FSM_sequential_sm_reset_tx_reg[0] ;
  wire [0:0]GTHE4_CHANNEL_GTTXRESET;
  wire [0:0]GTHE4_CHANNEL_TXUSERRDY;
  wire gttxreset_out_reg;
  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0reset_out;
  wire gtwiz_reset_tx_any;
  wire gtwiz_reset_tx_any_sync;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg;
  wire i_in_out_reg;
  wire [2:0]out;
  wire pllreset_tx_out_reg;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txuserrdy_out_reg;

  LUT5 #(
    .INIT(32'hFFF70007)) 
    gttxreset_out_i_1
       (.I0(out[1]),
        .I1(out[0]),
        .I2(gtwiz_reset_tx_any_sync),
        .I3(\FSM_sequential_sm_reset_tx_reg[0] ),
        .I4(GTHE4_CHANNEL_GTTXRESET),
        .O(gttxreset_out_reg));
  LUT5 #(
    .INIT(32'hFFDF0010)) 
    pllreset_tx_out_i_1
       (.I0(out[1]),
        .I1(out[2]),
        .I2(out[0]),
        .I3(gtwiz_reset_tx_any_sync),
        .I4(gtwiz_reset_qpll0reset_out),
        .O(pllreset_tx_out_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_meta));
  LUT3 #(
    .INIT(8'hFE)) 
    rst_in_out_i_1
       (.I0(gtwiz_reset_tx_datapath_in),
        .I1(gtwiz_reset_tx_pll_and_datapath_in),
        .I2(gtwiz_reset_tx_pll_and_datapath_int_reg),
        .O(gtwiz_reset_tx_any));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_any),
        .Q(gtwiz_reset_tx_any_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_any),
        .Q(rst_in_sync3));
  LUT6 #(
    .INIT(64'hFFFFEFBF01010105)) 
    txuserrdy_out_i_1
       (.I0(gtwiz_reset_tx_any_sync),
        .I1(out[0]),
        .I2(i_in_out_reg),
        .I3(out[1]),
        .I4(out[2]),
        .I5(GTHE4_CHANNEL_TXUSERRDY),
        .O(txuserrdy_out_reg));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_28
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_tx_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_datapath_in;
  wire in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(gtwiz_reset_tx_datapath_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_29
   (in0,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_tx_pll_and_datapath_int_reg,
    gtwiz_reset_tx_pll_and_datapath_in);
  output in0;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input gtwiz_reset_tx_pll_and_datapath_int_reg;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  wire gtwiz_reset_tx_pll_and_datapath_int_reg;
  wire in0;
  wire p_1_in_0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hE)) 
    rst_in_meta_i_1__5
       (.I0(gtwiz_reset_tx_pll_and_datapath_int_reg),
        .I1(gtwiz_reset_tx_pll_and_datapath_in),
        .O(p_1_in_0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(p_1_in_0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(p_1_in_0),
        .Q(in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(p_1_in_0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(p_1_in_0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(p_1_in_0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_32
   (i_in_meta_reg,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_qpll0lock_in);
  output i_in_meta_reg;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_qpll0lock_in;

  wire [0:0]gtwiz_reset_clk_freerun_in;
  wire [0:0]gtwiz_reset_qpll0lock_in;
  wire i_in_meta_reg;
  wire rst_in0;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT1 #(
    .INIT(2'h1)) 
    rst_in_meta_i_1__9
       (.I0(gtwiz_reset_qpll0lock_in),
        .O(rst_in0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(rst_in0),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(rst_in0),
        .Q(i_in_meta_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(rst_in0),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(rst_in0),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(gtwiz_reset_clk_freerun_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(rst_in0),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_34
   (cal_on_rx_reset_in_sync,
    drpclk_in,
    cal_on_rx_reset_in);
  output cal_on_rx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_rx_reset_in;

  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_rx_reset_in),
        .Q(cal_on_rx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_35
   (cal_on_tx_reset_in_sync,
    \progdiv_cfg_store_reg[0] ,
    drpclk_in,
    cal_on_tx_reset_in,
    \drp_state_reg[6] );
  output cal_on_tx_reset_in_sync;
  output \progdiv_cfg_store_reg[0] ;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in;
  input [0:0]\drp_state_reg[6] ;

  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]\drp_state_reg[6] ;
  wire [0:0]drpclk_in;
  wire \progdiv_cfg_store_reg[0] ;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hB)) 
    \progdiv_cfg_store[15]_i_4__1 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(\drp_state_reg[6] ),
        .O(\progdiv_cfg_store_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_tx_reset_in),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_42
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_47
   (rst_in_out,
    \gen_cal_rx_en.rxoutclkmon ,
    out);
  output rst_in_out;
  input \gen_cal_rx_en.rxoutclkmon ;
  input out;

  wire \gen_cal_rx_en.rxoutclkmon ;
  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_52
   (cal_on_rx_reset_in_sync,
    drpclk_in,
    cal_on_rx_reset_in);
  output cal_on_rx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_rx_reset_in;

  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_rx_reset_in),
        .Q(cal_on_rx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_53
   (cal_on_tx_reset_in_sync,
    \progdiv_cfg_store_reg[0] ,
    drpclk_in,
    cal_on_tx_reset_in,
    \drp_state_reg[6] );
  output cal_on_tx_reset_in_sync;
  output \progdiv_cfg_store_reg[0] ;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in;
  input [0:0]\drp_state_reg[6] ;

  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]\drp_state_reg[6] ;
  wire [0:0]drpclk_in;
  wire \progdiv_cfg_store_reg[0] ;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hB)) 
    \progdiv_cfg_store[15]_i_4__0 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(\drp_state_reg[6] ),
        .O(\progdiv_cfg_store_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_tx_reset_in),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_61
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_66
   (rst_in_out,
    \gen_cal_rx_en.rxoutclkmon ,
    out);
  output rst_in_out;
  input \gen_cal_rx_en.rxoutclkmon ;
  input out;

  wire \gen_cal_rx_en.rxoutclkmon ;
  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_71
   (cal_on_rx_reset_in_sync,
    drpclk_in,
    cal_on_rx_reset_in);
  output cal_on_rx_reset_in_sync;
  input [0:0]drpclk_in;
  input cal_on_rx_reset_in;

  wire cal_on_rx_reset_in;
  wire cal_on_rx_reset_in_sync;
  wire [0:0]drpclk_in;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_rx_reset_in),
        .Q(cal_on_rx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_rx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_72
   (cal_on_tx_reset_in_sync,
    \progdiv_cfg_store_reg[0] ,
    drpclk_in,
    cal_on_tx_reset_in,
    \drp_state_reg[6] );
  output cal_on_tx_reset_in_sync;
  output \progdiv_cfg_store_reg[0] ;
  input [0:0]drpclk_in;
  input cal_on_tx_reset_in;
  input [0:0]\drp_state_reg[6] ;

  wire cal_on_tx_reset_in;
  wire cal_on_tx_reset_in_sync;
  wire [0:0]\drp_state_reg[6] ;
  wire [0:0]drpclk_in;
  wire \progdiv_cfg_store_reg[0] ;
  (* async_reg = "true" *) wire rst_in_meta;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  LUT2 #(
    .INIT(4'hB)) 
    \progdiv_cfg_store[15]_i_4 
       (.I0(cal_on_tx_reset_in_sync),
        .I1(\drp_state_reg[6] ),
        .O(\progdiv_cfg_store_reg[0] ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(1'b0),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(cal_on_tx_reset_in),
        .Q(cal_on_tx_reset_in_sync));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(drpclk_in),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(cal_on_tx_reset_in),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_80
   (rst_in_out,
    txoutclkmon,
    out);
  output rst_in_out;
  input txoutclkmon;
  input out;

  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;
  wire txoutclkmon;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(txoutclkmon),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_4_reset_synchronizer" *) 
module exdes_vid_phy_controller_0_gtwizard_ultrascale_v1_7_4_reset_synchronizer_85
   (rst_in_out,
    \gen_cal_rx_en.rxoutclkmon ,
    out);
  output rst_in_out;
  input \gen_cal_rx_en.rxoutclkmon ;
  input out;

  wire \gen_cal_rx_en.rxoutclkmon ;
  wire out;
  (* async_reg = "true" *) wire rst_in_meta;
  wire rst_in_out;
  (* async_reg = "true" *) wire rst_in_sync1;
  (* async_reg = "true" *) wire rst_in_sync2;
  (* async_reg = "true" *) wire rst_in_sync3;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_meta_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(1'b0),
        .PRE(out),
        .Q(rst_in_meta));
  FDPE #(
    .INIT(1'b0)) 
    rst_in_out_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync3),
        .PRE(out),
        .Q(rst_in_out));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync1_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_meta),
        .PRE(out),
        .Q(rst_in_sync1));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync2_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync1),
        .PRE(out),
        .Q(rst_in_sync2));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  FDPE #(
    .INIT(1'b0)) 
    rst_in_sync3_reg
       (.C(\gen_cal_rx_en.rxoutclkmon ),
        .CE(1'b1),
        .D(rst_in_sync2),
        .PRE(out),
        .Q(rst_in_sync3));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_axi4lite" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_axi4lite
   (vid_phy_axi4lite_wready,
    p_0_in,
    vid_phy_axi4lite_awready,
    vid_phy_axi4lite_arready,
    clkdet_ctrl_tx_tmr_clr_del_reg,
    clkdet_ctrl_rx_tmr_clr_del_reg,
    wr_en_2_isr,
    i_reg_clkdet_tx_tmr_ld,
    \clk_rx_tmr_reg[0] ,
    vid_phy_axi4lite_bvalid,
    vid_phy_axi4lite_rvalid,
    i_reg_clkdet_run,
    i_reg_clkdet_tx_freq_rst_reg_0,
    i_reg_clkdet_rx_freq_rst_reg_0,
    clk_tx_tmr_evt_reg,
    clk_rx_tmr_evt_reg,
    D,
    rx_tmds_clk_n,
    Q,
    \clk_tx_tmr_reg[31] ,
    \clk_rx_tmr_reg[31] ,
    \clk_tx_tmr_reg[31]_0 ,
    \clk_rx_tmr_reg[31]_0 ,
    SR,
    \clk_rx_freq_reg[28] ,
    src_in,
    rst_in_out_reg,
    \syncstages_ff_reg[0] ,
    \clk_cnt_reg[0] ,
    \syncstages_ff_reg[0][3] ,
    \DRP_Config_Reg_reg[31] ,
    \DRP_Config_Reg_reg[31]_0 ,
    \DRP_Config_Reg_reg[31]_1 ,
    gtwiz_userclk_rx_active_sync_reg,
    i_in_meta_reg,
    \DRP_Config_Reg_reg[31]_2 ,
    \syncstages_ff_reg[0]_0 ,
    gtwiz_userclk_tx_active_sync_reg,
    \DRP_Config_Reg_reg[31]_3 ,
    \syncstages_ff_reg[0]_1 ,
    i_in_meta_reg_0,
    \syncstages_ff_reg[0][17] ,
    \syncstages_ff_reg[0][17]_0 ,
    \DRP_Config_Reg_reg[31]_4 ,
    i_in_meta_reg_1,
    \syncstages_ff_reg[0]_2 ,
    DRP_Rsp_Rd_Toggle_reg,
    \DRP_Status_Reg_reg[15] ,
    \syncstages_ff_reg[0][3]_0 ,
    \syncstages_ff_reg[0][3]_1 ,
    \clk_cnt_reg[23] ,
    clk_rx_freq_lock_reg,
    \clk_tx_tmr_reg[16] ,
    b0_MMCM_TX_DRP_LOCKED_DLY8_out,
    b0_MMCM_RX_DRP_LOCKED_DLY6_out,
    E,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ,
    DRP_Rsp_Rd_Toggle_reg_0,
    DRP_Rsp_Rd_Toggle_reg_1,
    DRP_Rsp_Rd_Toggle_reg_2,
    DRP_Rsp_Rd_Toggle_reg_3,
    DRP_Rsp_Rd_Toggle_reg_4,
    DRP_Rsp_Rd_Toggle_reg_5,
    clk_tx_freq_lock_reg,
    i_in_meta_reg_2,
    \clk_tx_freq_reg[11] ,
    irq,
    vid_phy_axi4lite_rdata,
    drp_txn_available_del_reg,
    vid_phy_axi4lite_aclk,
    dest_out,
    \syncstages_ff_reg[2] ,
    \syncstages_ff_reg[2]_0 ,
    \syncstages_ff_reg[2]_1 ,
    \syncstages_ff_reg[2]_2 ,
    \syncstages_ff_reg[2]_3 ,
    vid_phy_status_sb_tx_tdata,
    b0_MMCM_RX_DRP_LOCKED_DLY_reg,
    clk_tx_tmr_evt_reg_0,
    clk_tx_freq_evt_reg,
    clk_rx_tmr_evt_reg_0,
    clk_rx_freq_evt_reg,
    clk_tx_tmr_evt0__0,
    clk_rx_tmr_evt0__0,
    vid_phy_axi4lite_awvalid,
    vid_phy_axi4lite_wvalid,
    vid_phy_axi4lite_arvalid,
    vid_phy_axi4lite_rready,
    vid_phy_axi4lite_aresetn,
    \clk_tx_tmr_reg[0] ,
    \clk_rx_tmr_reg[0]_0 ,
    \syncstages_ff_reg[2]_4 ,
    vid_phy_axi4lite_wdata,
    DRP_Status_b0gt1,
    DRP_Status_b0gt2,
    DRP_Status_b0gt0,
    \syncstages_ff_reg[2]_5 ,
    \syncstages_ff_reg[2][17] ,
    \syncstages_ff_reg[2][17]_0 ,
    DRP_Status_common,
    clk_tx_freq_lock_reg_0,
    \syncstages_ff_reg[2][2] ,
    \syncstages_ff_reg[2]_6 ,
    \syncstages_ff_reg[2]_7 ,
    clk_rx_freq_lock,
    gtpowergood_out,
    \syncstages_ff_reg[2][1] ,
    \syncstages_ff_reg[2]_8 ,
    \syncstages_ff_reg[2]_9 ,
    \syncstages_ff_reg[2]_10 ,
    \syncstages_ff_reg[2]_11 ,
    \syncstages_ff_reg[2][2]_0 ,
    \syncstages_ff_reg[2]_12 ,
    \syncstages_ff_reg[2]_13 ,
    \syncstages_ff_reg[2][1]_0 ,
    clk_tx_freq,
    clk_dru_freq_lock_reg,
    \clk_dru_freq_reg[28] ,
    \clk_rx_freq_reg[11] ,
    \syncstages_ff_reg[2]_14 ,
    \clk_rx_freq_reg[12] ,
    \clk_rx_freq_reg[13] ,
    \clk_rx_freq_reg[14] ,
    \clk_rx_freq_reg[15] ,
    \syncstages_ff_reg[2]_15 ,
    \syncstages_ff_reg[2]_16 ,
    \syncstages_ff_reg[2]_17 ,
    \syncstages_ff_reg[2]_18 ,
    DRP_Status_Rdy_reg,
    DRP_Status_Rdy_reg_0,
    \syncstages_ff_reg[2]_19 ,
    clk_dru_freq_lock_reg_0,
    \clk_rx_freq_reg[16] ,
    \syncstages_ff_reg[2][2]_1 ,
    \syncstages_ff_reg[2]_20 ,
    \syncstages_ff_reg[2]_21 ,
    \clk_rx_freq_reg[17] ,
    \clk_rx_freq_reg[18] ,
    \syncstages_ff_reg[2][1]_1 ,
    \clk_rx_freq_reg[19] ,
    \syncstages_ff_reg[2]_22 ,
    \clk_rx_freq_reg[20] ,
    \clk_rx_freq_reg[21] ,
    \clk_rx_freq_reg[22] ,
    \clk_rx_freq_reg[23] ,
    \clk_rx_freq_reg[24] ,
    \clk_rx_freq_reg[25] ,
    \clk_rx_freq_reg[26] ,
    \clk_rx_freq_reg[27] ,
    \clk_rx_freq_reg[28]_0 ,
    clk_tx_tmr0,
    clk_rx_tmr0,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[14] ,
    MMCM_LOCKED_OUT,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[14] ,
    DRPEN_reg,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[13] ,
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[9] ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[13] ,
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[9] ,
    DRP_Rsp_Rd_Toggle_reg_6,
    DRP_Rsp_Rd_Toggle_reg_7,
    vid_phy_axi4lite_bready,
    DRP_Rsp_Rd_Toggle_reg_8,
    DRP_Rsp_Rd_Toggle_reg_9,
    DRP_Rsp_Rd_Toggle_reg_10,
    DRP_Rsp_Rd_Toggle_reg_11,
    \clk_sm_cur_reg[0] ,
    vid_phy_axi4lite_awaddr,
    vid_phy_axi4lite_araddr);
  output vid_phy_axi4lite_wready;
  output p_0_in;
  output vid_phy_axi4lite_awready;
  output vid_phy_axi4lite_arready;
  output clkdet_ctrl_tx_tmr_clr_del_reg;
  output clkdet_ctrl_rx_tmr_clr_del_reg;
  output wr_en_2_isr;
  output i_reg_clkdet_tx_tmr_ld;
  output \clk_rx_tmr_reg[0] ;
  output vid_phy_axi4lite_bvalid;
  output vid_phy_axi4lite_rvalid;
  output i_reg_clkdet_run;
  output i_reg_clkdet_tx_freq_rst_reg_0;
  output i_reg_clkdet_rx_freq_rst_reg_0;
  output clk_tx_tmr_evt_reg;
  output clk_rx_tmr_evt_reg;
  output [0:0]D;
  output [0:0]rx_tmds_clk_n;
  output [1:0]Q;
  output [0:0]\clk_tx_tmr_reg[31] ;
  output [0:0]\clk_rx_tmr_reg[31] ;
  output [31:0]\clk_tx_tmr_reg[31]_0 ;
  output [31:0]\clk_rx_tmr_reg[31]_0 ;
  output [0:0]SR;
  output [1:0]\clk_rx_freq_reg[28] ;
  output src_in;
  output [16:0]rst_in_out_reg;
  output \syncstages_ff_reg[0] ;
  output \clk_cnt_reg[0] ;
  output [3:0]\syncstages_ff_reg[0][3] ;
  output [29:0]\DRP_Config_Reg_reg[31] ;
  output [29:0]\DRP_Config_Reg_reg[31]_0 ;
  output [29:0]\DRP_Config_Reg_reg[31]_1 ;
  output [3:0]gtwiz_userclk_rx_active_sync_reg;
  output [14:0]i_in_meta_reg;
  output [26:0]\DRP_Config_Reg_reg[31]_2 ;
  output [1:0]\syncstages_ff_reg[0]_0 ;
  output [3:0]gtwiz_userclk_tx_active_sync_reg;
  output [26:0]\DRP_Config_Reg_reg[31]_3 ;
  output [1:0]\syncstages_ff_reg[0]_1 ;
  output [8:0]i_in_meta_reg_0;
  output [17:0]\syncstages_ff_reg[0][17] ;
  output [17:0]\syncstages_ff_reg[0][17]_0 ;
  output [29:0]\DRP_Config_Reg_reg[31]_4 ;
  output [31:0]i_in_meta_reg_1;
  output [1:0]\syncstages_ff_reg[0]_2 ;
  output DRP_Rsp_Rd_Toggle_reg;
  output [1:0]\DRP_Status_Reg_reg[15] ;
  output [17:0]\syncstages_ff_reg[0][3]_0 ;
  output [17:0]\syncstages_ff_reg[0][3]_1 ;
  output [20:0]\clk_cnt_reg[23] ;
  output [7:0]clk_rx_freq_lock_reg;
  output [0:0]\clk_tx_tmr_reg[16] ;
  output b0_MMCM_TX_DRP_LOCKED_DLY8_out;
  output b0_MMCM_RX_DRP_LOCKED_DLY6_out;
  output [0:0]E;
  output [0:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ;
  output DRP_Rsp_Rd_Toggle_reg_0;
  output DRP_Rsp_Rd_Toggle_reg_1;
  output DRP_Rsp_Rd_Toggle_reg_2;
  output DRP_Rsp_Rd_Toggle_reg_3;
  output DRP_Rsp_Rd_Toggle_reg_4;
  output DRP_Rsp_Rd_Toggle_reg_5;
  output clk_tx_freq_lock_reg;
  output [15:0]i_in_meta_reg_2;
  output \clk_tx_freq_reg[11] ;
  output irq;
  output [31:0]vid_phy_axi4lite_rdata;
  output [5:0]drp_txn_available_del_reg;
  input vid_phy_axi4lite_aclk;
  input dest_out;
  input \syncstages_ff_reg[2] ;
  input \syncstages_ff_reg[2]_0 ;
  input \syncstages_ff_reg[2]_1 ;
  input \syncstages_ff_reg[2]_2 ;
  input \syncstages_ff_reg[2]_3 ;
  input [0:0]vid_phy_status_sb_tx_tdata;
  input b0_MMCM_RX_DRP_LOCKED_DLY_reg;
  input clk_tx_tmr_evt_reg_0;
  input clk_tx_freq_evt_reg;
  input clk_rx_tmr_evt_reg_0;
  input clk_rx_freq_evt_reg;
  input clk_tx_tmr_evt0__0;
  input clk_rx_tmr_evt0__0;
  input vid_phy_axi4lite_awvalid;
  input vid_phy_axi4lite_wvalid;
  input vid_phy_axi4lite_arvalid;
  input vid_phy_axi4lite_rready;
  input vid_phy_axi4lite_aresetn;
  input [0:0]\clk_tx_tmr_reg[0] ;
  input [0:0]\clk_rx_tmr_reg[0]_0 ;
  input \syncstages_ff_reg[2]_4 ;
  input [31:0]vid_phy_axi4lite_wdata;
  input [16:0]DRP_Status_b0gt1;
  input [16:0]DRP_Status_b0gt2;
  input [16:0]DRP_Status_b0gt0;
  input \syncstages_ff_reg[2]_5 ;
  input [16:0]\syncstages_ff_reg[2][17] ;
  input [16:0]\syncstages_ff_reg[2][17]_0 ;
  input [16:0]DRP_Status_common;
  input clk_tx_freq_lock_reg_0;
  input [2:0]\syncstages_ff_reg[2][2] ;
  input \syncstages_ff_reg[2]_6 ;
  input \syncstages_ff_reg[2]_7 ;
  input clk_rx_freq_lock;
  input [2:0]gtpowergood_out;
  input [1:0]\syncstages_ff_reg[2][1] ;
  input \syncstages_ff_reg[2]_8 ;
  input \syncstages_ff_reg[2]_9 ;
  input \syncstages_ff_reg[2]_10 ;
  input \syncstages_ff_reg[2]_11 ;
  input [2:0]\syncstages_ff_reg[2][2]_0 ;
  input \syncstages_ff_reg[2]_12 ;
  input \syncstages_ff_reg[2]_13 ;
  input [1:0]\syncstages_ff_reg[2][1]_0 ;
  input [17:0]clk_tx_freq;
  input clk_dru_freq_lock_reg;
  input [16:0]\clk_dru_freq_reg[28] ;
  input \clk_rx_freq_reg[11] ;
  input \syncstages_ff_reg[2]_14 ;
  input \clk_rx_freq_reg[12] ;
  input \clk_rx_freq_reg[13] ;
  input \clk_rx_freq_reg[14] ;
  input \clk_rx_freq_reg[15] ;
  input \syncstages_ff_reg[2]_15 ;
  input \syncstages_ff_reg[2]_16 ;
  input \syncstages_ff_reg[2]_17 ;
  input \syncstages_ff_reg[2]_18 ;
  input DRP_Status_Rdy_reg;
  input DRP_Status_Rdy_reg_0;
  input \syncstages_ff_reg[2]_19 ;
  input clk_dru_freq_lock_reg_0;
  input \clk_rx_freq_reg[16] ;
  input [2:0]\syncstages_ff_reg[2][2]_1 ;
  input \syncstages_ff_reg[2]_20 ;
  input \syncstages_ff_reg[2]_21 ;
  input \clk_rx_freq_reg[17] ;
  input \clk_rx_freq_reg[18] ;
  input [1:0]\syncstages_ff_reg[2][1]_1 ;
  input \clk_rx_freq_reg[19] ;
  input \syncstages_ff_reg[2]_22 ;
  input \clk_rx_freq_reg[20] ;
  input \clk_rx_freq_reg[21] ;
  input \clk_rx_freq_reg[22] ;
  input \clk_rx_freq_reg[23] ;
  input \clk_rx_freq_reg[24] ;
  input \clk_rx_freq_reg[25] ;
  input \clk_rx_freq_reg[26] ;
  input \clk_rx_freq_reg[27] ;
  input \clk_rx_freq_reg[28]_0 ;
  input [30:0]clk_tx_tmr0;
  input [30:0]clk_rx_tmr0;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[14] ;
  input MMCM_LOCKED_OUT;
  input \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ;
  input \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[14] ;
  input DRPEN_reg;
  input [9:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[13] ;
  input \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[9] ;
  input [9:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] ;
  input \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ;
  input \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[13] ;
  input \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[9] ;
  input DRP_Rsp_Rd_Toggle_reg_6;
  input DRP_Rsp_Rd_Toggle_reg_7;
  input vid_phy_axi4lite_bready;
  input DRP_Rsp_Rd_Toggle_reg_8;
  input DRP_Rsp_Rd_Toggle_reg_9;
  input DRP_Rsp_Rd_Toggle_reg_10;
  input DRP_Rsp_Rd_Toggle_reg_11;
  input \clk_sm_cur_reg[0] ;
  input [7:0]vid_phy_axi4lite_awaddr;
  input [7:0]vid_phy_axi4lite_araddr;

  wire [0:0]D;
  wire DRPEN_reg;
  wire [29:0]\DRP_Config_Reg_reg[31] ;
  wire [29:0]\DRP_Config_Reg_reg[31]_0 ;
  wire [29:0]\DRP_Config_Reg_reg[31]_1 ;
  wire [26:0]\DRP_Config_Reg_reg[31]_2 ;
  wire [26:0]\DRP_Config_Reg_reg[31]_3 ;
  wire [29:0]\DRP_Config_Reg_reg[31]_4 ;
  wire DRP_Rsp_Rd_Toggle_i_2__0_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__1_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__2_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__3_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2__4_n_0;
  wire DRP_Rsp_Rd_Toggle_i_2_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3__0_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3__1_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3__2_n_0;
  wire DRP_Rsp_Rd_Toggle_i_3__3_n_0;
  wire DRP_Rsp_Rd_Toggle_i_4_n_0;
  wire DRP_Rsp_Rd_Toggle_i_5_n_0;
  wire DRP_Rsp_Rd_Toggle_i_6_n_0;
  wire DRP_Rsp_Rd_Toggle_i_7_n_0;
  wire DRP_Rsp_Rd_Toggle_reg;
  wire DRP_Rsp_Rd_Toggle_reg_0;
  wire DRP_Rsp_Rd_Toggle_reg_1;
  wire DRP_Rsp_Rd_Toggle_reg_10;
  wire DRP_Rsp_Rd_Toggle_reg_11;
  wire DRP_Rsp_Rd_Toggle_reg_2;
  wire DRP_Rsp_Rd_Toggle_reg_3;
  wire DRP_Rsp_Rd_Toggle_reg_4;
  wire DRP_Rsp_Rd_Toggle_reg_5;
  wire DRP_Rsp_Rd_Toggle_reg_6;
  wire DRP_Rsp_Rd_Toggle_reg_7;
  wire DRP_Rsp_Rd_Toggle_reg_8;
  wire DRP_Rsp_Rd_Toggle_reg_9;
  wire DRP_Status_Rdy_reg;
  wire DRP_Status_Rdy_reg_0;
  wire [1:0]\DRP_Status_Reg_reg[15] ;
  wire [16:0]DRP_Status_b0gt0;
  wire [16:0]DRP_Status_b0gt1;
  wire [16:0]DRP_Status_b0gt2;
  wire [16:0]DRP_Status_common;
  wire [0:0]E;
  wire MMCM_LOCKED_OUT;
  wire [1:0]Q;
  wire [0:0]SR;
  wire aw_en_i_1_n_0;
  wire aw_en_reg_n_0;
  wire \axi_araddr_reg[2]_rep__0_n_0 ;
  wire \axi_araddr_reg[2]_rep__1_n_0 ;
  wire \axi_araddr_reg[2]_rep_n_0 ;
  wire \axi_araddr_reg[3]_rep__0_n_0 ;
  wire \axi_araddr_reg[3]_rep__1_n_0 ;
  wire \axi_araddr_reg[4]_rep__0_n_0 ;
  wire \axi_araddr_reg[4]_rep_n_0 ;
  wire \axi_araddr_reg_n_0_[2] ;
  wire \axi_araddr_reg_n_0_[3] ;
  wire \axi_araddr_reg_n_0_[4] ;
  wire \axi_araddr_reg_n_0_[5] ;
  wire \axi_araddr_reg_n_0_[6] ;
  wire \axi_araddr_reg_n_0_[7] ;
  wire \axi_araddr_reg_n_0_[8] ;
  wire axi_arready0;
  wire axi_awready0;
  wire axi_bvalid_i_1_n_0;
  wire \axi_rdata[0]_i_12_n_0 ;
  wire \axi_rdata[0]_i_15_n_0 ;
  wire \axi_rdata[0]_i_16_n_0 ;
  wire \axi_rdata[0]_i_17_n_0 ;
  wire \axi_rdata[0]_i_18_n_0 ;
  wire \axi_rdata[0]_i_19_n_0 ;
  wire \axi_rdata[0]_i_20_n_0 ;
  wire \axi_rdata[0]_i_21_n_0 ;
  wire \axi_rdata[0]_i_22_n_0 ;
  wire \axi_rdata[0]_i_23_n_0 ;
  wire \axi_rdata[0]_i_24_n_0 ;
  wire \axi_rdata[0]_i_25_n_0 ;
  wire \axi_rdata[0]_i_26_n_0 ;
  wire \axi_rdata[0]_i_3_n_0 ;
  wire \axi_rdata[0]_i_4_n_0 ;
  wire \axi_rdata[0]_i_6_n_0 ;
  wire \axi_rdata[0]_i_7_n_0 ;
  wire \axi_rdata[0]_i_8_n_0 ;
  wire \axi_rdata[0]_i_9_n_0 ;
  wire \axi_rdata[10]_i_12_n_0 ;
  wire \axi_rdata[10]_i_15_n_0 ;
  wire \axi_rdata[10]_i_16_n_0 ;
  wire \axi_rdata[10]_i_17_n_0 ;
  wire \axi_rdata[10]_i_18_n_0 ;
  wire \axi_rdata[10]_i_19_n_0 ;
  wire \axi_rdata[10]_i_20_n_0 ;
  wire \axi_rdata[10]_i_21_n_0 ;
  wire \axi_rdata[10]_i_22_n_0 ;
  wire \axi_rdata[10]_i_23_n_0 ;
  wire \axi_rdata[10]_i_24_n_0 ;
  wire \axi_rdata[10]_i_25_n_0 ;
  wire \axi_rdata[10]_i_26_n_0 ;
  wire \axi_rdata[10]_i_3_n_0 ;
  wire \axi_rdata[10]_i_4_n_0 ;
  wire \axi_rdata[10]_i_6_n_0 ;
  wire \axi_rdata[10]_i_7_n_0 ;
  wire \axi_rdata[10]_i_8_n_0 ;
  wire \axi_rdata[10]_i_9_n_0 ;
  wire \axi_rdata[11]_i_10_n_0 ;
  wire \axi_rdata[11]_i_11_n_0 ;
  wire \axi_rdata[11]_i_12_n_0 ;
  wire \axi_rdata[11]_i_13_n_0 ;
  wire \axi_rdata[11]_i_15_n_0 ;
  wire \axi_rdata[11]_i_16_n_0 ;
  wire \axi_rdata[11]_i_17_n_0 ;
  wire \axi_rdata[11]_i_18_n_0 ;
  wire \axi_rdata[11]_i_19_n_0 ;
  wire \axi_rdata[11]_i_20_n_0 ;
  wire \axi_rdata[11]_i_21_n_0 ;
  wire \axi_rdata[11]_i_22_n_0 ;
  wire \axi_rdata[11]_i_23_n_0 ;
  wire \axi_rdata[11]_i_24_n_0 ;
  wire \axi_rdata[11]_i_25_n_0 ;
  wire \axi_rdata[11]_i_3_n_0 ;
  wire \axi_rdata[11]_i_4_n_0 ;
  wire \axi_rdata[11]_i_5_n_0 ;
  wire \axi_rdata[11]_i_6_n_0 ;
  wire \axi_rdata[11]_i_7_n_0 ;
  wire \axi_rdata[11]_i_8_n_0 ;
  wire \axi_rdata[11]_i_9_n_0 ;
  wire \axi_rdata[12]_i_10_n_0 ;
  wire \axi_rdata[12]_i_11_n_0 ;
  wire \axi_rdata[12]_i_12_n_0 ;
  wire \axi_rdata[12]_i_13_n_0 ;
  wire \axi_rdata[12]_i_15_n_0 ;
  wire \axi_rdata[12]_i_16_n_0 ;
  wire \axi_rdata[12]_i_17_n_0 ;
  wire \axi_rdata[12]_i_18_n_0 ;
  wire \axi_rdata[12]_i_19_n_0 ;
  wire \axi_rdata[12]_i_20_n_0 ;
  wire \axi_rdata[12]_i_21_n_0 ;
  wire \axi_rdata[12]_i_22_n_0 ;
  wire \axi_rdata[12]_i_23_n_0 ;
  wire \axi_rdata[12]_i_24_n_0 ;
  wire \axi_rdata[12]_i_25_n_0 ;
  wire \axi_rdata[12]_i_3_n_0 ;
  wire \axi_rdata[12]_i_4_n_0 ;
  wire \axi_rdata[12]_i_5_n_0 ;
  wire \axi_rdata[12]_i_6_n_0 ;
  wire \axi_rdata[12]_i_7_n_0 ;
  wire \axi_rdata[12]_i_8_n_0 ;
  wire \axi_rdata[12]_i_9_n_0 ;
  wire \axi_rdata[13]_i_10_n_0 ;
  wire \axi_rdata[13]_i_11_n_0 ;
  wire \axi_rdata[13]_i_13_n_0 ;
  wire \axi_rdata[13]_i_14_n_0 ;
  wire \axi_rdata[13]_i_16_n_0 ;
  wire \axi_rdata[13]_i_17_n_0 ;
  wire \axi_rdata[13]_i_18_n_0 ;
  wire \axi_rdata[13]_i_19_n_0 ;
  wire \axi_rdata[13]_i_20_n_0 ;
  wire \axi_rdata[13]_i_21_n_0 ;
  wire \axi_rdata[13]_i_22_n_0 ;
  wire \axi_rdata[13]_i_23_n_0 ;
  wire \axi_rdata[13]_i_24_n_0 ;
  wire \axi_rdata[13]_i_25_n_0 ;
  wire \axi_rdata[13]_i_3_n_0 ;
  wire \axi_rdata[13]_i_4_n_0 ;
  wire \axi_rdata[13]_i_5_n_0 ;
  wire \axi_rdata[13]_i_6_n_0 ;
  wire \axi_rdata[13]_i_7_n_0 ;
  wire \axi_rdata[13]_i_8_n_0 ;
  wire \axi_rdata[13]_i_9_n_0 ;
  wire \axi_rdata[14]_i_10_n_0 ;
  wire \axi_rdata[14]_i_11_n_0 ;
  wire \axi_rdata[14]_i_13_n_0 ;
  wire \axi_rdata[14]_i_14_n_0 ;
  wire \axi_rdata[14]_i_16_n_0 ;
  wire \axi_rdata[14]_i_17_n_0 ;
  wire \axi_rdata[14]_i_18_n_0 ;
  wire \axi_rdata[14]_i_19_n_0 ;
  wire \axi_rdata[14]_i_20_n_0 ;
  wire \axi_rdata[14]_i_21_n_0 ;
  wire \axi_rdata[14]_i_22_n_0 ;
  wire \axi_rdata[14]_i_23_n_0 ;
  wire \axi_rdata[14]_i_24_n_0 ;
  wire \axi_rdata[14]_i_25_n_0 ;
  wire \axi_rdata[14]_i_3_n_0 ;
  wire \axi_rdata[14]_i_4_n_0 ;
  wire \axi_rdata[14]_i_5_n_0 ;
  wire \axi_rdata[14]_i_6_n_0 ;
  wire \axi_rdata[14]_i_7_n_0 ;
  wire \axi_rdata[14]_i_8_n_0 ;
  wire \axi_rdata[14]_i_9_n_0 ;
  wire \axi_rdata[15]_i_10_n_0 ;
  wire \axi_rdata[15]_i_11_n_0 ;
  wire \axi_rdata[15]_i_13_n_0 ;
  wire \axi_rdata[15]_i_14_n_0 ;
  wire \axi_rdata[15]_i_16_n_0 ;
  wire \axi_rdata[15]_i_17_n_0 ;
  wire \axi_rdata[15]_i_18_n_0 ;
  wire \axi_rdata[15]_i_19_n_0 ;
  wire \axi_rdata[15]_i_20_n_0 ;
  wire \axi_rdata[15]_i_21_n_0 ;
  wire \axi_rdata[15]_i_22_n_0 ;
  wire \axi_rdata[15]_i_23_n_0 ;
  wire \axi_rdata[15]_i_24_n_0 ;
  wire \axi_rdata[15]_i_25_n_0 ;
  wire \axi_rdata[15]_i_3_n_0 ;
  wire \axi_rdata[15]_i_4_n_0 ;
  wire \axi_rdata[15]_i_5_n_0 ;
  wire \axi_rdata[15]_i_6_n_0 ;
  wire \axi_rdata[15]_i_7_n_0 ;
  wire \axi_rdata[15]_i_8_n_0 ;
  wire \axi_rdata[15]_i_9_n_0 ;
  wire \axi_rdata[16]_i_11_n_0 ;
  wire \axi_rdata[16]_i_14_n_0 ;
  wire \axi_rdata[16]_i_15_n_0 ;
  wire \axi_rdata[16]_i_16_n_0 ;
  wire \axi_rdata[16]_i_18_n_0 ;
  wire \axi_rdata[16]_i_19_n_0 ;
  wire \axi_rdata[16]_i_24_n_0 ;
  wire \axi_rdata[16]_i_25_n_0 ;
  wire \axi_rdata[16]_i_26_n_0 ;
  wire \axi_rdata[16]_i_27_n_0 ;
  wire \axi_rdata[16]_i_28_n_0 ;
  wire \axi_rdata[16]_i_29_n_0 ;
  wire \axi_rdata[16]_i_30_n_0 ;
  wire \axi_rdata[16]_i_31_n_0 ;
  wire \axi_rdata[16]_i_3_n_0 ;
  wire \axi_rdata[16]_i_4_n_0 ;
  wire \axi_rdata[16]_i_5_n_0 ;
  wire \axi_rdata[16]_i_6_n_0 ;
  wire \axi_rdata[16]_i_7_n_0 ;
  wire \axi_rdata[16]_i_8_n_0 ;
  wire \axi_rdata[17]_i_10_n_0 ;
  wire \axi_rdata[17]_i_11_n_0 ;
  wire \axi_rdata[17]_i_12_n_0 ;
  wire \axi_rdata[17]_i_15_n_0 ;
  wire \axi_rdata[17]_i_16_n_0 ;
  wire \axi_rdata[17]_i_17_n_0 ;
  wire \axi_rdata[17]_i_18_n_0 ;
  wire \axi_rdata[17]_i_19_n_0 ;
  wire \axi_rdata[17]_i_20_n_0 ;
  wire \axi_rdata[17]_i_21_n_0 ;
  wire \axi_rdata[17]_i_22_n_0 ;
  wire \axi_rdata[17]_i_23_n_0 ;
  wire \axi_rdata[17]_i_24_n_0 ;
  wire \axi_rdata[17]_i_25_n_0 ;
  wire \axi_rdata[17]_i_26_n_0 ;
  wire \axi_rdata[17]_i_3_n_0 ;
  wire \axi_rdata[17]_i_4_n_0 ;
  wire \axi_rdata[17]_i_5_n_0 ;
  wire \axi_rdata[17]_i_6_n_0 ;
  wire \axi_rdata[17]_i_7_n_0 ;
  wire \axi_rdata[17]_i_8_n_0 ;
  wire \axi_rdata[17]_i_9_n_0 ;
  wire \axi_rdata[18]_i_10_n_0 ;
  wire \axi_rdata[18]_i_11_n_0 ;
  wire \axi_rdata[18]_i_12_n_0 ;
  wire \axi_rdata[18]_i_15_n_0 ;
  wire \axi_rdata[18]_i_16_n_0 ;
  wire \axi_rdata[18]_i_17_n_0 ;
  wire \axi_rdata[18]_i_18_n_0 ;
  wire \axi_rdata[18]_i_19_n_0 ;
  wire \axi_rdata[18]_i_20_n_0 ;
  wire \axi_rdata[18]_i_21_n_0 ;
  wire \axi_rdata[18]_i_22_n_0 ;
  wire \axi_rdata[18]_i_23_n_0 ;
  wire \axi_rdata[18]_i_24_n_0 ;
  wire \axi_rdata[18]_i_25_n_0 ;
  wire \axi_rdata[18]_i_3_n_0 ;
  wire \axi_rdata[18]_i_4_n_0 ;
  wire \axi_rdata[18]_i_5_n_0 ;
  wire \axi_rdata[18]_i_6_n_0 ;
  wire \axi_rdata[18]_i_7_n_0 ;
  wire \axi_rdata[18]_i_8_n_0 ;
  wire \axi_rdata[18]_i_9_n_0 ;
  wire \axi_rdata[19]_i_10_n_0 ;
  wire \axi_rdata[19]_i_11_n_0 ;
  wire \axi_rdata[19]_i_12_n_0 ;
  wire \axi_rdata[19]_i_13_n_0 ;
  wire \axi_rdata[19]_i_15_n_0 ;
  wire \axi_rdata[19]_i_16_n_0 ;
  wire \axi_rdata[19]_i_17_n_0 ;
  wire \axi_rdata[19]_i_18_n_0 ;
  wire \axi_rdata[19]_i_19_n_0 ;
  wire \axi_rdata[19]_i_20_n_0 ;
  wire \axi_rdata[19]_i_21_n_0 ;
  wire \axi_rdata[19]_i_22_n_0 ;
  wire \axi_rdata[19]_i_23_n_0 ;
  wire \axi_rdata[19]_i_24_n_0 ;
  wire \axi_rdata[19]_i_3_n_0 ;
  wire \axi_rdata[19]_i_4_n_0 ;
  wire \axi_rdata[19]_i_5_n_0 ;
  wire \axi_rdata[19]_i_6_n_0 ;
  wire \axi_rdata[19]_i_7_n_0 ;
  wire \axi_rdata[19]_i_8_n_0 ;
  wire \axi_rdata[19]_i_9_n_0 ;
  wire \axi_rdata[1]_i_12_n_0 ;
  wire \axi_rdata[1]_i_15_n_0 ;
  wire \axi_rdata[1]_i_16_n_0 ;
  wire \axi_rdata[1]_i_17_n_0 ;
  wire \axi_rdata[1]_i_18_n_0 ;
  wire \axi_rdata[1]_i_19_n_0 ;
  wire \axi_rdata[1]_i_20_n_0 ;
  wire \axi_rdata[1]_i_21_n_0 ;
  wire \axi_rdata[1]_i_22_n_0 ;
  wire \axi_rdata[1]_i_23_n_0 ;
  wire \axi_rdata[1]_i_24_n_0 ;
  wire \axi_rdata[1]_i_25_n_0 ;
  wire \axi_rdata[1]_i_26_n_0 ;
  wire \axi_rdata[1]_i_3_n_0 ;
  wire \axi_rdata[1]_i_4_n_0 ;
  wire \axi_rdata[1]_i_6_n_0 ;
  wire \axi_rdata[1]_i_7_n_0 ;
  wire \axi_rdata[1]_i_8_n_0 ;
  wire \axi_rdata[1]_i_9_n_0 ;
  wire \axi_rdata[20]_i_10_n_0 ;
  wire \axi_rdata[20]_i_11_n_0 ;
  wire \axi_rdata[20]_i_12_n_0 ;
  wire \axi_rdata[20]_i_13_n_0 ;
  wire \axi_rdata[20]_i_15_n_0 ;
  wire \axi_rdata[20]_i_16_n_0 ;
  wire \axi_rdata[20]_i_17_n_0 ;
  wire \axi_rdata[20]_i_18_n_0 ;
  wire \axi_rdata[20]_i_19_n_0 ;
  wire \axi_rdata[20]_i_20_n_0 ;
  wire \axi_rdata[20]_i_21_n_0 ;
  wire \axi_rdata[20]_i_22_n_0 ;
  wire \axi_rdata[20]_i_23_n_0 ;
  wire \axi_rdata[20]_i_24_n_0 ;
  wire \axi_rdata[20]_i_3_n_0 ;
  wire \axi_rdata[20]_i_4_n_0 ;
  wire \axi_rdata[20]_i_5_n_0 ;
  wire \axi_rdata[20]_i_6_n_0 ;
  wire \axi_rdata[20]_i_7_n_0 ;
  wire \axi_rdata[20]_i_8_n_0 ;
  wire \axi_rdata[20]_i_9_n_0 ;
  wire \axi_rdata[21]_i_10_n_0 ;
  wire \axi_rdata[21]_i_11_n_0 ;
  wire \axi_rdata[21]_i_12_n_0 ;
  wire \axi_rdata[21]_i_13_n_0 ;
  wire \axi_rdata[21]_i_15_n_0 ;
  wire \axi_rdata[21]_i_16_n_0 ;
  wire \axi_rdata[21]_i_17_n_0 ;
  wire \axi_rdata[21]_i_18_n_0 ;
  wire \axi_rdata[21]_i_19_n_0 ;
  wire \axi_rdata[21]_i_20_n_0 ;
  wire \axi_rdata[21]_i_21_n_0 ;
  wire \axi_rdata[21]_i_22_n_0 ;
  wire \axi_rdata[21]_i_23_n_0 ;
  wire \axi_rdata[21]_i_24_n_0 ;
  wire \axi_rdata[21]_i_3_n_0 ;
  wire \axi_rdata[21]_i_4_n_0 ;
  wire \axi_rdata[21]_i_5_n_0 ;
  wire \axi_rdata[21]_i_6_n_0 ;
  wire \axi_rdata[21]_i_7_n_0 ;
  wire \axi_rdata[21]_i_8_n_0 ;
  wire \axi_rdata[21]_i_9_n_0 ;
  wire \axi_rdata[22]_i_10_n_0 ;
  wire \axi_rdata[22]_i_11_n_0 ;
  wire \axi_rdata[22]_i_12_n_0 ;
  wire \axi_rdata[22]_i_13_n_0 ;
  wire \axi_rdata[22]_i_15_n_0 ;
  wire \axi_rdata[22]_i_16_n_0 ;
  wire \axi_rdata[22]_i_17_n_0 ;
  wire \axi_rdata[22]_i_18_n_0 ;
  wire \axi_rdata[22]_i_19_n_0 ;
  wire \axi_rdata[22]_i_20_n_0 ;
  wire \axi_rdata[22]_i_21_n_0 ;
  wire \axi_rdata[22]_i_22_n_0 ;
  wire \axi_rdata[22]_i_23_n_0 ;
  wire \axi_rdata[22]_i_24_n_0 ;
  wire \axi_rdata[22]_i_3_n_0 ;
  wire \axi_rdata[22]_i_4_n_0 ;
  wire \axi_rdata[22]_i_5_n_0 ;
  wire \axi_rdata[22]_i_6_n_0 ;
  wire \axi_rdata[22]_i_7_n_0 ;
  wire \axi_rdata[22]_i_8_n_0 ;
  wire \axi_rdata[22]_i_9_n_0 ;
  wire \axi_rdata[23]_i_10_n_0 ;
  wire \axi_rdata[23]_i_11_n_0 ;
  wire \axi_rdata[23]_i_12_n_0 ;
  wire \axi_rdata[23]_i_13_n_0 ;
  wire \axi_rdata[23]_i_15_n_0 ;
  wire \axi_rdata[23]_i_16_n_0 ;
  wire \axi_rdata[23]_i_17_n_0 ;
  wire \axi_rdata[23]_i_18_n_0 ;
  wire \axi_rdata[23]_i_19_n_0 ;
  wire \axi_rdata[23]_i_20_n_0 ;
  wire \axi_rdata[23]_i_21_n_0 ;
  wire \axi_rdata[23]_i_22_n_0 ;
  wire \axi_rdata[23]_i_23_n_0 ;
  wire \axi_rdata[23]_i_24_n_0 ;
  wire \axi_rdata[23]_i_3_n_0 ;
  wire \axi_rdata[23]_i_4_n_0 ;
  wire \axi_rdata[23]_i_5_n_0 ;
  wire \axi_rdata[23]_i_6_n_0 ;
  wire \axi_rdata[23]_i_7_n_0 ;
  wire \axi_rdata[23]_i_8_n_0 ;
  wire \axi_rdata[23]_i_9_n_0 ;
  wire \axi_rdata[24]_i_10_n_0 ;
  wire \axi_rdata[24]_i_11_n_0 ;
  wire \axi_rdata[24]_i_12_n_0 ;
  wire \axi_rdata[24]_i_13_n_0 ;
  wire \axi_rdata[24]_i_15_n_0 ;
  wire \axi_rdata[24]_i_16_n_0 ;
  wire \axi_rdata[24]_i_17_n_0 ;
  wire \axi_rdata[24]_i_18_n_0 ;
  wire \axi_rdata[24]_i_19_n_0 ;
  wire \axi_rdata[24]_i_20_n_0 ;
  wire \axi_rdata[24]_i_21_n_0 ;
  wire \axi_rdata[24]_i_22_n_0 ;
  wire \axi_rdata[24]_i_23_n_0 ;
  wire \axi_rdata[24]_i_24_n_0 ;
  wire \axi_rdata[24]_i_3_n_0 ;
  wire \axi_rdata[24]_i_4_n_0 ;
  wire \axi_rdata[24]_i_5_n_0 ;
  wire \axi_rdata[24]_i_6_n_0 ;
  wire \axi_rdata[24]_i_7_n_0 ;
  wire \axi_rdata[24]_i_8_n_0 ;
  wire \axi_rdata[24]_i_9_n_0 ;
  wire \axi_rdata[25]_i_10_n_0 ;
  wire \axi_rdata[25]_i_11_n_0 ;
  wire \axi_rdata[25]_i_12_n_0 ;
  wire \axi_rdata[25]_i_13_n_0 ;
  wire \axi_rdata[25]_i_15_n_0 ;
  wire \axi_rdata[25]_i_16_n_0 ;
  wire \axi_rdata[25]_i_17_n_0 ;
  wire \axi_rdata[25]_i_18_n_0 ;
  wire \axi_rdata[25]_i_19_n_0 ;
  wire \axi_rdata[25]_i_20_n_0 ;
  wire \axi_rdata[25]_i_21_n_0 ;
  wire \axi_rdata[25]_i_22_n_0 ;
  wire \axi_rdata[25]_i_23_n_0 ;
  wire \axi_rdata[25]_i_24_n_0 ;
  wire \axi_rdata[25]_i_3_n_0 ;
  wire \axi_rdata[25]_i_4_n_0 ;
  wire \axi_rdata[25]_i_5_n_0 ;
  wire \axi_rdata[25]_i_6_n_0 ;
  wire \axi_rdata[25]_i_7_n_0 ;
  wire \axi_rdata[25]_i_8_n_0 ;
  wire \axi_rdata[25]_i_9_n_0 ;
  wire \axi_rdata[26]_i_10_n_0 ;
  wire \axi_rdata[26]_i_11_n_0 ;
  wire \axi_rdata[26]_i_12_n_0 ;
  wire \axi_rdata[26]_i_13_n_0 ;
  wire \axi_rdata[26]_i_15_n_0 ;
  wire \axi_rdata[26]_i_16_n_0 ;
  wire \axi_rdata[26]_i_17_n_0 ;
  wire \axi_rdata[26]_i_18_n_0 ;
  wire \axi_rdata[26]_i_19_n_0 ;
  wire \axi_rdata[26]_i_20_n_0 ;
  wire \axi_rdata[26]_i_21_n_0 ;
  wire \axi_rdata[26]_i_22_n_0 ;
  wire \axi_rdata[26]_i_23_n_0 ;
  wire \axi_rdata[26]_i_24_n_0 ;
  wire \axi_rdata[26]_i_3_n_0 ;
  wire \axi_rdata[26]_i_4_n_0 ;
  wire \axi_rdata[26]_i_5_n_0 ;
  wire \axi_rdata[26]_i_6_n_0 ;
  wire \axi_rdata[26]_i_7_n_0 ;
  wire \axi_rdata[26]_i_8_n_0 ;
  wire \axi_rdata[26]_i_9_n_0 ;
  wire \axi_rdata[27]_i_10_n_0 ;
  wire \axi_rdata[27]_i_11_n_0 ;
  wire \axi_rdata[27]_i_12_n_0 ;
  wire \axi_rdata[27]_i_13_n_0 ;
  wire \axi_rdata[27]_i_15_n_0 ;
  wire \axi_rdata[27]_i_16_n_0 ;
  wire \axi_rdata[27]_i_17_n_0 ;
  wire \axi_rdata[27]_i_18_n_0 ;
  wire \axi_rdata[27]_i_19_n_0 ;
  wire \axi_rdata[27]_i_20_n_0 ;
  wire \axi_rdata[27]_i_21_n_0 ;
  wire \axi_rdata[27]_i_22_n_0 ;
  wire \axi_rdata[27]_i_23_n_0 ;
  wire \axi_rdata[27]_i_24_n_0 ;
  wire \axi_rdata[27]_i_3_n_0 ;
  wire \axi_rdata[27]_i_4_n_0 ;
  wire \axi_rdata[27]_i_5_n_0 ;
  wire \axi_rdata[27]_i_6_n_0 ;
  wire \axi_rdata[27]_i_7_n_0 ;
  wire \axi_rdata[27]_i_8_n_0 ;
  wire \axi_rdata[27]_i_9_n_0 ;
  wire \axi_rdata[28]_i_10_n_0 ;
  wire \axi_rdata[28]_i_11_n_0 ;
  wire \axi_rdata[28]_i_12_n_0 ;
  wire \axi_rdata[28]_i_13_n_0 ;
  wire \axi_rdata[28]_i_15_n_0 ;
  wire \axi_rdata[28]_i_16_n_0 ;
  wire \axi_rdata[28]_i_17_n_0 ;
  wire \axi_rdata[28]_i_18_n_0 ;
  wire \axi_rdata[28]_i_19_n_0 ;
  wire \axi_rdata[28]_i_20_n_0 ;
  wire \axi_rdata[28]_i_21_n_0 ;
  wire \axi_rdata[28]_i_22_n_0 ;
  wire \axi_rdata[28]_i_23_n_0 ;
  wire \axi_rdata[28]_i_24_n_0 ;
  wire \axi_rdata[28]_i_3_n_0 ;
  wire \axi_rdata[28]_i_4_n_0 ;
  wire \axi_rdata[28]_i_5_n_0 ;
  wire \axi_rdata[28]_i_6_n_0 ;
  wire \axi_rdata[28]_i_7_n_0 ;
  wire \axi_rdata[28]_i_8_n_0 ;
  wire \axi_rdata[28]_i_9_n_0 ;
  wire \axi_rdata[29]_i_10_n_0 ;
  wire \axi_rdata[29]_i_11_n_0 ;
  wire \axi_rdata[29]_i_12_n_0 ;
  wire \axi_rdata[29]_i_14_n_0 ;
  wire \axi_rdata[29]_i_15_n_0 ;
  wire \axi_rdata[29]_i_16_n_0 ;
  wire \axi_rdata[29]_i_17_n_0 ;
  wire \axi_rdata[29]_i_18_n_0 ;
  wire \axi_rdata[29]_i_19_n_0 ;
  wire \axi_rdata[29]_i_20_n_0 ;
  wire \axi_rdata[29]_i_21_n_0 ;
  wire \axi_rdata[29]_i_22_n_0 ;
  wire \axi_rdata[29]_i_23_n_0 ;
  wire \axi_rdata[29]_i_3_n_0 ;
  wire \axi_rdata[29]_i_4_n_0 ;
  wire \axi_rdata[29]_i_5_n_0 ;
  wire \axi_rdata[29]_i_6_n_0 ;
  wire \axi_rdata[29]_i_7_n_0 ;
  wire \axi_rdata[29]_i_8_n_0 ;
  wire \axi_rdata[29]_i_9_n_0 ;
  wire \axi_rdata[2]_i_12_n_0 ;
  wire \axi_rdata[2]_i_15_n_0 ;
  wire \axi_rdata[2]_i_16_n_0 ;
  wire \axi_rdata[2]_i_17_n_0 ;
  wire \axi_rdata[2]_i_18_n_0 ;
  wire \axi_rdata[2]_i_19_n_0 ;
  wire \axi_rdata[2]_i_20_n_0 ;
  wire \axi_rdata[2]_i_21_n_0 ;
  wire \axi_rdata[2]_i_22_n_0 ;
  wire \axi_rdata[2]_i_23_n_0 ;
  wire \axi_rdata[2]_i_24_n_0 ;
  wire \axi_rdata[2]_i_25_n_0 ;
  wire \axi_rdata[2]_i_26_n_0 ;
  wire \axi_rdata[2]_i_3_n_0 ;
  wire \axi_rdata[2]_i_4_n_0 ;
  wire \axi_rdata[2]_i_6_n_0 ;
  wire \axi_rdata[2]_i_7_n_0 ;
  wire \axi_rdata[2]_i_8_n_0 ;
  wire \axi_rdata[2]_i_9_n_0 ;
  wire \axi_rdata[30]_i_10_n_0 ;
  wire \axi_rdata[30]_i_11_n_0 ;
  wire \axi_rdata[30]_i_12_n_0 ;
  wire \axi_rdata[30]_i_14_n_0 ;
  wire \axi_rdata[30]_i_15_n_0 ;
  wire \axi_rdata[30]_i_17_n_0 ;
  wire \axi_rdata[30]_i_18_n_0 ;
  wire \axi_rdata[30]_i_19_n_0 ;
  wire \axi_rdata[30]_i_20_n_0 ;
  wire \axi_rdata[30]_i_21_n_0 ;
  wire \axi_rdata[30]_i_22_n_0 ;
  wire \axi_rdata[30]_i_23_n_0 ;
  wire \axi_rdata[30]_i_24_n_0 ;
  wire \axi_rdata[30]_i_3_n_0 ;
  wire \axi_rdata[30]_i_4_n_0 ;
  wire \axi_rdata[30]_i_6_n_0 ;
  wire \axi_rdata[30]_i_7_n_0 ;
  wire \axi_rdata[30]_i_8_n_0 ;
  wire \axi_rdata[31]_i_11_n_0 ;
  wire \axi_rdata[31]_i_12_n_0 ;
  wire \axi_rdata[31]_i_13_n_0 ;
  wire \axi_rdata[31]_i_15_n_0 ;
  wire \axi_rdata[31]_i_16_n_0 ;
  wire \axi_rdata[31]_i_18_n_0 ;
  wire \axi_rdata[31]_i_19_n_0 ;
  wire \axi_rdata[31]_i_20_n_0 ;
  wire \axi_rdata[31]_i_21_n_0 ;
  wire \axi_rdata[31]_i_22_n_0 ;
  wire \axi_rdata[31]_i_23_n_0 ;
  wire \axi_rdata[31]_i_24_n_0 ;
  wire \axi_rdata[31]_i_25_n_0 ;
  wire \axi_rdata[31]_i_26_n_0 ;
  wire \axi_rdata[31]_i_4_n_0 ;
  wire \axi_rdata[31]_i_5_n_0 ;
  wire \axi_rdata[31]_i_7_n_0 ;
  wire \axi_rdata[31]_i_8_n_0 ;
  wire \axi_rdata[31]_i_9_n_0 ;
  wire \axi_rdata[3]_i_12_n_0 ;
  wire \axi_rdata[3]_i_13_n_0 ;
  wire \axi_rdata[3]_i_15_n_0 ;
  wire \axi_rdata[3]_i_16_n_0 ;
  wire \axi_rdata[3]_i_17_n_0 ;
  wire \axi_rdata[3]_i_18_n_0 ;
  wire \axi_rdata[3]_i_19_n_0 ;
  wire \axi_rdata[3]_i_20_n_0 ;
  wire \axi_rdata[3]_i_21_n_0 ;
  wire \axi_rdata[3]_i_22_n_0 ;
  wire \axi_rdata[3]_i_23_n_0 ;
  wire \axi_rdata[3]_i_24_n_0 ;
  wire \axi_rdata[3]_i_25_n_0 ;
  wire \axi_rdata[3]_i_3_n_0 ;
  wire \axi_rdata[3]_i_4_n_0 ;
  wire \axi_rdata[3]_i_6_n_0 ;
  wire \axi_rdata[3]_i_7_n_0 ;
  wire \axi_rdata[3]_i_8_n_0 ;
  wire \axi_rdata[3]_i_9_n_0 ;
  wire \axi_rdata[4]_i_12_n_0 ;
  wire \axi_rdata[4]_i_13_n_0 ;
  wire \axi_rdata[4]_i_15_n_0 ;
  wire \axi_rdata[4]_i_16_n_0 ;
  wire \axi_rdata[4]_i_17_n_0 ;
  wire \axi_rdata[4]_i_18_n_0 ;
  wire \axi_rdata[4]_i_19_n_0 ;
  wire \axi_rdata[4]_i_20_n_0 ;
  wire \axi_rdata[4]_i_21_n_0 ;
  wire \axi_rdata[4]_i_22_n_0 ;
  wire \axi_rdata[4]_i_23_n_0 ;
  wire \axi_rdata[4]_i_24_n_0 ;
  wire \axi_rdata[4]_i_25_n_0 ;
  wire \axi_rdata[4]_i_3_n_0 ;
  wire \axi_rdata[4]_i_4_n_0 ;
  wire \axi_rdata[4]_i_6_n_0 ;
  wire \axi_rdata[4]_i_7_n_0 ;
  wire \axi_rdata[4]_i_8_n_0 ;
  wire \axi_rdata[4]_i_9_n_0 ;
  wire \axi_rdata[5]_i_12_n_0 ;
  wire \axi_rdata[5]_i_13_n_0 ;
  wire \axi_rdata[5]_i_15_n_0 ;
  wire \axi_rdata[5]_i_16_n_0 ;
  wire \axi_rdata[5]_i_17_n_0 ;
  wire \axi_rdata[5]_i_18_n_0 ;
  wire \axi_rdata[5]_i_19_n_0 ;
  wire \axi_rdata[5]_i_20_n_0 ;
  wire \axi_rdata[5]_i_21_n_0 ;
  wire \axi_rdata[5]_i_22_n_0 ;
  wire \axi_rdata[5]_i_23_n_0 ;
  wire \axi_rdata[5]_i_24_n_0 ;
  wire \axi_rdata[5]_i_25_n_0 ;
  wire \axi_rdata[5]_i_3_n_0 ;
  wire \axi_rdata[5]_i_4_n_0 ;
  wire \axi_rdata[5]_i_6_n_0 ;
  wire \axi_rdata[5]_i_7_n_0 ;
  wire \axi_rdata[5]_i_8_n_0 ;
  wire \axi_rdata[5]_i_9_n_0 ;
  wire \axi_rdata[6]_i_12_n_0 ;
  wire \axi_rdata[6]_i_13_n_0 ;
  wire \axi_rdata[6]_i_15_n_0 ;
  wire \axi_rdata[6]_i_16_n_0 ;
  wire \axi_rdata[6]_i_17_n_0 ;
  wire \axi_rdata[6]_i_18_n_0 ;
  wire \axi_rdata[6]_i_19_n_0 ;
  wire \axi_rdata[6]_i_20_n_0 ;
  wire \axi_rdata[6]_i_21_n_0 ;
  wire \axi_rdata[6]_i_22_n_0 ;
  wire \axi_rdata[6]_i_23_n_0 ;
  wire \axi_rdata[6]_i_24_n_0 ;
  wire \axi_rdata[6]_i_25_n_0 ;
  wire \axi_rdata[6]_i_3_n_0 ;
  wire \axi_rdata[6]_i_4_n_0 ;
  wire \axi_rdata[6]_i_6_n_0 ;
  wire \axi_rdata[6]_i_7_n_0 ;
  wire \axi_rdata[6]_i_8_n_0 ;
  wire \axi_rdata[6]_i_9_n_0 ;
  wire \axi_rdata[7]_i_12_n_0 ;
  wire \axi_rdata[7]_i_13_n_0 ;
  wire \axi_rdata[7]_i_15_n_0 ;
  wire \axi_rdata[7]_i_16_n_0 ;
  wire \axi_rdata[7]_i_17_n_0 ;
  wire \axi_rdata[7]_i_18_n_0 ;
  wire \axi_rdata[7]_i_19_n_0 ;
  wire \axi_rdata[7]_i_20_n_0 ;
  wire \axi_rdata[7]_i_21_n_0 ;
  wire \axi_rdata[7]_i_22_n_0 ;
  wire \axi_rdata[7]_i_23_n_0 ;
  wire \axi_rdata[7]_i_24_n_0 ;
  wire \axi_rdata[7]_i_25_n_0 ;
  wire \axi_rdata[7]_i_3_n_0 ;
  wire \axi_rdata[7]_i_4_n_0 ;
  wire \axi_rdata[7]_i_6_n_0 ;
  wire \axi_rdata[7]_i_7_n_0 ;
  wire \axi_rdata[7]_i_8_n_0 ;
  wire \axi_rdata[7]_i_9_n_0 ;
  wire \axi_rdata[8]_i_10_n_0 ;
  wire \axi_rdata[8]_i_11_n_0 ;
  wire \axi_rdata[8]_i_14_n_0 ;
  wire \axi_rdata[8]_i_15_n_0 ;
  wire \axi_rdata[8]_i_16_n_0 ;
  wire \axi_rdata[8]_i_17_n_0 ;
  wire \axi_rdata[8]_i_18_n_0 ;
  wire \axi_rdata[8]_i_19_n_0 ;
  wire \axi_rdata[8]_i_20_n_0 ;
  wire \axi_rdata[8]_i_21_n_0 ;
  wire \axi_rdata[8]_i_22_n_0 ;
  wire \axi_rdata[8]_i_23_n_0 ;
  wire \axi_rdata[8]_i_24_n_0 ;
  wire \axi_rdata[8]_i_25_n_0 ;
  wire \axi_rdata[8]_i_3_n_0 ;
  wire \axi_rdata[8]_i_4_n_0 ;
  wire \axi_rdata[8]_i_5_n_0 ;
  wire \axi_rdata[8]_i_6_n_0 ;
  wire \axi_rdata[8]_i_7_n_0 ;
  wire \axi_rdata[8]_i_8_n_0 ;
  wire \axi_rdata[8]_i_9_n_0 ;
  wire \axi_rdata[9]_i_12_n_0 ;
  wire \axi_rdata[9]_i_15_n_0 ;
  wire \axi_rdata[9]_i_16_n_0 ;
  wire \axi_rdata[9]_i_17_n_0 ;
  wire \axi_rdata[9]_i_18_n_0 ;
  wire \axi_rdata[9]_i_19_n_0 ;
  wire \axi_rdata[9]_i_20_n_0 ;
  wire \axi_rdata[9]_i_21_n_0 ;
  wire \axi_rdata[9]_i_22_n_0 ;
  wire \axi_rdata[9]_i_23_n_0 ;
  wire \axi_rdata[9]_i_24_n_0 ;
  wire \axi_rdata[9]_i_25_n_0 ;
  wire \axi_rdata[9]_i_26_n_0 ;
  wire \axi_rdata[9]_i_3_n_0 ;
  wire \axi_rdata[9]_i_4_n_0 ;
  wire \axi_rdata[9]_i_6_n_0 ;
  wire \axi_rdata[9]_i_7_n_0 ;
  wire \axi_rdata[9]_i_8_n_0 ;
  wire \axi_rdata[9]_i_9_n_0 ;
  wire \axi_rdata_reg[0]_i_11_n_0 ;
  wire \axi_rdata_reg[0]_i_13_n_0 ;
  wire \axi_rdata_reg[0]_i_14_n_0 ;
  wire \axi_rdata_reg[10]_i_11_n_0 ;
  wire \axi_rdata_reg[10]_i_13_n_0 ;
  wire \axi_rdata_reg[10]_i_14_n_0 ;
  wire \axi_rdata_reg[11]_i_14_n_0 ;
  wire \axi_rdata_reg[11]_i_2_n_0 ;
  wire \axi_rdata_reg[12]_i_14_n_0 ;
  wire \axi_rdata_reg[12]_i_2_n_0 ;
  wire \axi_rdata_reg[13]_i_12_n_0 ;
  wire \axi_rdata_reg[13]_i_15_n_0 ;
  wire \axi_rdata_reg[13]_i_2_n_0 ;
  wire \axi_rdata_reg[14]_i_12_n_0 ;
  wire \axi_rdata_reg[14]_i_15_n_0 ;
  wire \axi_rdata_reg[14]_i_2_n_0 ;
  wire \axi_rdata_reg[15]_i_12_n_0 ;
  wire \axi_rdata_reg[15]_i_15_n_0 ;
  wire \axi_rdata_reg[15]_i_2_n_0 ;
  wire \axi_rdata_reg[16]_i_10_n_0 ;
  wire \axi_rdata_reg[16]_i_12_n_0 ;
  wire \axi_rdata_reg[16]_i_13_n_0 ;
  wire \axi_rdata_reg[16]_i_20_n_0 ;
  wire \axi_rdata_reg[16]_i_21_n_0 ;
  wire \axi_rdata_reg[16]_i_22_n_0 ;
  wire \axi_rdata_reg[16]_i_23_n_0 ;
  wire \axi_rdata_reg[16]_i_2_n_0 ;
  wire \axi_rdata_reg[16]_i_9_n_0 ;
  wire \axi_rdata_reg[17]_i_13_n_0 ;
  wire \axi_rdata_reg[17]_i_14_n_0 ;
  wire \axi_rdata_reg[17]_i_2_n_0 ;
  wire \axi_rdata_reg[18]_i_13_n_0 ;
  wire \axi_rdata_reg[18]_i_14_n_0 ;
  wire \axi_rdata_reg[18]_i_2_n_0 ;
  wire \axi_rdata_reg[19]_i_14_n_0 ;
  wire \axi_rdata_reg[19]_i_2_n_0 ;
  wire \axi_rdata_reg[1]_i_11_n_0 ;
  wire \axi_rdata_reg[1]_i_13_n_0 ;
  wire \axi_rdata_reg[1]_i_14_n_0 ;
  wire \axi_rdata_reg[20]_i_14_n_0 ;
  wire \axi_rdata_reg[20]_i_2_n_0 ;
  wire \axi_rdata_reg[21]_i_14_n_0 ;
  wire \axi_rdata_reg[21]_i_2_n_0 ;
  wire \axi_rdata_reg[22]_i_14_n_0 ;
  wire \axi_rdata_reg[22]_i_2_n_0 ;
  wire \axi_rdata_reg[23]_i_14_n_0 ;
  wire \axi_rdata_reg[23]_i_2_n_0 ;
  wire \axi_rdata_reg[24]_i_14_n_0 ;
  wire \axi_rdata_reg[24]_i_2_n_0 ;
  wire \axi_rdata_reg[25]_i_14_n_0 ;
  wire \axi_rdata_reg[25]_i_2_n_0 ;
  wire \axi_rdata_reg[26]_i_14_n_0 ;
  wire \axi_rdata_reg[26]_i_2_n_0 ;
  wire \axi_rdata_reg[27]_i_14_n_0 ;
  wire \axi_rdata_reg[27]_i_2_n_0 ;
  wire \axi_rdata_reg[28]_i_14_n_0 ;
  wire \axi_rdata_reg[28]_i_2_n_0 ;
  wire \axi_rdata_reg[29]_i_13_n_0 ;
  wire \axi_rdata_reg[29]_i_2_n_0 ;
  wire \axi_rdata_reg[2]_i_11_n_0 ;
  wire \axi_rdata_reg[2]_i_13_n_0 ;
  wire \axi_rdata_reg[2]_i_14_n_0 ;
  wire \axi_rdata_reg[30]_i_13_n_0 ;
  wire \axi_rdata_reg[31]_i_14_n_0 ;
  wire \axi_rdata_reg[3]_i_11_n_0 ;
  wire \axi_rdata_reg[3]_i_14_n_0 ;
  wire \axi_rdata_reg[4]_i_11_n_0 ;
  wire \axi_rdata_reg[4]_i_14_n_0 ;
  wire \axi_rdata_reg[5]_i_11_n_0 ;
  wire \axi_rdata_reg[5]_i_14_n_0 ;
  wire \axi_rdata_reg[6]_i_11_n_0 ;
  wire \axi_rdata_reg[6]_i_14_n_0 ;
  wire \axi_rdata_reg[7]_i_11_n_0 ;
  wire \axi_rdata_reg[7]_i_14_n_0 ;
  wire \axi_rdata_reg[8]_i_12_n_0 ;
  wire \axi_rdata_reg[8]_i_13_n_0 ;
  wire \axi_rdata_reg[8]_i_2_n_0 ;
  wire \axi_rdata_reg[9]_i_11_n_0 ;
  wire \axi_rdata_reg[9]_i_13_n_0 ;
  wire \axi_rdata_reg[9]_i_14_n_0 ;
  wire axi_rvalid_i_1_n_0;
  wire axi_wready0;
  wire b0_MMCM_RX_DRP_LOCKED_DLY6_out;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_3_n_0 ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0 ;
  wire [0:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[13] ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[14] ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ;
  wire [9:0]\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ;
  wire \b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[9] ;
  wire b0_MMCM_RX_DRP_LOCKED_DLY_i_3_n_0;
  wire b0_MMCM_RX_DRP_LOCKED_DLY_reg;
  wire b0_MMCM_TX_DRP_LOCKED_DLY8_out;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_3_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0 ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[13] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[14] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ;
  wire [9:0]\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ;
  wire \b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[9] ;
  wire b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0;
  wire \clk_cnt_reg[0] ;
  wire [20:0]\clk_cnt_reg[23] ;
  wire clk_dru_freq_lock_reg;
  wire clk_dru_freq_lock_reg_0;
  wire [16:0]\clk_dru_freq_reg[28] ;
  wire clk_rx_freq_evt_reg;
  wire clk_rx_freq_lock;
  wire [7:0]clk_rx_freq_lock_reg;
  wire \clk_rx_freq_reg[11] ;
  wire \clk_rx_freq_reg[12] ;
  wire \clk_rx_freq_reg[13] ;
  wire \clk_rx_freq_reg[14] ;
  wire \clk_rx_freq_reg[15] ;
  wire \clk_rx_freq_reg[16] ;
  wire \clk_rx_freq_reg[17] ;
  wire \clk_rx_freq_reg[18] ;
  wire \clk_rx_freq_reg[19] ;
  wire \clk_rx_freq_reg[20] ;
  wire \clk_rx_freq_reg[21] ;
  wire \clk_rx_freq_reg[22] ;
  wire \clk_rx_freq_reg[23] ;
  wire \clk_rx_freq_reg[24] ;
  wire \clk_rx_freq_reg[25] ;
  wire \clk_rx_freq_reg[26] ;
  wire \clk_rx_freq_reg[27] ;
  wire [1:0]\clk_rx_freq_reg[28] ;
  wire \clk_rx_freq_reg[28]_0 ;
  wire [30:0]clk_rx_tmr0;
  wire clk_rx_tmr_evt0__0;
  wire clk_rx_tmr_evt_reg;
  wire clk_rx_tmr_evt_reg_0;
  wire \clk_rx_tmr_reg[0] ;
  wire [0:0]\clk_rx_tmr_reg[0]_0 ;
  wire [0:0]\clk_rx_tmr_reg[31] ;
  wire [31:0]\clk_rx_tmr_reg[31]_0 ;
  wire \clk_sm_cur_reg[0] ;
  wire [17:0]clk_tx_freq;
  wire clk_tx_freq_evt_reg;
  wire clk_tx_freq_lock_reg;
  wire clk_tx_freq_lock_reg_0;
  wire \clk_tx_freq_reg[11] ;
  wire [30:0]clk_tx_tmr0;
  wire clk_tx_tmr_evt0__0;
  wire clk_tx_tmr_evt_reg;
  wire clk_tx_tmr_evt_reg_0;
  wire [0:0]\clk_tx_tmr_reg[0] ;
  wire [0:0]\clk_tx_tmr_reg[16] ;
  wire [0:0]\clk_tx_tmr_reg[31] ;
  wire [31:0]\clk_tx_tmr_reg[31]_0 ;
  wire clkdet_ctrl_rx_tmr_clr_del_reg;
  wire clkdet_ctrl_tx_tmr_clr_del_reg;
  wire clkdet_rx_freq_event_updated_q;
  wire clkdet_rx_timer_event_updated_q;
  wire clkdet_tx_freq_event_updated_q;
  wire clkdet_tx_timer_event_updated_q;
  wire [31:2]data38;
  wire [31:2]data43;
  wire dest_out;
  wire drp_rsp_read0__0;
  wire [5:0]drp_txn_available_del_reg;
  wire [6:0]drp_txn_available_q;
  wire \drp_txn_available_q[2]_i_2_n_0 ;
  wire \drp_txn_available_q[5]_i_2_n_0 ;
  wire gt_status_cpll_lock_updated_q;
  wire gt_status_qpll1_lock_updated_q;
  wire gt_status_qpll_lock_updated_q;
  wire gt_status_rx_resetdone_updated_q;
  wire gt_status_tx_alignment_updated_q;
  wire gt_status_tx_resetdone_updated_q;
  wire [2:0]gtpowergood_out;
  wire [3:0]gtwiz_userclk_rx_active_sync_reg;
  wire [3:0]gtwiz_userclk_tx_active_sync_reg;
  wire [14:0]i_in_meta_reg;
  wire [8:0]i_in_meta_reg_0;
  wire [31:0]i_in_meta_reg_1;
  wire [15:0]i_in_meta_reg_2;
  wire i_reg_clkdet_run;
  wire i_reg_clkdet_run_i_1_n_0;
  wire i_reg_clkdet_rx_freq_rst_i_1_n_0;
  wire i_reg_clkdet_rx_freq_rst_reg_0;
  wire i_reg_clkdet_rx_tmr_clr;
  wire i_reg_clkdet_tx_freq_rst_i_1_n_0;
  wire i_reg_clkdet_tx_freq_rst_reg_0;
  wire i_reg_clkdet_tx_tmr_clr;
  wire i_reg_clkdet_tx_tmr_clr_i_1_n_0;
  wire i_reg_clkdet_tx_tmr_clr_i_3_n_0;
  wire i_reg_clkdet_tx_tmr_clr_i_4_n_0;
  wire i_reg_clkdet_tx_tmr_ld;
  wire i_reg_clkdet_tx_tmr_ld_i_2_n_0;
  wire [31:0]imr;
  wire [31:0]imr_reg;
  wire irq;
  wire mmcm_rx_usrclk_lock_event_updated_q;
  wire mmcm_tx_usrclk_lock_event_updated_q;
  wire n_0_1701;
  wire p_0_in;
  wire p_168_in;
  wire p_173_in;
  wire p_178_in;
  wire p_183_in;
  wire p_184_in;
  wire p_185_in;
  wire [2:0]p_186_in;
  wire [7:7]p_1_in;
  wire [36:0]p_223_in;
  wire [11:0]p_2_in;
  wire p_2_in12_in;
  wire [11:0]p_3_in;
  wire p_9_in;
  wire [31:0]reg_data_out;
  wire [16:16]reg_data_out__0;
  wire [16:0]rst_in_out_reg;
  wire [0:0]rx_tmds_clk_n;
  wire [7:0]sel0;
  wire \slv_reg_0x100[31]_i_1_n_0 ;
  wire \slv_reg_0x100[31]_i_2_n_0 ;
  wire \slv_reg_0x100_reg_n_0_[0] ;
  wire \slv_reg_0x100_reg_n_0_[16] ;
  wire \slv_reg_0x100_reg_n_0_[24] ;
  wire \slv_reg_0x100_reg_n_0_[31] ;
  wire \slv_reg_0x100_reg_n_0_[8] ;
  wire \slv_reg_0x108[31]_i_1_n_0 ;
  wire \slv_reg_0x108_reg_n_0_[13] ;
  wire \slv_reg_0x108_reg_n_0_[14] ;
  wire \slv_reg_0x108_reg_n_0_[15] ;
  wire \slv_reg_0x108_reg_n_0_[21] ;
  wire \slv_reg_0x108_reg_n_0_[22] ;
  wire \slv_reg_0x108_reg_n_0_[23] ;
  wire \slv_reg_0x108_reg_n_0_[24] ;
  wire \slv_reg_0x108_reg_n_0_[25] ;
  wire \slv_reg_0x108_reg_n_0_[26] ;
  wire \slv_reg_0x108_reg_n_0_[27] ;
  wire \slv_reg_0x108_reg_n_0_[28] ;
  wire \slv_reg_0x108_reg_n_0_[29] ;
  wire \slv_reg_0x108_reg_n_0_[30] ;
  wire \slv_reg_0x108_reg_n_0_[31] ;
  wire \slv_reg_0x108_reg_n_0_[5] ;
  wire \slv_reg_0x108_reg_n_0_[6] ;
  wire \slv_reg_0x108_reg_n_0_[7] ;
  wire \slv_reg_0x10C[31]_i_1_n_0 ;
  wire \slv_reg_0x10C[31]_i_2_n_0 ;
  wire \slv_reg_0x10C[31]_i_3_n_0 ;
  wire \slv_reg_0x10C[31]_i_4_n_0 ;
  wire \slv_reg_0x10C_reg_n_0_[0] ;
  wire \slv_reg_0x10C_reg_n_0_[10] ;
  wire \slv_reg_0x10C_reg_n_0_[11] ;
  wire \slv_reg_0x10C_reg_n_0_[12] ;
  wire \slv_reg_0x10C_reg_n_0_[13] ;
  wire \slv_reg_0x10C_reg_n_0_[14] ;
  wire \slv_reg_0x10C_reg_n_0_[15] ;
  wire \slv_reg_0x10C_reg_n_0_[16] ;
  wire \slv_reg_0x10C_reg_n_0_[17] ;
  wire \slv_reg_0x10C_reg_n_0_[18] ;
  wire \slv_reg_0x10C_reg_n_0_[19] ;
  wire \slv_reg_0x10C_reg_n_0_[1] ;
  wire \slv_reg_0x10C_reg_n_0_[20] ;
  wire \slv_reg_0x10C_reg_n_0_[21] ;
  wire \slv_reg_0x10C_reg_n_0_[22] ;
  wire \slv_reg_0x10C_reg_n_0_[23] ;
  wire \slv_reg_0x10C_reg_n_0_[24] ;
  wire \slv_reg_0x10C_reg_n_0_[25] ;
  wire \slv_reg_0x10C_reg_n_0_[26] ;
  wire \slv_reg_0x10C_reg_n_0_[27] ;
  wire \slv_reg_0x10C_reg_n_0_[28] ;
  wire \slv_reg_0x10C_reg_n_0_[29] ;
  wire \slv_reg_0x10C_reg_n_0_[2] ;
  wire \slv_reg_0x10C_reg_n_0_[30] ;
  wire \slv_reg_0x10C_reg_n_0_[31] ;
  wire \slv_reg_0x10C_reg_n_0_[3] ;
  wire \slv_reg_0x10C_reg_n_0_[4] ;
  wire \slv_reg_0x10C_reg_n_0_[5] ;
  wire \slv_reg_0x10C_reg_n_0_[6] ;
  wire \slv_reg_0x10C_reg_n_0_[7] ;
  wire \slv_reg_0x10C_reg_n_0_[8] ;
  wire \slv_reg_0x10C_reg_n_0_[9] ;
  wire \slv_reg_0x10[31]_i_1_n_0 ;
  wire \slv_reg_0x10_reg_n_0_[11] ;
  wire \slv_reg_0x10_reg_n_0_[12] ;
  wire \slv_reg_0x10_reg_n_0_[13] ;
  wire \slv_reg_0x10_reg_n_0_[14] ;
  wire \slv_reg_0x10_reg_n_0_[15] ;
  wire \slv_reg_0x10_reg_n_0_[16] ;
  wire \slv_reg_0x10_reg_n_0_[17] ;
  wire \slv_reg_0x10_reg_n_0_[18] ;
  wire \slv_reg_0x10_reg_n_0_[19] ;
  wire \slv_reg_0x10_reg_n_0_[20] ;
  wire \slv_reg_0x10_reg_n_0_[21] ;
  wire \slv_reg_0x10_reg_n_0_[22] ;
  wire \slv_reg_0x10_reg_n_0_[23] ;
  wire \slv_reg_0x10_reg_n_0_[3] ;
  wire \slv_reg_0x10_reg_n_0_[7] ;
  wire slv_reg_0x110;
  wire \slv_reg_0x110[31]_i_1_n_0 ;
  wire \slv_reg_0x110_reg_n_0_[0] ;
  wire \slv_reg_0x110_reg_n_0_[10] ;
  wire \slv_reg_0x110_reg_n_0_[1] ;
  wire \slv_reg_0x110_reg_n_0_[2] ;
  wire \slv_reg_0x110_reg_n_0_[30] ;
  wire \slv_reg_0x110_reg_n_0_[31] ;
  wire \slv_reg_0x110_reg_n_0_[3] ;
  wire \slv_reg_0x110_reg_n_0_[4] ;
  wire \slv_reg_0x110_reg_n_0_[5] ;
  wire \slv_reg_0x110_reg_n_0_[6] ;
  wire \slv_reg_0x110_reg_n_0_[7] ;
  wire \slv_reg_0x110_reg_n_0_[9] ;
  wire slv_reg_0x114;
  wire \slv_reg_0x114[31]_i_1_n_0 ;
  wire \slv_reg_0x114_reg_n_0_[0] ;
  wire \slv_reg_0x114_reg_n_0_[10] ;
  wire \slv_reg_0x114_reg_n_0_[1] ;
  wire \slv_reg_0x114_reg_n_0_[2] ;
  wire \slv_reg_0x114_reg_n_0_[30] ;
  wire \slv_reg_0x114_reg_n_0_[31] ;
  wire \slv_reg_0x114_reg_n_0_[3] ;
  wire \slv_reg_0x114_reg_n_0_[4] ;
  wire \slv_reg_0x114_reg_n_0_[5] ;
  wire \slv_reg_0x114_reg_n_0_[6] ;
  wire \slv_reg_0x114_reg_n_0_[7] ;
  wire \slv_reg_0x114_reg_n_0_[9] ;
  wire slv_reg_0x11C;
  wire \slv_reg_0x11C[31]_i_1_n_0 ;
  wire \slv_reg_0x11C_reg_n_0_[0] ;
  wire \slv_reg_0x11C_reg_n_0_[10] ;
  wire \slv_reg_0x11C_reg_n_0_[1] ;
  wire \slv_reg_0x11C_reg_n_0_[2] ;
  wire \slv_reg_0x11C_reg_n_0_[31] ;
  wire \slv_reg_0x11C_reg_n_0_[3] ;
  wire \slv_reg_0x11C_reg_n_0_[4] ;
  wire \slv_reg_0x11C_reg_n_0_[5] ;
  wire \slv_reg_0x11C_reg_n_0_[9] ;
  wire \slv_reg_0x120[31]_i_1_n_0 ;
  wire \slv_reg_0x120[31]_i_2_n_0 ;
  wire \slv_reg_0x124[31]_i_1_n_0 ;
  wire \slv_reg_0x124[31]_i_2_n_0 ;
  wire \slv_reg_0x124_reg_n_0_[10] ;
  wire \slv_reg_0x124_reg_n_0_[11] ;
  wire \slv_reg_0x124_reg_n_0_[14] ;
  wire \slv_reg_0x124_reg_n_0_[15] ;
  wire \slv_reg_0x124_reg_n_0_[9] ;
  wire \slv_reg_0x134[31]_i_1_n_0 ;
  wire \slv_reg_0x134_reg_n_0_[10] ;
  wire \slv_reg_0x134_reg_n_0_[11] ;
  wire \slv_reg_0x134_reg_n_0_[12] ;
  wire \slv_reg_0x134_reg_n_0_[13] ;
  wire \slv_reg_0x134_reg_n_0_[14] ;
  wire \slv_reg_0x134_reg_n_0_[15] ;
  wire \slv_reg_0x134_reg_n_0_[16] ;
  wire \slv_reg_0x134_reg_n_0_[17] ;
  wire \slv_reg_0x134_reg_n_0_[18] ;
  wire \slv_reg_0x134_reg_n_0_[19] ;
  wire \slv_reg_0x134_reg_n_0_[20] ;
  wire \slv_reg_0x134_reg_n_0_[21] ;
  wire \slv_reg_0x134_reg_n_0_[22] ;
  wire \slv_reg_0x134_reg_n_0_[23] ;
  wire \slv_reg_0x134_reg_n_0_[24] ;
  wire \slv_reg_0x134_reg_n_0_[25] ;
  wire \slv_reg_0x134_reg_n_0_[26] ;
  wire \slv_reg_0x134_reg_n_0_[27] ;
  wire \slv_reg_0x134_reg_n_0_[28] ;
  wire \slv_reg_0x134_reg_n_0_[29] ;
  wire \slv_reg_0x134_reg_n_0_[30] ;
  wire \slv_reg_0x134_reg_n_0_[31] ;
  wire \slv_reg_0x134_reg_n_0_[4] ;
  wire \slv_reg_0x134_reg_n_0_[5] ;
  wire \slv_reg_0x134_reg_n_0_[6] ;
  wire \slv_reg_0x134_reg_n_0_[7] ;
  wire \slv_reg_0x134_reg_n_0_[8] ;
  wire \slv_reg_0x134_reg_n_0_[9] ;
  wire \slv_reg_0x138[31]_i_1_n_0 ;
  wire \slv_reg_0x138_reg_n_0_[0] ;
  wire \slv_reg_0x138_reg_n_0_[10] ;
  wire \slv_reg_0x138_reg_n_0_[11] ;
  wire \slv_reg_0x138_reg_n_0_[12] ;
  wire \slv_reg_0x138_reg_n_0_[13] ;
  wire \slv_reg_0x138_reg_n_0_[14] ;
  wire \slv_reg_0x138_reg_n_0_[15] ;
  wire \slv_reg_0x138_reg_n_0_[16] ;
  wire \slv_reg_0x138_reg_n_0_[17] ;
  wire \slv_reg_0x138_reg_n_0_[18] ;
  wire \slv_reg_0x138_reg_n_0_[19] ;
  wire \slv_reg_0x138_reg_n_0_[1] ;
  wire \slv_reg_0x138_reg_n_0_[20] ;
  wire \slv_reg_0x138_reg_n_0_[21] ;
  wire \slv_reg_0x138_reg_n_0_[22] ;
  wire \slv_reg_0x138_reg_n_0_[23] ;
  wire \slv_reg_0x138_reg_n_0_[24] ;
  wire \slv_reg_0x138_reg_n_0_[25] ;
  wire \slv_reg_0x138_reg_n_0_[26] ;
  wire \slv_reg_0x138_reg_n_0_[27] ;
  wire \slv_reg_0x138_reg_n_0_[28] ;
  wire \slv_reg_0x138_reg_n_0_[29] ;
  wire \slv_reg_0x138_reg_n_0_[2] ;
  wire \slv_reg_0x138_reg_n_0_[30] ;
  wire \slv_reg_0x138_reg_n_0_[31] ;
  wire \slv_reg_0x138_reg_n_0_[3] ;
  wire \slv_reg_0x138_reg_n_0_[4] ;
  wire \slv_reg_0x138_reg_n_0_[5] ;
  wire \slv_reg_0x138_reg_n_0_[6] ;
  wire \slv_reg_0x138_reg_n_0_[7] ;
  wire \slv_reg_0x138_reg_n_0_[8] ;
  wire \slv_reg_0x138_reg_n_0_[9] ;
  wire \slv_reg_0x140[31]_i_1_n_0 ;
  wire \slv_reg_0x140[31]_i_2_n_0 ;
  wire \slv_reg_0x140[31]_i_3_n_0 ;
  wire \slv_reg_0x140[31]_i_4_n_0 ;
  wire \slv_reg_0x144[31]_i_1_n_0 ;
  wire \slv_reg_0x144_reg_n_0_[10] ;
  wire \slv_reg_0x144_reg_n_0_[11] ;
  wire \slv_reg_0x144_reg_n_0_[14] ;
  wire \slv_reg_0x144_reg_n_0_[15] ;
  wire \slv_reg_0x144_reg_n_0_[9] ;
  wire \slv_reg_0x14[31]_i_1_n_0 ;
  wire \slv_reg_0x14_reg_n_0_[0] ;
  wire \slv_reg_0x14_reg_n_0_[10] ;
  wire \slv_reg_0x14_reg_n_0_[11] ;
  wire \slv_reg_0x14_reg_n_0_[12] ;
  wire \slv_reg_0x14_reg_n_0_[13] ;
  wire \slv_reg_0x14_reg_n_0_[14] ;
  wire \slv_reg_0x14_reg_n_0_[15] ;
  wire \slv_reg_0x14_reg_n_0_[16] ;
  wire \slv_reg_0x14_reg_n_0_[17] ;
  wire \slv_reg_0x14_reg_n_0_[18] ;
  wire \slv_reg_0x14_reg_n_0_[19] ;
  wire \slv_reg_0x14_reg_n_0_[1] ;
  wire \slv_reg_0x14_reg_n_0_[20] ;
  wire \slv_reg_0x14_reg_n_0_[21] ;
  wire \slv_reg_0x14_reg_n_0_[22] ;
  wire \slv_reg_0x14_reg_n_0_[23] ;
  wire \slv_reg_0x14_reg_n_0_[24] ;
  wire \slv_reg_0x14_reg_n_0_[25] ;
  wire \slv_reg_0x14_reg_n_0_[26] ;
  wire \slv_reg_0x14_reg_n_0_[27] ;
  wire \slv_reg_0x14_reg_n_0_[28] ;
  wire \slv_reg_0x14_reg_n_0_[29] ;
  wire \slv_reg_0x14_reg_n_0_[2] ;
  wire \slv_reg_0x14_reg_n_0_[30] ;
  wire \slv_reg_0x14_reg_n_0_[31] ;
  wire \slv_reg_0x14_reg_n_0_[3] ;
  wire \slv_reg_0x14_reg_n_0_[4] ;
  wire \slv_reg_0x14_reg_n_0_[5] ;
  wire \slv_reg_0x14_reg_n_0_[6] ;
  wire \slv_reg_0x14_reg_n_0_[7] ;
  wire \slv_reg_0x14_reg_n_0_[8] ;
  wire \slv_reg_0x14_reg_n_0_[9] ;
  wire \slv_reg_0x154[31]_i_1_n_0 ;
  wire \slv_reg_0x154[31]_i_2_n_0 ;
  wire \slv_reg_0x154[31]_i_3_n_0 ;
  wire \slv_reg_0x154[31]_i_4_n_0 ;
  wire \slv_reg_0x154_reg_n_0_[10] ;
  wire \slv_reg_0x154_reg_n_0_[11] ;
  wire \slv_reg_0x154_reg_n_0_[12] ;
  wire \slv_reg_0x154_reg_n_0_[13] ;
  wire \slv_reg_0x154_reg_n_0_[14] ;
  wire \slv_reg_0x154_reg_n_0_[15] ;
  wire \slv_reg_0x154_reg_n_0_[16] ;
  wire \slv_reg_0x154_reg_n_0_[17] ;
  wire \slv_reg_0x154_reg_n_0_[18] ;
  wire \slv_reg_0x154_reg_n_0_[19] ;
  wire \slv_reg_0x154_reg_n_0_[20] ;
  wire \slv_reg_0x154_reg_n_0_[21] ;
  wire \slv_reg_0x154_reg_n_0_[22] ;
  wire \slv_reg_0x154_reg_n_0_[23] ;
  wire \slv_reg_0x154_reg_n_0_[24] ;
  wire \slv_reg_0x154_reg_n_0_[25] ;
  wire \slv_reg_0x154_reg_n_0_[26] ;
  wire \slv_reg_0x154_reg_n_0_[27] ;
  wire \slv_reg_0x154_reg_n_0_[28] ;
  wire \slv_reg_0x154_reg_n_0_[29] ;
  wire \slv_reg_0x154_reg_n_0_[30] ;
  wire \slv_reg_0x154_reg_n_0_[31] ;
  wire \slv_reg_0x154_reg_n_0_[4] ;
  wire \slv_reg_0x154_reg_n_0_[5] ;
  wire \slv_reg_0x154_reg_n_0_[6] ;
  wire \slv_reg_0x154_reg_n_0_[7] ;
  wire \slv_reg_0x154_reg_n_0_[8] ;
  wire \slv_reg_0x154_reg_n_0_[9] ;
  wire \slv_reg_0x158[31]_i_1_n_0 ;
  wire \slv_reg_0x158[31]_i_2_n_0 ;
  wire \slv_reg_0x158_reg_n_0_[0] ;
  wire \slv_reg_0x158_reg_n_0_[10] ;
  wire \slv_reg_0x158_reg_n_0_[11] ;
  wire \slv_reg_0x158_reg_n_0_[12] ;
  wire \slv_reg_0x158_reg_n_0_[13] ;
  wire \slv_reg_0x158_reg_n_0_[14] ;
  wire \slv_reg_0x158_reg_n_0_[15] ;
  wire \slv_reg_0x158_reg_n_0_[16] ;
  wire \slv_reg_0x158_reg_n_0_[17] ;
  wire \slv_reg_0x158_reg_n_0_[18] ;
  wire \slv_reg_0x158_reg_n_0_[19] ;
  wire \slv_reg_0x158_reg_n_0_[1] ;
  wire \slv_reg_0x158_reg_n_0_[20] ;
  wire \slv_reg_0x158_reg_n_0_[21] ;
  wire \slv_reg_0x158_reg_n_0_[22] ;
  wire \slv_reg_0x158_reg_n_0_[23] ;
  wire \slv_reg_0x158_reg_n_0_[24] ;
  wire \slv_reg_0x158_reg_n_0_[25] ;
  wire \slv_reg_0x158_reg_n_0_[26] ;
  wire \slv_reg_0x158_reg_n_0_[27] ;
  wire \slv_reg_0x158_reg_n_0_[28] ;
  wire \slv_reg_0x158_reg_n_0_[29] ;
  wire \slv_reg_0x158_reg_n_0_[2] ;
  wire \slv_reg_0x158_reg_n_0_[30] ;
  wire \slv_reg_0x158_reg_n_0_[31] ;
  wire \slv_reg_0x158_reg_n_0_[3] ;
  wire \slv_reg_0x158_reg_n_0_[4] ;
  wire \slv_reg_0x158_reg_n_0_[5] ;
  wire \slv_reg_0x158_reg_n_0_[6] ;
  wire \slv_reg_0x158_reg_n_0_[7] ;
  wire \slv_reg_0x158_reg_n_0_[8] ;
  wire \slv_reg_0x158_reg_n_0_[9] ;
  wire \slv_reg_0x1C[31]_i_1_n_0 ;
  wire \slv_reg_0x1C_reg_n_0_[10] ;
  wire \slv_reg_0x1C_reg_n_0_[11] ;
  wire \slv_reg_0x1C_reg_n_0_[12] ;
  wire \slv_reg_0x1C_reg_n_0_[13] ;
  wire \slv_reg_0x1C_reg_n_0_[14] ;
  wire \slv_reg_0x1C_reg_n_0_[15] ;
  wire \slv_reg_0x1C_reg_n_0_[16] ;
  wire \slv_reg_0x1C_reg_n_0_[17] ;
  wire \slv_reg_0x1C_reg_n_0_[18] ;
  wire \slv_reg_0x1C_reg_n_0_[19] ;
  wire \slv_reg_0x1C_reg_n_0_[1] ;
  wire \slv_reg_0x1C_reg_n_0_[20] ;
  wire \slv_reg_0x1C_reg_n_0_[21] ;
  wire \slv_reg_0x1C_reg_n_0_[22] ;
  wire \slv_reg_0x1C_reg_n_0_[23] ;
  wire \slv_reg_0x1C_reg_n_0_[24] ;
  wire \slv_reg_0x1C_reg_n_0_[25] ;
  wire \slv_reg_0x1C_reg_n_0_[26] ;
  wire \slv_reg_0x1C_reg_n_0_[27] ;
  wire \slv_reg_0x1C_reg_n_0_[28] ;
  wire \slv_reg_0x1C_reg_n_0_[29] ;
  wire \slv_reg_0x1C_reg_n_0_[2] ;
  wire \slv_reg_0x1C_reg_n_0_[30] ;
  wire \slv_reg_0x1C_reg_n_0_[31] ;
  wire \slv_reg_0x1C_reg_n_0_[3] ;
  wire \slv_reg_0x1C_reg_n_0_[4] ;
  wire \slv_reg_0x1C_reg_n_0_[5] ;
  wire \slv_reg_0x1C_reg_n_0_[6] ;
  wire \slv_reg_0x1C_reg_n_0_[8] ;
  wire \slv_reg_0x1C_reg_n_0_[9] ;
  wire slv_reg_0x200;
  wire \slv_reg_0x200[31]_i_1_n_0 ;
  wire \slv_reg_0x200_reg_n_0_[13] ;
  wire \slv_reg_0x200_reg_n_0_[14] ;
  wire \slv_reg_0x200_reg_n_0_[15] ;
  wire \slv_reg_0x200_reg_n_0_[16] ;
  wire \slv_reg_0x200_reg_n_0_[17] ;
  wire \slv_reg_0x200_reg_n_0_[18] ;
  wire \slv_reg_0x200_reg_n_0_[19] ;
  wire \slv_reg_0x200_reg_n_0_[20] ;
  wire \slv_reg_0x200_reg_n_0_[21] ;
  wire \slv_reg_0x200_reg_n_0_[22] ;
  wire \slv_reg_0x200_reg_n_0_[23] ;
  wire \slv_reg_0x200_reg_n_0_[24] ;
  wire \slv_reg_0x200_reg_n_0_[25] ;
  wire \slv_reg_0x200_reg_n_0_[26] ;
  wire \slv_reg_0x200_reg_n_0_[27] ;
  wire \slv_reg_0x200_reg_n_0_[28] ;
  wire \slv_reg_0x200_reg_n_0_[29] ;
  wire \slv_reg_0x200_reg_n_0_[30] ;
  wire \slv_reg_0x200_reg_n_0_[31] ;
  wire \slv_reg_0x208[31]_i_1_n_0 ;
  wire \slv_reg_0x208[31]_i_2_n_0 ;
  wire \slv_reg_0x208_reg_n_0_[0] ;
  wire \slv_reg_0x208_reg_n_0_[10] ;
  wire \slv_reg_0x208_reg_n_0_[1] ;
  wire \slv_reg_0x208_reg_n_0_[2] ;
  wire \slv_reg_0x208_reg_n_0_[3] ;
  wire \slv_reg_0x208_reg_n_0_[4] ;
  wire \slv_reg_0x208_reg_n_0_[5] ;
  wire \slv_reg_0x208_reg_n_0_[6] ;
  wire \slv_reg_0x208_reg_n_0_[7] ;
  wire \slv_reg_0x208_reg_n_0_[8] ;
  wire \slv_reg_0x208_reg_n_0_[9] ;
  wire slv_reg_0x214;
  wire \slv_reg_0x214[31]_i_1_n_0 ;
  wire \slv_reg_0x214_reg_n_0_[0] ;
  wire \slv_reg_0x214_reg_n_0_[10] ;
  wire \slv_reg_0x214_reg_n_0_[11] ;
  wire \slv_reg_0x214_reg_n_0_[12] ;
  wire \slv_reg_0x214_reg_n_0_[13] ;
  wire \slv_reg_0x214_reg_n_0_[14] ;
  wire \slv_reg_0x214_reg_n_0_[15] ;
  wire \slv_reg_0x214_reg_n_0_[17] ;
  wire \slv_reg_0x214_reg_n_0_[18] ;
  wire \slv_reg_0x214_reg_n_0_[19] ;
  wire \slv_reg_0x214_reg_n_0_[1] ;
  wire \slv_reg_0x214_reg_n_0_[20] ;
  wire \slv_reg_0x214_reg_n_0_[21] ;
  wire \slv_reg_0x214_reg_n_0_[22] ;
  wire \slv_reg_0x214_reg_n_0_[23] ;
  wire \slv_reg_0x214_reg_n_0_[24] ;
  wire \slv_reg_0x214_reg_n_0_[25] ;
  wire \slv_reg_0x214_reg_n_0_[26] ;
  wire \slv_reg_0x214_reg_n_0_[27] ;
  wire \slv_reg_0x214_reg_n_0_[28] ;
  wire \slv_reg_0x214_reg_n_0_[29] ;
  wire \slv_reg_0x214_reg_n_0_[2] ;
  wire \slv_reg_0x214_reg_n_0_[30] ;
  wire \slv_reg_0x214_reg_n_0_[31] ;
  wire \slv_reg_0x214_reg_n_0_[3] ;
  wire \slv_reg_0x214_reg_n_0_[4] ;
  wire \slv_reg_0x214_reg_n_0_[5] ;
  wire \slv_reg_0x214_reg_n_0_[6] ;
  wire \slv_reg_0x214_reg_n_0_[7] ;
  wire \slv_reg_0x214_reg_n_0_[8] ;
  wire \slv_reg_0x214_reg_n_0_[9] ;
  wire slv_reg_0x218;
  wire \slv_reg_0x218[31]_i_1_n_0 ;
  wire \slv_reg_0x218_reg_n_0_[0] ;
  wire \slv_reg_0x218_reg_n_0_[10] ;
  wire \slv_reg_0x218_reg_n_0_[11] ;
  wire \slv_reg_0x218_reg_n_0_[12] ;
  wire \slv_reg_0x218_reg_n_0_[13] ;
  wire \slv_reg_0x218_reg_n_0_[14] ;
  wire \slv_reg_0x218_reg_n_0_[15] ;
  wire \slv_reg_0x218_reg_n_0_[16] ;
  wire \slv_reg_0x218_reg_n_0_[17] ;
  wire \slv_reg_0x218_reg_n_0_[18] ;
  wire \slv_reg_0x218_reg_n_0_[19] ;
  wire \slv_reg_0x218_reg_n_0_[1] ;
  wire \slv_reg_0x218_reg_n_0_[20] ;
  wire \slv_reg_0x218_reg_n_0_[21] ;
  wire \slv_reg_0x218_reg_n_0_[22] ;
  wire \slv_reg_0x218_reg_n_0_[23] ;
  wire \slv_reg_0x218_reg_n_0_[24] ;
  wire \slv_reg_0x218_reg_n_0_[25] ;
  wire \slv_reg_0x218_reg_n_0_[26] ;
  wire \slv_reg_0x218_reg_n_0_[27] ;
  wire \slv_reg_0x218_reg_n_0_[28] ;
  wire \slv_reg_0x218_reg_n_0_[29] ;
  wire \slv_reg_0x218_reg_n_0_[2] ;
  wire \slv_reg_0x218_reg_n_0_[30] ;
  wire \slv_reg_0x218_reg_n_0_[31] ;
  wire \slv_reg_0x218_reg_n_0_[3] ;
  wire \slv_reg_0x218_reg_n_0_[4] ;
  wire \slv_reg_0x218_reg_n_0_[5] ;
  wire \slv_reg_0x218_reg_n_0_[6] ;
  wire \slv_reg_0x218_reg_n_0_[7] ;
  wire \slv_reg_0x218_reg_n_0_[8] ;
  wire \slv_reg_0x218_reg_n_0_[9] ;
  wire \slv_reg_0x24[31]_i_1_n_0 ;
  wire \slv_reg_0x24_reg_n_0_[10] ;
  wire \slv_reg_0x24_reg_n_0_[11] ;
  wire \slv_reg_0x24_reg_n_0_[12] ;
  wire \slv_reg_0x24_reg_n_0_[13] ;
  wire \slv_reg_0x24_reg_n_0_[14] ;
  wire \slv_reg_0x24_reg_n_0_[15] ;
  wire \slv_reg_0x24_reg_n_0_[16] ;
  wire \slv_reg_0x24_reg_n_0_[17] ;
  wire \slv_reg_0x24_reg_n_0_[18] ;
  wire \slv_reg_0x24_reg_n_0_[19] ;
  wire \slv_reg_0x24_reg_n_0_[1] ;
  wire \slv_reg_0x24_reg_n_0_[20] ;
  wire \slv_reg_0x24_reg_n_0_[21] ;
  wire \slv_reg_0x24_reg_n_0_[22] ;
  wire \slv_reg_0x24_reg_n_0_[23] ;
  wire \slv_reg_0x24_reg_n_0_[24] ;
  wire \slv_reg_0x24_reg_n_0_[25] ;
  wire \slv_reg_0x24_reg_n_0_[26] ;
  wire \slv_reg_0x24_reg_n_0_[27] ;
  wire \slv_reg_0x24_reg_n_0_[28] ;
  wire \slv_reg_0x24_reg_n_0_[29] ;
  wire \slv_reg_0x24_reg_n_0_[2] ;
  wire \slv_reg_0x24_reg_n_0_[30] ;
  wire \slv_reg_0x24_reg_n_0_[31] ;
  wire \slv_reg_0x24_reg_n_0_[3] ;
  wire \slv_reg_0x24_reg_n_0_[4] ;
  wire \slv_reg_0x24_reg_n_0_[5] ;
  wire \slv_reg_0x24_reg_n_0_[6] ;
  wire \slv_reg_0x24_reg_n_0_[8] ;
  wire \slv_reg_0x24_reg_n_0_[9] ;
  wire \slv_reg_0x2C[31]_i_1_n_0 ;
  wire \slv_reg_0x2C_reg_n_0_[10] ;
  wire \slv_reg_0x2C_reg_n_0_[11] ;
  wire \slv_reg_0x2C_reg_n_0_[12] ;
  wire \slv_reg_0x2C_reg_n_0_[13] ;
  wire \slv_reg_0x2C_reg_n_0_[14] ;
  wire \slv_reg_0x2C_reg_n_0_[15] ;
  wire \slv_reg_0x2C_reg_n_0_[16] ;
  wire \slv_reg_0x2C_reg_n_0_[17] ;
  wire \slv_reg_0x2C_reg_n_0_[18] ;
  wire \slv_reg_0x2C_reg_n_0_[19] ;
  wire \slv_reg_0x2C_reg_n_0_[20] ;
  wire \slv_reg_0x2C_reg_n_0_[21] ;
  wire \slv_reg_0x2C_reg_n_0_[22] ;
  wire \slv_reg_0x2C_reg_n_0_[23] ;
  wire \slv_reg_0x2C_reg_n_0_[24] ;
  wire \slv_reg_0x2C_reg_n_0_[25] ;
  wire \slv_reg_0x2C_reg_n_0_[26] ;
  wire \slv_reg_0x2C_reg_n_0_[27] ;
  wire \slv_reg_0x2C_reg_n_0_[28] ;
  wire \slv_reg_0x2C_reg_n_0_[29] ;
  wire \slv_reg_0x2C_reg_n_0_[2] ;
  wire \slv_reg_0x2C_reg_n_0_[30] ;
  wire \slv_reg_0x2C_reg_n_0_[31] ;
  wire \slv_reg_0x2C_reg_n_0_[3] ;
  wire \slv_reg_0x2C_reg_n_0_[4] ;
  wire \slv_reg_0x2C_reg_n_0_[5] ;
  wire \slv_reg_0x2C_reg_n_0_[6] ;
  wire \slv_reg_0x2C_reg_n_0_[7] ;
  wire \slv_reg_0x2C_reg_n_0_[8] ;
  wire \slv_reg_0x2C_reg_n_0_[9] ;
  wire \slv_reg_0x300[31]_i_1_n_0 ;
  wire \slv_reg_0x300[31]_i_2_n_0 ;
  wire \slv_reg_0x300_reg_n_0_[0] ;
  wire \slv_reg_0x300_reg_n_0_[10] ;
  wire \slv_reg_0x300_reg_n_0_[11] ;
  wire \slv_reg_0x300_reg_n_0_[12] ;
  wire \slv_reg_0x300_reg_n_0_[13] ;
  wire \slv_reg_0x300_reg_n_0_[14] ;
  wire \slv_reg_0x300_reg_n_0_[15] ;
  wire \slv_reg_0x300_reg_n_0_[16] ;
  wire \slv_reg_0x300_reg_n_0_[17] ;
  wire \slv_reg_0x300_reg_n_0_[18] ;
  wire \slv_reg_0x300_reg_n_0_[19] ;
  wire \slv_reg_0x300_reg_n_0_[1] ;
  wire \slv_reg_0x300_reg_n_0_[20] ;
  wire \slv_reg_0x300_reg_n_0_[21] ;
  wire \slv_reg_0x300_reg_n_0_[22] ;
  wire \slv_reg_0x300_reg_n_0_[23] ;
  wire \slv_reg_0x300_reg_n_0_[24] ;
  wire \slv_reg_0x300_reg_n_0_[25] ;
  wire \slv_reg_0x300_reg_n_0_[26] ;
  wire \slv_reg_0x300_reg_n_0_[27] ;
  wire \slv_reg_0x300_reg_n_0_[28] ;
  wire \slv_reg_0x300_reg_n_0_[29] ;
  wire \slv_reg_0x300_reg_n_0_[2] ;
  wire \slv_reg_0x300_reg_n_0_[30] ;
  wire \slv_reg_0x300_reg_n_0_[31] ;
  wire \slv_reg_0x300_reg_n_0_[3] ;
  wire \slv_reg_0x300_reg_n_0_[4] ;
  wire \slv_reg_0x300_reg_n_0_[5] ;
  wire \slv_reg_0x300_reg_n_0_[6] ;
  wire \slv_reg_0x300_reg_n_0_[7] ;
  wire \slv_reg_0x300_reg_n_0_[8] ;
  wire \slv_reg_0x300_reg_n_0_[9] ;
  wire \slv_reg_0x308[31]_i_1_n_0 ;
  wire \slv_reg_0x308[31]_i_2_n_0 ;
  wire \slv_reg_0x30C[31]_i_1_n_0 ;
  wire \slv_reg_0x30C_reg_n_0_[10] ;
  wire \slv_reg_0x30C_reg_n_0_[11] ;
  wire \slv_reg_0x30C_reg_n_0_[12] ;
  wire \slv_reg_0x30C_reg_n_0_[13] ;
  wire \slv_reg_0x30C_reg_n_0_[14] ;
  wire \slv_reg_0x30C_reg_n_0_[15] ;
  wire \slv_reg_0x30C_reg_n_0_[16] ;
  wire \slv_reg_0x30C_reg_n_0_[17] ;
  wire \slv_reg_0x30C_reg_n_0_[18] ;
  wire \slv_reg_0x30C_reg_n_0_[19] ;
  wire \slv_reg_0x30C_reg_n_0_[20] ;
  wire \slv_reg_0x30C_reg_n_0_[21] ;
  wire \slv_reg_0x30C_reg_n_0_[22] ;
  wire \slv_reg_0x30C_reg_n_0_[23] ;
  wire \slv_reg_0x30C_reg_n_0_[24] ;
  wire \slv_reg_0x30C_reg_n_0_[25] ;
  wire \slv_reg_0x30C_reg_n_0_[26] ;
  wire \slv_reg_0x30C_reg_n_0_[27] ;
  wire \slv_reg_0x30C_reg_n_0_[28] ;
  wire \slv_reg_0x30C_reg_n_0_[29] ;
  wire \slv_reg_0x30C_reg_n_0_[30] ;
  wire \slv_reg_0x30C_reg_n_0_[31] ;
  wire \slv_reg_0x30C_reg_n_0_[5] ;
  wire \slv_reg_0x30C_reg_n_0_[6] ;
  wire \slv_reg_0x30C_reg_n_0_[7] ;
  wire \slv_reg_0x30C_reg_n_0_[8] ;
  wire \slv_reg_0x30C_reg_n_0_[9] ;
  wire \slv_reg_0x30[31]_i_1_n_0 ;
  wire \slv_reg_0x30_reg_n_0_[0] ;
  wire \slv_reg_0x30_reg_n_0_[10] ;
  wire \slv_reg_0x30_reg_n_0_[11] ;
  wire \slv_reg_0x30_reg_n_0_[12] ;
  wire \slv_reg_0x30_reg_n_0_[13] ;
  wire \slv_reg_0x30_reg_n_0_[14] ;
  wire \slv_reg_0x30_reg_n_0_[15] ;
  wire \slv_reg_0x30_reg_n_0_[16] ;
  wire \slv_reg_0x30_reg_n_0_[17] ;
  wire \slv_reg_0x30_reg_n_0_[18] ;
  wire \slv_reg_0x30_reg_n_0_[19] ;
  wire \slv_reg_0x30_reg_n_0_[20] ;
  wire \slv_reg_0x30_reg_n_0_[21] ;
  wire \slv_reg_0x30_reg_n_0_[22] ;
  wire \slv_reg_0x30_reg_n_0_[23] ;
  wire \slv_reg_0x30_reg_n_0_[24] ;
  wire \slv_reg_0x30_reg_n_0_[25] ;
  wire \slv_reg_0x30_reg_n_0_[26] ;
  wire \slv_reg_0x30_reg_n_0_[27] ;
  wire \slv_reg_0x30_reg_n_0_[28] ;
  wire \slv_reg_0x30_reg_n_0_[29] ;
  wire \slv_reg_0x30_reg_n_0_[30] ;
  wire \slv_reg_0x30_reg_n_0_[31] ;
  wire \slv_reg_0x30_reg_n_0_[3] ;
  wire \slv_reg_0x30_reg_n_0_[4] ;
  wire \slv_reg_0x30_reg_n_0_[5] ;
  wire \slv_reg_0x30_reg_n_0_[6] ;
  wire \slv_reg_0x30_reg_n_0_[7] ;
  wire \slv_reg_0x30_reg_n_0_[8] ;
  wire \slv_reg_0x30_reg_n_0_[9] ;
  wire \slv_reg_0x38[31]_i_1_n_0 ;
  wire \slv_reg_0x38_reg_n_0_[11] ;
  wire \slv_reg_0x38_reg_n_0_[12] ;
  wire \slv_reg_0x38_reg_n_0_[13] ;
  wire \slv_reg_0x38_reg_n_0_[14] ;
  wire \slv_reg_0x38_reg_n_0_[15] ;
  wire \slv_reg_0x38_reg_n_0_[19] ;
  wire \slv_reg_0x38_reg_n_0_[20] ;
  wire \slv_reg_0x38_reg_n_0_[21] ;
  wire \slv_reg_0x38_reg_n_0_[22] ;
  wire \slv_reg_0x38_reg_n_0_[23] ;
  wire \slv_reg_0x38_reg_n_0_[24] ;
  wire \slv_reg_0x38_reg_n_0_[25] ;
  wire \slv_reg_0x38_reg_n_0_[26] ;
  wire \slv_reg_0x38_reg_n_0_[27] ;
  wire \slv_reg_0x38_reg_n_0_[28] ;
  wire \slv_reg_0x38_reg_n_0_[29] ;
  wire \slv_reg_0x38_reg_n_0_[30] ;
  wire \slv_reg_0x38_reg_n_0_[31] ;
  wire \slv_reg_0x38_reg_n_0_[3] ;
  wire \slv_reg_0x38_reg_n_0_[4] ;
  wire \slv_reg_0x38_reg_n_0_[5] ;
  wire \slv_reg_0x38_reg_n_0_[6] ;
  wire \slv_reg_0x38_reg_n_0_[7] ;
  wire \slv_reg_0x3C[31]_i_1_n_0 ;
  wire \slv_reg_0x3C_reg_n_0_[0] ;
  wire \slv_reg_0x3C_reg_n_0_[10] ;
  wire \slv_reg_0x3C_reg_n_0_[11] ;
  wire \slv_reg_0x3C_reg_n_0_[12] ;
  wire \slv_reg_0x3C_reg_n_0_[13] ;
  wire \slv_reg_0x3C_reg_n_0_[14] ;
  wire \slv_reg_0x3C_reg_n_0_[15] ;
  wire \slv_reg_0x3C_reg_n_0_[16] ;
  wire \slv_reg_0x3C_reg_n_0_[17] ;
  wire \slv_reg_0x3C_reg_n_0_[18] ;
  wire \slv_reg_0x3C_reg_n_0_[19] ;
  wire \slv_reg_0x3C_reg_n_0_[1] ;
  wire \slv_reg_0x3C_reg_n_0_[20] ;
  wire \slv_reg_0x3C_reg_n_0_[21] ;
  wire \slv_reg_0x3C_reg_n_0_[22] ;
  wire \slv_reg_0x3C_reg_n_0_[23] ;
  wire \slv_reg_0x3C_reg_n_0_[24] ;
  wire \slv_reg_0x3C_reg_n_0_[25] ;
  wire \slv_reg_0x3C_reg_n_0_[26] ;
  wire \slv_reg_0x3C_reg_n_0_[27] ;
  wire \slv_reg_0x3C_reg_n_0_[28] ;
  wire \slv_reg_0x3C_reg_n_0_[29] ;
  wire \slv_reg_0x3C_reg_n_0_[2] ;
  wire \slv_reg_0x3C_reg_n_0_[30] ;
  wire \slv_reg_0x3C_reg_n_0_[31] ;
  wire \slv_reg_0x3C_reg_n_0_[3] ;
  wire \slv_reg_0x3C_reg_n_0_[4] ;
  wire \slv_reg_0x3C_reg_n_0_[5] ;
  wire \slv_reg_0x3C_reg_n_0_[6] ;
  wire \slv_reg_0x3C_reg_n_0_[7] ;
  wire \slv_reg_0x3C_reg_n_0_[8] ;
  wire \slv_reg_0x3C_reg_n_0_[9] ;
  wire \slv_reg_0x40[31]_i_1_n_0 ;
  wire \slv_reg_0x40[31]_i_2_n_0 ;
  wire \slv_reg_0x40_reg_n_0_[14] ;
  wire \slv_reg_0x40_reg_n_0_[15] ;
  wire \slv_reg_0x44[31]_i_1_n_0 ;
  wire \slv_reg_0x44[31]_i_2_n_0 ;
  wire \slv_reg_0x44_reg_n_0_[14] ;
  wire \slv_reg_0x44_reg_n_0_[15] ;
  wire \slv_reg_0x48[31]_i_1_n_0 ;
  wire \slv_reg_0x48_reg_n_0_[14] ;
  wire \slv_reg_0x48_reg_n_0_[15] ;
  wire \slv_reg_0x4C[31]_i_1_n_0 ;
  wire \slv_reg_0x4C[31]_i_2_n_0 ;
  wire \slv_reg_0x4C_reg_n_0_[0] ;
  wire \slv_reg_0x4C_reg_n_0_[10] ;
  wire \slv_reg_0x4C_reg_n_0_[11] ;
  wire \slv_reg_0x4C_reg_n_0_[12] ;
  wire \slv_reg_0x4C_reg_n_0_[13] ;
  wire \slv_reg_0x4C_reg_n_0_[14] ;
  wire \slv_reg_0x4C_reg_n_0_[15] ;
  wire \slv_reg_0x4C_reg_n_0_[16] ;
  wire \slv_reg_0x4C_reg_n_0_[17] ;
  wire \slv_reg_0x4C_reg_n_0_[18] ;
  wire \slv_reg_0x4C_reg_n_0_[19] ;
  wire \slv_reg_0x4C_reg_n_0_[1] ;
  wire \slv_reg_0x4C_reg_n_0_[20] ;
  wire \slv_reg_0x4C_reg_n_0_[21] ;
  wire \slv_reg_0x4C_reg_n_0_[22] ;
  wire \slv_reg_0x4C_reg_n_0_[23] ;
  wire \slv_reg_0x4C_reg_n_0_[24] ;
  wire \slv_reg_0x4C_reg_n_0_[25] ;
  wire \slv_reg_0x4C_reg_n_0_[26] ;
  wire \slv_reg_0x4C_reg_n_0_[27] ;
  wire \slv_reg_0x4C_reg_n_0_[28] ;
  wire \slv_reg_0x4C_reg_n_0_[29] ;
  wire \slv_reg_0x4C_reg_n_0_[2] ;
  wire \slv_reg_0x4C_reg_n_0_[30] ;
  wire \slv_reg_0x4C_reg_n_0_[31] ;
  wire \slv_reg_0x4C_reg_n_0_[3] ;
  wire \slv_reg_0x4C_reg_n_0_[4] ;
  wire \slv_reg_0x4C_reg_n_0_[5] ;
  wire \slv_reg_0x4C_reg_n_0_[6] ;
  wire \slv_reg_0x4C_reg_n_0_[7] ;
  wire \slv_reg_0x4C_reg_n_0_[8] ;
  wire \slv_reg_0x4C_reg_n_0_[9] ;
  wire \slv_reg_0x60[31]_i_1_n_0 ;
  wire \slv_reg_0x60_reg_n_0_[14] ;
  wire \slv_reg_0x60_reg_n_0_[15] ;
  wire \slv_reg_0x68[31]_i_1_n_0 ;
  wire \slv_reg_0x68_reg_n_0_[18] ;
  wire \slv_reg_0x68_reg_n_0_[19] ;
  wire \slv_reg_0x68_reg_n_0_[20] ;
  wire \slv_reg_0x68_reg_n_0_[21] ;
  wire \slv_reg_0x68_reg_n_0_[22] ;
  wire \slv_reg_0x68_reg_n_0_[23] ;
  wire \slv_reg_0x68_reg_n_0_[24] ;
  wire \slv_reg_0x68_reg_n_0_[25] ;
  wire \slv_reg_0x68_reg_n_0_[26] ;
  wire \slv_reg_0x68_reg_n_0_[27] ;
  wire \slv_reg_0x68_reg_n_0_[28] ;
  wire \slv_reg_0x68_reg_n_0_[29] ;
  wire \slv_reg_0x68_reg_n_0_[30] ;
  wire \slv_reg_0x68_reg_n_0_[31] ;
  wire \slv_reg_0x6C[31]_i_1_n_0 ;
  wire \slv_reg_0x6C_reg_n_0_[18] ;
  wire \slv_reg_0x6C_reg_n_0_[19] ;
  wire \slv_reg_0x6C_reg_n_0_[20] ;
  wire \slv_reg_0x6C_reg_n_0_[21] ;
  wire \slv_reg_0x6C_reg_n_0_[22] ;
  wire \slv_reg_0x6C_reg_n_0_[23] ;
  wire \slv_reg_0x6C_reg_n_0_[24] ;
  wire \slv_reg_0x6C_reg_n_0_[25] ;
  wire \slv_reg_0x6C_reg_n_0_[26] ;
  wire \slv_reg_0x6C_reg_n_0_[27] ;
  wire \slv_reg_0x6C_reg_n_0_[28] ;
  wire \slv_reg_0x6C_reg_n_0_[29] ;
  wire \slv_reg_0x6C_reg_n_0_[30] ;
  wire \slv_reg_0x6C_reg_n_0_[31] ;
  wire \slv_reg_0x70[31]_i_1_n_0 ;
  wire \slv_reg_0x70_reg_n_0_[0] ;
  wire \slv_reg_0x70_reg_n_0_[15] ;
  wire \slv_reg_0x70_reg_n_0_[16] ;
  wire \slv_reg_0x70_reg_n_0_[23] ;
  wire \slv_reg_0x70_reg_n_0_[24] ;
  wire \slv_reg_0x70_reg_n_0_[25] ;
  wire \slv_reg_0x70_reg_n_0_[26] ;
  wire \slv_reg_0x70_reg_n_0_[27] ;
  wire \slv_reg_0x70_reg_n_0_[28] ;
  wire \slv_reg_0x70_reg_n_0_[29] ;
  wire \slv_reg_0x70_reg_n_0_[30] ;
  wire \slv_reg_0x70_reg_n_0_[31] ;
  wire \slv_reg_0x70_reg_n_0_[7] ;
  wire \slv_reg_0x70_reg_n_0_[8] ;
  wire \slv_reg_0x74[31]_i_1_n_0 ;
  wire \slv_reg_0x74_reg_n_0_[10] ;
  wire \slv_reg_0x74_reg_n_0_[11] ;
  wire \slv_reg_0x74_reg_n_0_[12] ;
  wire \slv_reg_0x74_reg_n_0_[13] ;
  wire \slv_reg_0x74_reg_n_0_[14] ;
  wire \slv_reg_0x74_reg_n_0_[15] ;
  wire \slv_reg_0x74_reg_n_0_[16] ;
  wire \slv_reg_0x74_reg_n_0_[17] ;
  wire \slv_reg_0x74_reg_n_0_[18] ;
  wire \slv_reg_0x74_reg_n_0_[19] ;
  wire \slv_reg_0x74_reg_n_0_[20] ;
  wire \slv_reg_0x74_reg_n_0_[21] ;
  wire \slv_reg_0x74_reg_n_0_[22] ;
  wire \slv_reg_0x74_reg_n_0_[23] ;
  wire \slv_reg_0x74_reg_n_0_[24] ;
  wire \slv_reg_0x74_reg_n_0_[25] ;
  wire \slv_reg_0x74_reg_n_0_[26] ;
  wire \slv_reg_0x74_reg_n_0_[27] ;
  wire \slv_reg_0x74_reg_n_0_[28] ;
  wire \slv_reg_0x74_reg_n_0_[29] ;
  wire \slv_reg_0x74_reg_n_0_[2] ;
  wire \slv_reg_0x74_reg_n_0_[30] ;
  wire \slv_reg_0x74_reg_n_0_[31] ;
  wire \slv_reg_0x74_reg_n_0_[3] ;
  wire \slv_reg_0x74_reg_n_0_[4] ;
  wire \slv_reg_0x74_reg_n_0_[5] ;
  wire \slv_reg_0x74_reg_n_0_[6] ;
  wire \slv_reg_0x74_reg_n_0_[7] ;
  wire \slv_reg_0x74_reg_n_0_[8] ;
  wire \slv_reg_0x74_reg_n_0_[9] ;
  wire \slv_reg_0x7C[31]_i_1_n_0 ;
  wire \slv_reg_0x7C[31]_i_2_n_0 ;
  wire \slv_reg_0x80[31]_i_1_n_0 ;
  wire \slv_reg_0x80[31]_i_2_n_0 ;
  wire \slv_reg_0x80_reg_n_0_[16] ;
  wire \slv_reg_0x80_reg_n_0_[17] ;
  wire \slv_reg_0x80_reg_n_0_[18] ;
  wire \slv_reg_0x80_reg_n_0_[19] ;
  wire \slv_reg_0x80_reg_n_0_[20] ;
  wire \slv_reg_0x80_reg_n_0_[21] ;
  wire \slv_reg_0x80_reg_n_0_[22] ;
  wire \slv_reg_0x80_reg_n_0_[23] ;
  wire \slv_reg_0x80_reg_n_0_[24] ;
  wire \slv_reg_0x80_reg_n_0_[25] ;
  wire \slv_reg_0x80_reg_n_0_[26] ;
  wire \slv_reg_0x80_reg_n_0_[27] ;
  wire \slv_reg_0x80_reg_n_0_[28] ;
  wire \slv_reg_0x80_reg_n_0_[29] ;
  wire \slv_reg_0x80_reg_n_0_[30] ;
  wire \slv_reg_0x80_reg_n_0_[31] ;
  wire \slv_reg_0xC[31]_i_1_n_0 ;
  wire \slv_reg_0xC[31]_i_3_n_0 ;
  wire \slv_reg_0xC_reg_n_0_[0] ;
  wire \slv_reg_0xC_reg_n_0_[10] ;
  wire \slv_reg_0xC_reg_n_0_[11] ;
  wire \slv_reg_0xC_reg_n_0_[12] ;
  wire \slv_reg_0xC_reg_n_0_[13] ;
  wire \slv_reg_0xC_reg_n_0_[14] ;
  wire \slv_reg_0xC_reg_n_0_[15] ;
  wire \slv_reg_0xC_reg_n_0_[16] ;
  wire \slv_reg_0xC_reg_n_0_[17] ;
  wire \slv_reg_0xC_reg_n_0_[18] ;
  wire \slv_reg_0xC_reg_n_0_[19] ;
  wire \slv_reg_0xC_reg_n_0_[1] ;
  wire \slv_reg_0xC_reg_n_0_[20] ;
  wire \slv_reg_0xC_reg_n_0_[21] ;
  wire \slv_reg_0xC_reg_n_0_[22] ;
  wire \slv_reg_0xC_reg_n_0_[23] ;
  wire \slv_reg_0xC_reg_n_0_[24] ;
  wire \slv_reg_0xC_reg_n_0_[25] ;
  wire \slv_reg_0xC_reg_n_0_[26] ;
  wire \slv_reg_0xC_reg_n_0_[27] ;
  wire \slv_reg_0xC_reg_n_0_[28] ;
  wire \slv_reg_0xC_reg_n_0_[29] ;
  wire \slv_reg_0xC_reg_n_0_[2] ;
  wire \slv_reg_0xC_reg_n_0_[30] ;
  wire \slv_reg_0xC_reg_n_0_[31] ;
  wire \slv_reg_0xC_reg_n_0_[3] ;
  wire \slv_reg_0xC_reg_n_0_[4] ;
  wire \slv_reg_0xC_reg_n_0_[5] ;
  wire \slv_reg_0xC_reg_n_0_[6] ;
  wire \slv_reg_0xC_reg_n_0_[7] ;
  wire \slv_reg_0xC_reg_n_0_[8] ;
  wire \slv_reg_0xC_reg_n_0_[9] ;
  wire slv_reg_rden;
  wire slv_reg_wren__0;
  wire src_in;
  wire \syncstages_ff_reg[0] ;
  wire [17:0]\syncstages_ff_reg[0][17] ;
  wire [17:0]\syncstages_ff_reg[0][17]_0 ;
  wire [3:0]\syncstages_ff_reg[0][3] ;
  wire [17:0]\syncstages_ff_reg[0][3]_0 ;
  wire [17:0]\syncstages_ff_reg[0][3]_1 ;
  wire [1:0]\syncstages_ff_reg[0]_0 ;
  wire [1:0]\syncstages_ff_reg[0]_1 ;
  wire [1:0]\syncstages_ff_reg[0]_2 ;
  wire \syncstages_ff_reg[2] ;
  wire [16:0]\syncstages_ff_reg[2][17] ;
  wire [16:0]\syncstages_ff_reg[2][17]_0 ;
  wire [1:0]\syncstages_ff_reg[2][1] ;
  wire [1:0]\syncstages_ff_reg[2][1]_0 ;
  wire [1:0]\syncstages_ff_reg[2][1]_1 ;
  wire [2:0]\syncstages_ff_reg[2][2] ;
  wire [2:0]\syncstages_ff_reg[2][2]_0 ;
  wire [2:0]\syncstages_ff_reg[2][2]_1 ;
  wire \syncstages_ff_reg[2]_0 ;
  wire \syncstages_ff_reg[2]_1 ;
  wire \syncstages_ff_reg[2]_10 ;
  wire \syncstages_ff_reg[2]_11 ;
  wire \syncstages_ff_reg[2]_12 ;
  wire \syncstages_ff_reg[2]_13 ;
  wire \syncstages_ff_reg[2]_14 ;
  wire \syncstages_ff_reg[2]_15 ;
  wire \syncstages_ff_reg[2]_16 ;
  wire \syncstages_ff_reg[2]_17 ;
  wire \syncstages_ff_reg[2]_18 ;
  wire \syncstages_ff_reg[2]_19 ;
  wire \syncstages_ff_reg[2]_2 ;
  wire \syncstages_ff_reg[2]_20 ;
  wire \syncstages_ff_reg[2]_21 ;
  wire \syncstages_ff_reg[2]_22 ;
  wire \syncstages_ff_reg[2]_3 ;
  wire \syncstages_ff_reg[2]_4 ;
  wire \syncstages_ff_reg[2]_5 ;
  wire \syncstages_ff_reg[2]_6 ;
  wire \syncstages_ff_reg[2]_7 ;
  wire \syncstages_ff_reg[2]_8 ;
  wire \syncstages_ff_reg[2]_9 ;
  wire vid_phy_axi4lite_aclk;
  wire [7:0]vid_phy_axi4lite_araddr;
  wire vid_phy_axi4lite_aresetn;
  wire vid_phy_axi4lite_arready;
  wire vid_phy_axi4lite_arvalid;
  wire [7:0]vid_phy_axi4lite_awaddr;
  wire vid_phy_axi4lite_awready;
  wire vid_phy_axi4lite_awvalid;
  wire vid_phy_axi4lite_bready;
  wire vid_phy_axi4lite_bvalid;
  wire [31:0]vid_phy_axi4lite_rdata;
  wire vid_phy_axi4lite_rready;
  wire vid_phy_axi4lite_rvalid;
  wire [31:0]vid_phy_axi4lite_wdata;
  wire vid_phy_axi4lite_wready;
  wire vid_phy_axi4lite_wvalid;
  wire [0:0]vid_phy_status_sb_tx_tdata;
  wire wr_en_2_idr;
  wire wr_en_2_ier;
  wire wr_en_2_isr;

  LUT6 #(
    .INIT(64'hFFFFFFBF00000040)) 
    DRP_Rsp_Rd_Toggle_i_1
       (.I0(DRP_Rsp_Rd_Toggle_i_2__2_n_0),
        .I1(drp_rsp_read0__0),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(DRP_Rsp_Rd_Toggle_i_4_n_0),
        .I4(p_1_in),
        .I5(DRP_Rsp_Rd_Toggle_reg_6),
        .O(DRP_Rsp_Rd_Toggle_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFBF00000040)) 
    DRP_Rsp_Rd_Toggle_i_1__0
       (.I0(DRP_Rsp_Rd_Toggle_i_2__3_n_0),
        .I1(drp_rsp_read0__0),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(DRP_Rsp_Rd_Toggle_i_3__3_n_0),
        .I4(p_1_in),
        .I5(DRP_Rsp_Rd_Toggle_reg_7),
        .O(DRP_Rsp_Rd_Toggle_reg_1));
  LUT6 #(
    .INIT(64'hFFFFFFFD00000002)) 
    DRP_Rsp_Rd_Toggle_i_1__1
       (.I0(drp_rsp_read0__0),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(DRP_Rsp_Rd_Toggle_i_2__4_n_0),
        .I3(DRP_Rsp_Rd_Toggle_i_3__0_n_0),
        .I4(p_1_in),
        .I5(DRP_Rsp_Rd_Toggle_reg_8),
        .O(DRP_Rsp_Rd_Toggle_reg_2));
  LUT6 #(
    .INIT(64'hFFFFFFF700000008)) 
    DRP_Rsp_Rd_Toggle_i_1__2
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(drp_rsp_read0__0),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Rsp_Rd_Toggle_i_3__1_n_0),
        .I4(p_1_in),
        .I5(DRP_Rsp_Rd_Toggle_reg_9),
        .O(DRP_Rsp_Rd_Toggle_reg_3));
  LUT6 #(
    .INIT(64'hFFFFFFF700000008)) 
    DRP_Rsp_Rd_Toggle_i_1__3
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(drp_rsp_read0__0),
        .I2(DRP_Rsp_Rd_Toggle_i_2_n_0),
        .I3(DRP_Rsp_Rd_Toggle_i_3__2_n_0),
        .I4(p_1_in),
        .I5(DRP_Rsp_Rd_Toggle_reg_10),
        .O(DRP_Rsp_Rd_Toggle_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFF700000008)) 
    DRP_Rsp_Rd_Toggle_i_1__4
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(drp_rsp_read0__0),
        .I2(DRP_Rsp_Rd_Toggle_i_2__0_n_0),
        .I3(DRP_Rsp_Rd_Toggle_i_2__1_n_0),
        .I4(p_1_in),
        .I5(DRP_Rsp_Rd_Toggle_reg_11),
        .O(DRP_Rsp_Rd_Toggle_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT2 #(
    .INIT(4'h7)) 
    DRP_Rsp_Rd_Toggle_i_2
       (.I0(DRP_Rsp_Rd_Toggle_reg),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .O(DRP_Rsp_Rd_Toggle_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT2 #(
    .INIT(4'h7)) 
    DRP_Rsp_Rd_Toggle_i_2__0
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .O(DRP_Rsp_Rd_Toggle_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    DRP_Rsp_Rd_Toggle_i_2__1
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT2 #(
    .INIT(4'h7)) 
    DRP_Rsp_Rd_Toggle_i_2__2
       (.I0(\axi_araddr_reg_n_0_[8] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT2 #(
    .INIT(4'h7)) 
    DRP_Rsp_Rd_Toggle_i_2__3
       (.I0(\axi_araddr_reg_n_0_[8] ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT2 #(
    .INIT(4'h7)) 
    DRP_Rsp_Rd_Toggle_i_2__4
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .O(DRP_Rsp_Rd_Toggle_i_2__4_n_0));
  LUT6 #(
    .INIT(64'hF404000000000000)) 
    DRP_Rsp_Rd_Toggle_i_3
       (.I0(DRP_Rsp_Rd_Toggle_i_5_n_0),
        .I1(\axi_rdata[16]_i_4_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_i_6_n_0),
        .I3(DRP_Rsp_Rd_Toggle_i_7_n_0),
        .I4(vid_phy_axi4lite_rvalid),
        .I5(vid_phy_axi4lite_rready),
        .O(drp_rsp_read0__0));
  (* SOFT_HLUTNM = "soft_lutpair531" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    DRP_Rsp_Rd_Toggle_i_3__0
       (.I0(DRP_Rsp_Rd_Toggle_reg),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    DRP_Rsp_Rd_Toggle_i_3__1
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_3__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    DRP_Rsp_Rd_Toggle_i_3__2
       (.I0(\axi_araddr_reg_n_0_[5] ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_3__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair529" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    DRP_Rsp_Rd_Toggle_i_3__3
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_3__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair530" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    DRP_Rsp_Rd_Toggle_i_4
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair532" *) 
  LUT3 #(
    .INIT(8'h5D)) 
    DRP_Rsp_Rd_Toggle_i_5
       (.I0(\axi_araddr_reg_n_0_[7] ),
        .I1(\axi_araddr_reg_n_0_[5] ),
        .I2(p_1_in),
        .O(DRP_Rsp_Rd_Toggle_i_5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    DRP_Rsp_Rd_Toggle_i_6
       (.I0(p_1_in),
        .I1(\axi_araddr_reg_n_0_[7] ),
        .O(DRP_Rsp_Rd_Toggle_i_6_n_0));
  LUT6 #(
    .INIT(64'h0505F4040000F404)) 
    DRP_Rsp_Rd_Toggle_i_7
       (.I0(\axi_araddr_reg_n_0_[7] ),
        .I1(\axi_rdata[16]_i_5_n_0 ),
        .I2(\axi_araddr_reg_n_0_[5] ),
        .I3(\axi_rdata[16]_i_6_n_0 ),
        .I4(p_1_in),
        .I5(\axi_rdata[16]_i_3_n_0 ),
        .O(DRP_Rsp_Rd_Toggle_i_7_n_0));
  LUT6 #(
    .INIT(64'hF7FFF700F700F700)) 
    aw_en_i_1
       (.I0(vid_phy_axi4lite_wvalid),
        .I1(vid_phy_axi4lite_awvalid),
        .I2(vid_phy_axi4lite_awready),
        .I3(aw_en_reg_n_0),
        .I4(vid_phy_axi4lite_bready),
        .I5(vid_phy_axi4lite_bvalid),
        .O(aw_en_i_1_n_0));
  FDSE aw_en_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(aw_en_i_1_n_0),
        .Q(aw_en_reg_n_0),
        .S(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg_n_0_[2] ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__0 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__0_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[2]" *) 
  FDRE \axi_araddr_reg[2]_rep__1 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[0]),
        .Q(\axi_araddr_reg[2]_rep__1_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(\axi_araddr_reg_n_0_[3] ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(DRP_Rsp_Rd_Toggle_reg),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__0 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__0_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[3]" *) 
  FDRE \axi_araddr_reg[3]_rep__1 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[1]),
        .Q(\axi_araddr_reg[3]_rep__1_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[2]),
        .Q(\axi_araddr_reg_n_0_[4] ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[2]),
        .Q(\axi_araddr_reg[4]_rep_n_0 ),
        .R(p_0_in));
  (* ORIG_CELL_NAME = "axi_araddr_reg[4]" *) 
  FDRE \axi_araddr_reg[4]_rep__0 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[2]),
        .Q(\axi_araddr_reg[4]_rep__0_n_0 ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[3]),
        .Q(\axi_araddr_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[4]),
        .Q(\axi_araddr_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[5]),
        .Q(\axi_araddr_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[6]),
        .Q(\axi_araddr_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \axi_araddr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(axi_arready0),
        .D(vid_phy_axi4lite_araddr[7]),
        .Q(p_1_in),
        .R(p_0_in));
  LUT2 #(
    .INIT(4'h2)) 
    axi_arready_i_1
       (.I0(vid_phy_axi4lite_arvalid),
        .I1(vid_phy_axi4lite_arready),
        .O(axi_arready0));
  FDRE axi_arready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_arready0),
        .Q(vid_phy_axi4lite_arready),
        .R(p_0_in));
  LUT3 #(
    .INIT(8'h08)) 
    \axi_awaddr[9]_i_1 
       (.I0(vid_phy_axi4lite_wvalid),
        .I1(vid_phy_axi4lite_awvalid),
        .I2(vid_phy_axi4lite_awready),
        .O(p_9_in));
  FDRE \axi_awaddr_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[0]),
        .Q(sel0[0]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[1]),
        .Q(sel0[1]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[2]),
        .Q(sel0[2]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[3]),
        .Q(sel0[3]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[4]),
        .Q(sel0[4]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[5]),
        .Q(sel0[5]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[6]),
        .Q(sel0[6]),
        .R(p_0_in));
  FDRE \axi_awaddr_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_9_in),
        .D(vid_phy_axi4lite_awaddr[7]),
        .Q(sel0[7]),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    axi_awready_i_2
       (.I0(aw_en_reg_n_0),
        .I1(vid_phy_axi4lite_awready),
        .I2(vid_phy_axi4lite_awvalid),
        .I3(vid_phy_axi4lite_wvalid),
        .O(axi_awready0));
  FDRE axi_awready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_awready0),
        .Q(vid_phy_axi4lite_awready),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000FFFF80008000)) 
    axi_bvalid_i_1
       (.I0(vid_phy_axi4lite_wvalid),
        .I1(vid_phy_axi4lite_awvalid),
        .I2(vid_phy_axi4lite_wready),
        .I3(vid_phy_axi4lite_awready),
        .I4(vid_phy_axi4lite_bready),
        .I5(vid_phy_axi4lite_bvalid),
        .O(axi_bvalid_i_1_n_0));
  FDRE axi_bvalid_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_bvalid_i_1_n_0),
        .Q(vid_phy_axi4lite_bvalid),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[0]_i_12 
       (.I0(\axi_rdata[0]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[0]_i_15 
       (.I0(gtwiz_userclk_tx_active_sync_reg[0]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[0] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[0]_i_26_n_0 ),
        .O(\axi_rdata[0]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT5 #(
    .INIT(32'h30773044)) 
    \axi_rdata[0]_i_16 
       (.I0(clk_tx_freq_lock_reg_0),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[0] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(i_reg_clkdet_run),
        .O(\axi_rdata[0]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[0]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [0]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [0]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(p_2_in[0]),
        .O(\axi_rdata[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_18 
       (.I0(\slv_reg_0x10C_reg_n_0_[0] ),
        .I1(\syncstages_ff_reg[2]_5 ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(i_in_meta_reg[0]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\slv_reg_0x100_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[0] ),
        .I1(\DRP_Config_Reg_reg[31] [0]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [0]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [0]),
        .O(\axi_rdata[0]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[0]_i_20 
       (.I0(DRP_Status_b0gt1[0]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(DRP_Status_b0gt2[0]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(DRP_Status_b0gt0[0]),
        .O(\axi_rdata[0]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_21 
       (.I0(\syncstages_ff_reg[0][3] [2]),
        .I1(\slv_reg_0x14_reg_n_0_[0] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2]_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(rst_in_out_reg[0]),
        .O(\axi_rdata[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_22 
       (.I0(\clk_rx_freq_reg[28] [0]),
        .I1(\syncstages_ff_reg[0][3] [0]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(dest_out),
        .O(\axi_rdata[0]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[0]_i_23 
       (.I0(\slv_reg_0x3C_reg_n_0_[0] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(i_in_meta_reg_0[0]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_24 
       (.I0(\syncstages_ff_reg[0][17] [0]),
        .I1(DRP_Status_common[0]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [0]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [0]),
        .O(\axi_rdata[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_25 
       (.I0(i_in_meta_reg_1[0]),
        .I1(\syncstages_ff_reg[0]_2 [0]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2]_2 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\slv_reg_0x70_reg_n_0_[0] ),
        .O(\axi_rdata[0]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[0]_i_26 
       (.I0(\DRP_Config_Reg_reg[31]_3 [0]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [0]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(p_3_in[0]),
        .O(\axi_rdata[0]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair493" *) 
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[0]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[0]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[0]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[0]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(i_in_meta_reg_2[0]),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[0]_i_6 
       (.I0(\axi_rdata_reg[0]_i_13_n_0 ),
        .I1(\axi_rdata_reg[0]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[0]_i_15_n_0 ),
        .O(\axi_rdata[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[0]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[0] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[0] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[0]_i_16_n_0 ),
        .O(\axi_rdata[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[0]_i_8 
       (.I0(p_223_in[32]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(p_223_in[0]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[0] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[0]_i_9 
       (.I0(gtwiz_userclk_rx_active_sync_reg[0]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[0] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[0]_i_17_n_0 ),
        .O(\axi_rdata[0]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[10]_i_12 
       (.I0(\axi_rdata[10]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[10]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[10]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[10] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[10]_i_26_n_0 ),
        .O(\axi_rdata[10]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[10]_i_16 
       (.I0(clk_rx_freq_lock_reg[5]),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[10] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[10]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[10]_i_17 
       (.I0(\slv_reg_0x144_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [10]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\syncstages_ff_reg[0]_0 [1]),
        .O(\axi_rdata[10]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_18 
       (.I0(\slv_reg_0x10C_reg_n_0_[10] ),
        .I1(\syncstages_ff_reg[2][2]_0 [1]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(i_in_meta_reg[7]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_1 [6]),
        .O(\axi_rdata[10]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[10] ),
        .I1(\DRP_Config_Reg_reg[31] [10]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [10]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [10]),
        .O(\axi_rdata[10]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[10]_i_20 
       (.I0(DRP_Status_b0gt1[10]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(DRP_Status_b0gt2[10]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(DRP_Status_b0gt0[10]),
        .O(\axi_rdata[10]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[10]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[10] ),
        .I1(\slv_reg_0x14_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(rst_in_out_reg[8]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[10]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[10]_i_22 
       (.I0(\slv_reg_0x2C_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x24_reg_n_0_[10] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(gtpowergood_out[1]),
        .O(\axi_rdata[10]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[10]_i_23 
       (.I0(\slv_reg_0x3C_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(i_in_meta_reg_0[5]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[10] ),
        .O(\axi_rdata[10]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_24 
       (.I0(\syncstages_ff_reg[0][17] [10]),
        .I1(DRP_Status_common[10]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [10]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [10]),
        .O(\axi_rdata[10]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[10]_i_25 
       (.I0(i_in_meta_reg_1[10]),
        .I1(\slv_reg_0x74_reg_n_0_[10] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][3]_0 [7]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[10]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[10]_i_26 
       (.I0(\slv_reg_0x124_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [10]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\syncstages_ff_reg[0]_1 [1]),
        .O(\axi_rdata[10]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[10]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[10]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[10]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[10]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(i_in_meta_reg_2[10]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[10]_i_6 
       (.I0(\axi_rdata_reg[10]_i_13_n_0 ),
        .I1(\axi_rdata_reg[10]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[10]_i_15_n_0 ),
        .O(\axi_rdata[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[10]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[10] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[10]_i_16_n_0 ),
        .O(\axi_rdata[10]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[10]_i_8 
       (.I0(\slv_reg_0x30C_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(p_223_in[10]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[10] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[10]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[10]_i_9 
       (.I0(\slv_reg_0x154_reg_n_0_[10] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[10] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[10]_i_17_n_0 ),
        .O(\axi_rdata[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[11]_i_1 
       (.I0(\axi_rdata_reg[11]_i_2_n_0 ),
        .I1(\axi_rdata[11]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[11]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[11]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[11]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[11] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[11] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[11]_i_17_n_0 ),
        .O(\axi_rdata[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_11 
       (.I0(\slv_reg_0x10C_reg_n_0_[11] ),
        .I1(\syncstages_ff_reg[2][2]_0 [2]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(i_in_meta_reg[8]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_1 [7]),
        .O(\axi_rdata[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_12 
       (.I0(\axi_rdata[11]_i_18_n_0 ),
        .I1(\axi_rdata[11]_i_19_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_rdata[11]_i_20_n_0 ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[11]_i_21_n_0 ),
        .O(\axi_rdata[11]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[11]_i_13 
       (.I0(\axi_rdata[11]_i_22_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\slv_reg_0x2C_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[11]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[11] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[11] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[11]_i_25_n_0 ),
        .O(\axi_rdata[11]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[11]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[11] ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[11] ),
        .O(\axi_rdata[11]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[11]_i_17 
       (.I0(\slv_reg_0x144_reg_n_0_[11] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [11]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(p_2_in[11]),
        .O(\axi_rdata[11]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[11]_i_18 
       (.I0(DRP_Status_b0gt1[11]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(DRP_Status_b0gt2[11]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(DRP_Status_b0gt0[11]),
        .O(\axi_rdata[11]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[11] ),
        .I1(\DRP_Config_Reg_reg[31] [11]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [11]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [11]),
        .O(\axi_rdata[11]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[11]_i_20 
       (.I0(\slv_reg_0x1C_reg_n_0_[11] ),
        .I1(\slv_reg_0x14_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[11]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[11]_i_21 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[11]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[11]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[11] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[11] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[11] ),
        .O(\axi_rdata[11]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [11]),
        .I1(DRP_Status_common[11]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [11]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [11]),
        .O(\axi_rdata[11]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[11]_i_24 
       (.I0(i_in_meta_reg_1[11]),
        .I1(\slv_reg_0x74_reg_n_0_[11] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[2][1]_0 [0]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_0 [8]),
        .O(\axi_rdata[11]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[11]_i_25 
       (.I0(\slv_reg_0x124_reg_n_0_[11] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [11]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(p_3_in[11]),
        .O(\axi_rdata[11]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[11]_i_3 
       (.I0(\axi_rdata[11]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[11]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[11]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[11]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[11]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(i_in_meta_reg_2[11]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[11]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \axi_rdata[11]_i_5 
       (.I0(\axi_rdata[11]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[11]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_rdata[11]_i_12_n_0 ),
        .O(\axi_rdata[11]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[11]_i_6 
       (.I0(\axi_rdata[11]_i_13_n_0 ),
        .I1(\axi_rdata_reg[11]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[11]_i_15_n_0 ),
        .O(\axi_rdata[11]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[11]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[11] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(p_223_in[11]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[11] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[11]_i_8 
       (.I0(clk_tx_freq[0]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\clk_cnt_reg[23] [0]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(clk_rx_freq_lock_reg[6]),
        .O(\axi_rdata[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[11]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [0]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[11] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\axi_rdata[11]_i_16_n_0 ),
        .O(\axi_rdata[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[12]_i_1 
       (.I0(\axi_rdata_reg[12]_i_2_n_0 ),
        .I1(\axi_rdata[12]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[12]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[12]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[12]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[12] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[12] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[12]_i_17_n_0 ),
        .O(\axi_rdata[12]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_11 
       (.I0(\slv_reg_0x10C_reg_n_0_[12] ),
        .I1(\syncstages_ff_reg[2]_14 ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(i_in_meta_reg[9]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_1 [8]),
        .O(\axi_rdata[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_12 
       (.I0(\axi_rdata[12]_i_18_n_0 ),
        .I1(\axi_rdata[12]_i_19_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_rdata[12]_i_20_n_0 ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[12]_i_21_n_0 ),
        .O(\axi_rdata[12]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[12]_i_13 
       (.I0(\axi_rdata[12]_i_22_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\slv_reg_0x2C_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[12]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[12] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[12] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[12]_i_25_n_0 ),
        .O(\axi_rdata[12]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[12]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[12] ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[12] ),
        .O(\axi_rdata[12]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[12]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [9]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [12]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(data43[12]),
        .O(\axi_rdata[12]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[12]_i_18 
       (.I0(DRP_Status_b0gt1[12]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(DRP_Status_b0gt2[12]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(DRP_Status_b0gt0[12]),
        .O(\axi_rdata[12]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[12] ),
        .I1(\DRP_Config_Reg_reg[31] [12]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [12]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [12]),
        .O(\axi_rdata[12]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[12]_i_20 
       (.I0(\slv_reg_0x1C_reg_n_0_[12] ),
        .I1(\slv_reg_0x14_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[12]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[12]_i_21 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[12]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[12]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[12] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[12] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[12] ),
        .O(\axi_rdata[12]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [12]),
        .I1(DRP_Status_common[12]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [12]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [12]),
        .O(\axi_rdata[12]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[12]_i_24 
       (.I0(i_in_meta_reg_1[12]),
        .I1(\slv_reg_0x74_reg_n_0_[12] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[2][1]_0 [1]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_0 [9]),
        .O(\axi_rdata[12]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[12]_i_25 
       (.I0(\DRP_Config_Reg_reg[31]_3 [9]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [12]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(data38[12]),
        .O(\axi_rdata[12]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[12]_i_3 
       (.I0(\axi_rdata[12]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[12]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[12]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[12]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(i_in_meta_reg_2[12]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \axi_rdata[12]_i_5 
       (.I0(\axi_rdata[12]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[12]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_rdata[12]_i_12_n_0 ),
        .O(\axi_rdata[12]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[12]_i_6 
       (.I0(\axi_rdata[12]_i_13_n_0 ),
        .I1(\axi_rdata_reg[12]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[12]_i_15_n_0 ),
        .O(\axi_rdata[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[12]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[12] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(p_223_in[12]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[12] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[12]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[12]_i_8 
       (.I0(clk_tx_freq[1]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\clk_cnt_reg[23] [1]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(clk_rx_freq_lock_reg[7]),
        .O(\axi_rdata[12]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[12]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [1]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[12] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\axi_rdata[12]_i_16_n_0 ),
        .O(\axi_rdata[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[13]_i_1 
       (.I0(\axi_rdata_reg[13]_i_2_n_0 ),
        .I1(\axi_rdata[13]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[13]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[13]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[13]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[13] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[13] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[13]_i_18_n_0 ),
        .O(\axi_rdata[13]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[13]_i_11 
       (.I0(\syncstages_ff_reg[0][3]_1 [9]),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x108_reg_n_0_[13] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[13] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[13]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[13]_i_13 
       (.I0(\axi_rdata[13]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[13]_i_14 
       (.I0(\axi_rdata[13]_i_22_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\slv_reg_0x2C_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[13]_i_16 
       (.I0(\slv_reg_0x134_reg_n_0_[13] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[13] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[13]_i_25_n_0 ),
        .O(\axi_rdata[13]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[13]_i_17 
       (.I0(\slv_reg_0x218_reg_n_0_[13] ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[13] ),
        .O(\axi_rdata[13]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[13]_i_18 
       (.I0(\DRP_Config_Reg_reg[31]_2 [10]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [13]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(data43[13]),
        .O(\axi_rdata[13]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[13] ),
        .I1(\DRP_Config_Reg_reg[31] [13]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [13]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [13]),
        .O(\axi_rdata[13]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[13]_i_20 
       (.I0(DRP_Status_b0gt1[13]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(DRP_Status_b0gt2[13]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(DRP_Status_b0gt0[13]),
        .O(\axi_rdata[13]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[13]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[13] ),
        .I1(\slv_reg_0x14_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[13]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[13]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[13] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[13] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [13]),
        .I1(DRP_Status_common[13]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [13]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [13]),
        .O(\axi_rdata[13]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_24 
       (.I0(i_in_meta_reg_1[13]),
        .I1(\slv_reg_0x74_reg_n_0_[13] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[2]_10 ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_0 [10]),
        .O(\axi_rdata[13]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[13]_i_25 
       (.I0(\DRP_Config_Reg_reg[31]_3 [10]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [13]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(data38[13]),
        .O(\axi_rdata[13]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[13]_i_3 
       (.I0(\axi_rdata[13]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[13]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[13]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[13]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(i_in_meta_reg_2[13]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[13]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[13]_i_5 
       (.I0(\axi_rdata[13]_i_10_n_0 ),
        .I1(\axi_rdata[13]_i_11_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata_reg[13]_i_12_n_0 ),
        .I4(\axi_araddr_reg_n_0_[6] ),
        .I5(\axi_rdata[13]_i_13_n_0 ),
        .O(\axi_rdata[13]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[13]_i_6 
       (.I0(\axi_rdata[13]_i_14_n_0 ),
        .I1(\axi_rdata_reg[13]_i_15_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[13]_i_16_n_0 ),
        .O(\axi_rdata[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[13]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[13] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(p_223_in[13]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[13] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[13]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[13]_i_8 
       (.I0(clk_tx_freq[2]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\clk_cnt_reg[23] [2]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\slv_reg_0x200_reg_n_0_[13] ),
        .O(\axi_rdata[13]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[13]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [2]),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[13] ),
        .I4(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I5(\axi_rdata[13]_i_17_n_0 ),
        .O(\axi_rdata[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[14]_i_1 
       (.I0(\axi_rdata_reg[14]_i_2_n_0 ),
        .I1(\axi_rdata[14]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[14]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[14]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[14]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[14] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x158_reg_n_0_[14] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[14]_i_18_n_0 ),
        .O(\axi_rdata[14]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[14]_i_11 
       (.I0(\syncstages_ff_reg[0][3]_1 [10]),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x108_reg_n_0_[14] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[14] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[14]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[14]_i_13 
       (.I0(\axi_rdata[14]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[14] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[14]_i_14 
       (.I0(\axi_rdata[14]_i_22_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[14] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x2C_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[14]_i_16 
       (.I0(\slv_reg_0x134_reg_n_0_[14] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x138_reg_n_0_[14] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[14]_i_25_n_0 ),
        .O(\axi_rdata[14]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair518" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[14]_i_17 
       (.I0(\slv_reg_0x218_reg_n_0_[14] ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[14] ),
        .O(\axi_rdata[14]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[14]_i_18 
       (.I0(\slv_reg_0x144_reg_n_0_[14] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [14]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(data43[14]),
        .O(\axi_rdata[14]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[14] ),
        .I1(\slv_reg_0x44_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x48_reg_n_0_[14] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x40_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[14]_i_20 
       (.I0(DRP_Status_b0gt1[14]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Status_b0gt2[14]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(DRP_Status_b0gt0[14]),
        .O(\axi_rdata[14]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[14]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[14] ),
        .I1(\slv_reg_0x14_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[14] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[14]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[14]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[14] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[14] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x30_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [14]),
        .I1(DRP_Status_common[14]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [14]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x60_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[14]_i_24 
       (.I0(i_in_meta_reg_1[14]),
        .I1(\slv_reg_0x74_reg_n_0_[14] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[0][3]_0 [11]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[14]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[14]_i_25 
       (.I0(\slv_reg_0x124_reg_n_0_[14] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [14]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(data38[14]),
        .O(\axi_rdata[14]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[14]_i_3 
       (.I0(\axi_rdata[14]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[14]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[14]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[14]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(i_in_meta_reg_2[14]),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[14]_i_5 
       (.I0(\axi_rdata[14]_i_10_n_0 ),
        .I1(\axi_rdata[14]_i_11_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata_reg[14]_i_12_n_0 ),
        .I4(\axi_araddr_reg_n_0_[6] ),
        .I5(\axi_rdata[14]_i_13_n_0 ),
        .O(\axi_rdata[14]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[14]_i_6 
       (.I0(\axi_rdata[14]_i_14_n_0 ),
        .I1(\axi_rdata_reg[14]_i_15_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[14]_i_16_n_0 ),
        .O(\axi_rdata[14]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[14]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[14] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(p_223_in[14]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x300_reg_n_0_[14] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[14]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[14]_i_8 
       (.I0(clk_tx_freq[3]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\clk_cnt_reg[23] [3]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x200_reg_n_0_[14] ),
        .O(\axi_rdata[14]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[14]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [3]),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x214_reg_n_0_[14] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_rdata[14]_i_17_n_0 ),
        .O(\axi_rdata[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[15]_i_1 
       (.I0(\axi_rdata_reg[15]_i_2_n_0 ),
        .I1(\axi_rdata[15]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[15]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[15]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[15]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[15] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x158_reg_n_0_[15] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[15]_i_18_n_0 ),
        .O(\axi_rdata[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[15]_i_11 
       (.I0(\syncstages_ff_reg[0][3]_1 [11]),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x108_reg_n_0_[15] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[15] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[15]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[15]_i_13 
       (.I0(\axi_rdata[15]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[15] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[15]_i_14 
       (.I0(\axi_rdata[15]_i_22_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[15] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x2C_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[15]_i_16 
       (.I0(\slv_reg_0x134_reg_n_0_[15] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x138_reg_n_0_[15] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[15]_i_25_n_0 ),
        .O(\axi_rdata[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[15]_i_17 
       (.I0(\slv_reg_0x218_reg_n_0_[15] ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[15] ),
        .O(\axi_rdata[15]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[15]_i_18 
       (.I0(\slv_reg_0x144_reg_n_0_[15] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [15]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(data43[15]),
        .O(\axi_rdata[15]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[15] ),
        .I1(\slv_reg_0x44_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x48_reg_n_0_[15] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x40_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[15]_i_20 
       (.I0(DRP_Status_b0gt1[15]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Status_b0gt2[15]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(DRP_Status_b0gt0[15]),
        .O(\axi_rdata[15]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[15]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[15] ),
        .I1(\slv_reg_0x14_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[15] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[15]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[15]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[15] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[15] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x30_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [15]),
        .I1(DRP_Status_common[15]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [15]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x60_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[15]_i_24 
       (.I0(i_in_meta_reg_1[15]),
        .I1(\slv_reg_0x74_reg_n_0_[15] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[15] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[15]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[15]_i_25 
       (.I0(\slv_reg_0x124_reg_n_0_[15] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [15]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(data38[15]),
        .O(\axi_rdata[15]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[15]_i_3 
       (.I0(\axi_rdata[15]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[15]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[15]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[15]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[15]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(i_in_meta_reg_2[15]),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[15]_i_5 
       (.I0(\axi_rdata[15]_i_10_n_0 ),
        .I1(\axi_rdata[15]_i_11_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata_reg[15]_i_12_n_0 ),
        .I4(\axi_araddr_reg_n_0_[6] ),
        .I5(\axi_rdata[15]_i_13_n_0 ),
        .O(\axi_rdata[15]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[15]_i_6 
       (.I0(\axi_rdata[15]_i_14_n_0 ),
        .I1(\axi_rdata_reg[15]_i_15_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[15]_i_16_n_0 ),
        .O(\axi_rdata[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[15]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[15] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(p_223_in[15]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x300_reg_n_0_[15] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[15]_i_8 
       (.I0(clk_tx_freq[4]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\clk_cnt_reg[23] [4]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x200_reg_n_0_[15] ),
        .O(\axi_rdata[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[15]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [4]),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x214_reg_n_0_[15] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_rdata[15]_i_17_n_0 ),
        .O(\axi_rdata[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[16]_i_1 
       (.I0(\axi_rdata_reg[16]_i_2_n_0 ),
        .I1(\axi_rdata[16]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[16]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out__0));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_11 
       (.I0(\slv_reg_0x10C_reg_n_0_[16] ),
        .I1(\syncstages_ff_reg[2]_18 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(i_in_meta_reg[10]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x100_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[16]_i_14 
       (.I0(\slv_reg_0x134_reg_n_0_[16] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x138_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_14_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[16]_i_15 
       (.I0(\DRP_Config_Reg_reg[31]_3 [11]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Status_Rdy_reg_0),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(data38[16]),
        .O(\axi_rdata[16]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[16]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[16] ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[16] ),
        .O(\axi_rdata[16]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[16]_i_18 
       (.I0(\DRP_Config_Reg_reg[31]_2 [11]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Status_Rdy_reg),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(data43[16]),
        .O(\axi_rdata[16]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \axi_rdata[16]_i_19 
       (.I0(\slv_reg_0x154_reg_n_0_[16] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x158_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[16]_i_24 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[16] ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[16]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[16]_i_25 
       (.I0(\slv_reg_0x1C_reg_n_0_[16] ),
        .I1(\slv_reg_0x14_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[16] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[16]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_26 
       (.I0(\slv_reg_0x4C_reg_n_0_[16] ),
        .I1(\DRP_Config_Reg_reg[31] [14]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [14]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\DRP_Config_Reg_reg[31]_1 [14]),
        .O(\axi_rdata[16]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[16]_i_27 
       (.I0(\syncstages_ff_reg[2]_15 ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\syncstages_ff_reg[2]_16 ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\syncstages_ff_reg[2]_17 ),
        .O(\axi_rdata[16]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_28 
       (.I0(\slv_reg_0x2C_reg_n_0_[16] ),
        .I1(\slv_reg_0x24_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[2] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(dest_out),
        .O(\axi_rdata[16]_i_28_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[16]_i_29 
       (.I0(\slv_reg_0x3C_reg_n_0_[16] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(i_in_meta_reg_0[6]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x30_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[16]_i_3 
       (.I0(\axi_rdata[16]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[16]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_rdata_reg[16]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[16]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_30 
       (.I0(\syncstages_ff_reg[0][17] [16]),
        .I1(\syncstages_ff_reg[2]_19 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [16]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\DRP_Config_Reg_reg[31]_4 [14]),
        .O(\axi_rdata[16]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[16]_i_31 
       (.I0(i_in_meta_reg_1[16]),
        .I1(\slv_reg_0x74_reg_n_0_[16] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[2]_2 ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x70_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_31_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[16]_i_4 
       (.I0(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x80_reg_n_0_[16] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[16]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \axi_rdata[16]_i_5 
       (.I0(\axi_rdata_reg[16]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[16]_i_11_n_0 ),
        .I3(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_rdata_reg[16]_i_12_n_0 ),
        .O(\axi_rdata[16]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h3A0A3A3A3A0A0A0A)) 
    \axi_rdata[16]_i_6 
       (.I0(\axi_rdata_reg[16]_i_13_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[16]_i_14_n_0 ),
        .I4(\axi_araddr_reg[4]_rep__0_n_0 ),
        .I5(\axi_rdata[16]_i_15_n_0 ),
        .O(\axi_rdata[16]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[16]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[16] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(p_223_in[16]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x300_reg_n_0_[16] ),
        .I5(\axi_araddr_reg[4]_rep__0_n_0 ),
        .O(\axi_rdata[16]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[16]_i_8 
       (.I0(clk_tx_freq[5]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\clk_cnt_reg[23] [5]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x200_reg_n_0_[16] ),
        .O(\axi_rdata[16]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[17]_i_1 
       (.I0(\axi_rdata_reg[17]_i_2_n_0 ),
        .I1(\axi_rdata[17]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[17]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[17]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[17]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[17] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[17] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[17]_i_17_n_0 ),
        .O(\axi_rdata[17]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_11 
       (.I0(\slv_reg_0x10C_reg_n_0_[17] ),
        .I1(\syncstages_ff_reg[2][2]_1 [0]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(i_in_meta_reg[11]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(p_178_in),
        .O(\axi_rdata[17]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_12 
       (.I0(\axi_rdata[17]_i_18_n_0 ),
        .I1(\axi_rdata[17]_i_19_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_rdata[17]_i_20_n_0 ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[17]_i_21_n_0 ),
        .O(\axi_rdata[17]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[17]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[17] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[17] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[17]_i_26_n_0 ),
        .O(\axi_rdata[17]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[17]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[17] ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[17] ),
        .O(\axi_rdata[17]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[17]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [12]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [16]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(data43[17]),
        .O(\axi_rdata[17]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[17]_i_18 
       (.I0(DRP_Status_b0gt1[16]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(DRP_Status_b0gt2[16]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(DRP_Status_b0gt0[16]),
        .O(\axi_rdata[17]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[17] ),
        .I1(\DRP_Config_Reg_reg[31] [15]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [15]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [15]),
        .O(\axi_rdata[17]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[17]_i_20 
       (.I0(\slv_reg_0x1C_reg_n_0_[17] ),
        .I1(\slv_reg_0x14_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[17]_i_20_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT3 #(
    .INIT(8'h83)) 
    \axi_rdata[17]_i_21 
       (.I0(\slv_reg_0xC_reg_n_0_[17] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[17]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_22 
       (.I0(\slv_reg_0x2C_reg_n_0_[17] ),
        .I1(\slv_reg_0x24_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2]_20 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\syncstages_ff_reg[2]_21 ),
        .O(\axi_rdata[17]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[17]_i_23 
       (.I0(\slv_reg_0x3C_reg_n_0_[17] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(i_in_meta_reg_0[7]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[17]_i_24 
       (.I0(\syncstages_ff_reg[0][17] [17]),
        .I1(DRP_Status_common[16]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [17]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [15]),
        .O(\axi_rdata[17]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[17]_i_25 
       (.I0(i_in_meta_reg_1[17]),
        .I1(\slv_reg_0x74_reg_n_0_[17] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[0][3]_0 [12]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[17]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[17]_i_26 
       (.I0(\DRP_Config_Reg_reg[31]_3 [12]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [16]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(data38[17]),
        .O(\axi_rdata[17]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[17]_i_3 
       (.I0(\axi_rdata[17]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[17]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[17]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[17]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[17]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[17] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[17]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \axi_rdata[17]_i_5 
       (.I0(\axi_rdata[17]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[17]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_rdata[17]_i_12_n_0 ),
        .O(\axi_rdata[17]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[17]_i_6 
       (.I0(\axi_rdata_reg[17]_i_13_n_0 ),
        .I1(\axi_rdata_reg[17]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[17]_i_15_n_0 ),
        .O(\axi_rdata[17]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[17]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[17] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(p_223_in[17]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[17] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[17]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[17]_i_8 
       (.I0(clk_tx_freq[6]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\clk_cnt_reg[23] [6]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\slv_reg_0x200_reg_n_0_[17] ),
        .O(\axi_rdata[17]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[17]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [5]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[17] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\axi_rdata[17]_i_16_n_0 ),
        .O(\axi_rdata[17]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[18]_i_1 
       (.I0(\axi_rdata_reg[18]_i_2_n_0 ),
        .I1(\axi_rdata[18]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[18]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[18]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[18]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[18] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x158_reg_n_0_[18] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[18]_i_17_n_0 ),
        .O(\axi_rdata[18]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_11 
       (.I0(\slv_reg_0x10C_reg_n_0_[18] ),
        .I1(\syncstages_ff_reg[2][2]_1 [1]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(i_in_meta_reg[12]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\syncstages_ff_reg[0][3]_1 [12]),
        .O(\axi_rdata[18]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[18]_i_12 
       (.I0(\axi_rdata[18]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[18]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[18]_i_20_n_0 ),
        .O(\axi_rdata[18]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[18]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[18] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x138_reg_n_0_[18] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[18]_i_25_n_0 ),
        .O(\axi_rdata[18]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[18]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[18] ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[18] ),
        .O(\axi_rdata[18]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[18]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [13]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(data43[18]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[18]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[18]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[18] ),
        .I1(\DRP_Config_Reg_reg[31] [16]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [16]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\DRP_Config_Reg_reg[31]_1 [16]),
        .O(\axi_rdata[18]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[18]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[18] ),
        .I1(\slv_reg_0x14_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[18] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[18]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[18]_i_20 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[18] ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[18]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[18]_i_21 
       (.I0(\slv_reg_0x2C_reg_n_0_[18] ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x24_reg_n_0_[18] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(gtpowergood_out[2]),
        .O(\axi_rdata[18]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[18]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[18] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(i_in_meta_reg_0[8]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x30_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[18]_i_23 
       (.I0(\slv_reg_0x6C_reg_n_0_[18] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x68_reg_n_0_[18] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\DRP_Config_Reg_reg[31]_4 [16]),
        .O(\axi_rdata[18]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[18]_i_24 
       (.I0(i_in_meta_reg_1[18]),
        .I1(\slv_reg_0x74_reg_n_0_[18] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[0][3]_0 [13]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[18]_i_24_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair528" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[18]_i_25 
       (.I0(\DRP_Config_Reg_reg[31]_3 [13]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(data38[18]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[18]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[18]_i_3 
       (.I0(\axi_rdata[18]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[18]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[18]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[18]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[18]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x80_reg_n_0_[18] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[18]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \axi_rdata[18]_i_5 
       (.I0(\axi_rdata[18]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[18]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_rdata[18]_i_12_n_0 ),
        .O(\axi_rdata[18]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[18]_i_6 
       (.I0(\axi_rdata_reg[18]_i_13_n_0 ),
        .I1(\axi_rdata_reg[18]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[18]_i_15_n_0 ),
        .O(\axi_rdata[18]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[18]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[18] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(p_223_in[18]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x300_reg_n_0_[18] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[18]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[18]_i_8 
       (.I0(clk_tx_freq[7]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\clk_cnt_reg[23] [7]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x200_reg_n_0_[18] ),
        .O(\axi_rdata[18]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[18]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [6]),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x214_reg_n_0_[18] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_rdata[18]_i_16_n_0 ),
        .O(\axi_rdata[18]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[19]_i_1 
       (.I0(\axi_rdata_reg[19]_i_2_n_0 ),
        .I1(\axi_rdata[19]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[19]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[19]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[19]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[19] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x158_reg_n_0_[19] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[19]_i_17_n_0 ),
        .O(\axi_rdata[19]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_11 
       (.I0(\slv_reg_0x10C_reg_n_0_[19] ),
        .I1(\syncstages_ff_reg[2][2]_1 [2]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(i_in_meta_reg[13]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\syncstages_ff_reg[0][3]_1 [13]),
        .O(\axi_rdata[19]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[19]_i_12 
       (.I0(\axi_rdata[19]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[19]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[19]_i_20_n_0 ),
        .O(\axi_rdata[19]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[19]_i_13 
       (.I0(\axi_rdata[19]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[19] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x2C_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[19]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[19] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x138_reg_n_0_[19] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[19]_i_24_n_0 ),
        .O(\axi_rdata[19]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[19]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[19] ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[19] ),
        .O(\axi_rdata[19]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[19]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [14]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(data43[19]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[19]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[19] ),
        .I1(\DRP_Config_Reg_reg[31] [17]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [17]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\DRP_Config_Reg_reg[31]_1 [17]),
        .O(\axi_rdata[19]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[19]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[19] ),
        .I1(\slv_reg_0x14_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[19] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[19]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[19]_i_20 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[19] ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[19]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[19]_i_21 
       (.I0(\slv_reg_0x3C_reg_n_0_[19] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[19] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x30_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[19]_i_22 
       (.I0(\slv_reg_0x6C_reg_n_0_[19] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x68_reg_n_0_[19] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\DRP_Config_Reg_reg[31]_4 [17]),
        .O(\axi_rdata[19]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[19]_i_23 
       (.I0(i_in_meta_reg_1[19]),
        .I1(\slv_reg_0x74_reg_n_0_[19] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[2][1]_1 [0]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\syncstages_ff_reg[0][3]_0 [14]),
        .O(\axi_rdata[19]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[19]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [14]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(data38[19]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[19]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[19]_i_3 
       (.I0(\axi_rdata[19]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[19]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[19]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[19]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[19]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x80_reg_n_0_[19] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[19]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \axi_rdata[19]_i_5 
       (.I0(\axi_rdata[19]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[19]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_rdata[19]_i_12_n_0 ),
        .O(\axi_rdata[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[19]_i_6 
       (.I0(\axi_rdata[19]_i_13_n_0 ),
        .I1(\axi_rdata_reg[19]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[19]_i_15_n_0 ),
        .O(\axi_rdata[19]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[19]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[19] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(p_223_in[19]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x300_reg_n_0_[19] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[19]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[19]_i_8 
       (.I0(clk_tx_freq[8]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\clk_cnt_reg[23] [8]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x200_reg_n_0_[19] ),
        .O(\axi_rdata[19]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[19]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [7]),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x214_reg_n_0_[19] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_rdata[19]_i_16_n_0 ),
        .O(\axi_rdata[19]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[1]_i_12 
       (.I0(\axi_rdata[1]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[1]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[1]_i_15 
       (.I0(gtwiz_userclk_tx_active_sync_reg[1]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[1] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[1]_i_26_n_0 ),
        .O(\axi_rdata[1]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30773044)) 
    \axi_rdata[1]_i_16 
       (.I0(clk_rx_freq_lock),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[1] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(clkdet_ctrl_tx_tmr_clr_del_reg),
        .O(\axi_rdata[1]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[1]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [1]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [1]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\syncstages_ff_reg[0]_0 [0]),
        .O(\axi_rdata[1]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_18 
       (.I0(\slv_reg_0x10C_reg_n_0_[1] ),
        .I1(\syncstages_ff_reg[2][2] [0]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(i_in_meta_reg[1]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(p_168_in),
        .O(\axi_rdata[1]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[1] ),
        .I1(\DRP_Config_Reg_reg[31] [1]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [1]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [1]),
        .O(\axi_rdata[1]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[1]_i_20 
       (.I0(DRP_Status_b0gt1[1]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(DRP_Status_b0gt2[1]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(DRP_Status_b0gt0[1]),
        .O(\axi_rdata[1]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[1] ),
        .I1(\slv_reg_0x14_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2]_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(rst_in_out_reg[1]),
        .O(\axi_rdata[1]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_22 
       (.I0(\clk_rx_freq_reg[28] [1]),
        .I1(\slv_reg_0x24_reg_n_0_[1] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2]_6 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\syncstages_ff_reg[2]_7 ),
        .O(\axi_rdata[1]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[1]_i_23 
       (.I0(\slv_reg_0x3C_reg_n_0_[1] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(i_in_meta_reg_0[1]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\DRP_Status_Reg_reg[15] [0]),
        .O(\axi_rdata[1]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_24 
       (.I0(\syncstages_ff_reg[0][17] [1]),
        .I1(DRP_Status_common[1]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [1]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [1]),
        .O(\axi_rdata[1]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[1]_i_25 
       (.I0(i_in_meta_reg_1[1]),
        .I1(\syncstages_ff_reg[0]_2 [1]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[0][3]_0 [0]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[1]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[1]_i_26 
       (.I0(\DRP_Config_Reg_reg[31]_3 [1]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [1]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\syncstages_ff_reg[0]_1 [0]),
        .O(\axi_rdata[1]_i_26_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair494" *) 
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[1]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[1]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[1]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[1]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(i_in_meta_reg_2[1]),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[1]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[1]_i_6 
       (.I0(\axi_rdata_reg[1]_i_13_n_0 ),
        .I1(\axi_rdata_reg[1]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[1]_i_15_n_0 ),
        .O(\axi_rdata[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[1]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[1] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[1] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[1]_i_16_n_0 ),
        .O(\axi_rdata[1]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[1]_i_8 
       (.I0(p_223_in[33]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(p_223_in[1]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[1] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[1]_i_9 
       (.I0(gtwiz_userclk_rx_active_sync_reg[1]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[1] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[1]_i_17_n_0 ),
        .O(\axi_rdata[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[20]_i_1 
       (.I0(\axi_rdata_reg[20]_i_2_n_0 ),
        .I1(\axi_rdata[20]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[20]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[20]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[20]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[20] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x158_reg_n_0_[20] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[20]_i_17_n_0 ),
        .O(\axi_rdata[20]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_11 
       (.I0(\slv_reg_0x10C_reg_n_0_[20] ),
        .I1(\syncstages_ff_reg[2]_22 ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(i_in_meta_reg[14]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\syncstages_ff_reg[0][3]_1 [14]),
        .O(\axi_rdata[20]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[20]_i_12 
       (.I0(\axi_rdata[20]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[20]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[20]_i_20_n_0 ),
        .O(\axi_rdata[20]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[20]_i_13 
       (.I0(\axi_rdata[20]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[20] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x2C_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[20]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[20] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x138_reg_n_0_[20] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[20]_i_24_n_0 ),
        .O(\axi_rdata[20]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[20]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[20] ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[20] ),
        .O(\axi_rdata[20]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[20]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [15]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(data43[20]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[20]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[20] ),
        .I1(\DRP_Config_Reg_reg[31] [18]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [18]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\DRP_Config_Reg_reg[31]_1 [18]),
        .O(\axi_rdata[20]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[20]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[20] ),
        .I1(\slv_reg_0x14_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[20] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[20]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair523" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[20]_i_20 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[20] ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[20]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[20]_i_21 
       (.I0(\slv_reg_0x3C_reg_n_0_[20] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[20] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x30_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[20]_i_22 
       (.I0(\slv_reg_0x6C_reg_n_0_[20] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x68_reg_n_0_[20] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\DRP_Config_Reg_reg[31]_4 [18]),
        .O(\axi_rdata[20]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[20]_i_23 
       (.I0(i_in_meta_reg_1[20]),
        .I1(\slv_reg_0x74_reg_n_0_[20] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[2][1]_1 [1]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\syncstages_ff_reg[0][3]_0 [15]),
        .O(\axi_rdata[20]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[20]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [15]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(data38[20]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[20]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[20]_i_3 
       (.I0(\axi_rdata[20]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[20]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[20]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[20]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[20]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x80_reg_n_0_[20] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[20]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \axi_rdata[20]_i_5 
       (.I0(\axi_rdata[20]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[20]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_rdata[20]_i_12_n_0 ),
        .O(\axi_rdata[20]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[20]_i_6 
       (.I0(\axi_rdata[20]_i_13_n_0 ),
        .I1(\axi_rdata_reg[20]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[20]_i_15_n_0 ),
        .O(\axi_rdata[20]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[20]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[20] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(p_223_in[20]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x300_reg_n_0_[20] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[20]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[20]_i_8 
       (.I0(clk_tx_freq[9]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\clk_cnt_reg[23] [9]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x200_reg_n_0_[20] ),
        .O(\axi_rdata[20]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[20]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [8]),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x214_reg_n_0_[20] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_rdata[20]_i_16_n_0 ),
        .O(\axi_rdata[20]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[21]_i_1 
       (.I0(\axi_rdata_reg[21]_i_2_n_0 ),
        .I1(\axi_rdata[21]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[21]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[21]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[21]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[21] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x158_reg_n_0_[21] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[21]_i_17_n_0 ),
        .O(\axi_rdata[21]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[21]_i_11 
       (.I0(\syncstages_ff_reg[0][3]_1 [15]),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x108_reg_n_0_[21] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[21] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[21]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[21]_i_12 
       (.I0(\axi_rdata[21]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[21]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[21]_i_20_n_0 ),
        .O(\axi_rdata[21]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[21]_i_13 
       (.I0(\axi_rdata[21]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[21] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x2C_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[21]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[21] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x138_reg_n_0_[21] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[21]_i_24_n_0 ),
        .O(\axi_rdata[21]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[21]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[21] ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[21] ),
        .O(\axi_rdata[21]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair524" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[21]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [16]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(data43[21]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[21]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[21] ),
        .I1(\DRP_Config_Reg_reg[31] [19]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [19]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\DRP_Config_Reg_reg[31]_1 [19]),
        .O(\axi_rdata[21]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[21]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[21] ),
        .I1(\slv_reg_0x14_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[21] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[21]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair522" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[21]_i_20 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[21] ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[21]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[21]_i_21 
       (.I0(\slv_reg_0x3C_reg_n_0_[21] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[21] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x30_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[21]_i_22 
       (.I0(\slv_reg_0x6C_reg_n_0_[21] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x68_reg_n_0_[21] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\DRP_Config_Reg_reg[31]_4 [19]),
        .O(\axi_rdata[21]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[21]_i_23 
       (.I0(i_in_meta_reg_1[21]),
        .I1(\slv_reg_0x74_reg_n_0_[21] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[2]_10 ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\syncstages_ff_reg[0][3]_0 [16]),
        .O(\axi_rdata[21]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[21]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [16]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(data38[21]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[21]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[21]_i_3 
       (.I0(\axi_rdata[21]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[21]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[21]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[21]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[21]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x80_reg_n_0_[21] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[21]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[21]_i_5 
       (.I0(\axi_rdata[21]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[21]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[21]_i_12_n_0 ),
        .O(\axi_rdata[21]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[21]_i_6 
       (.I0(\axi_rdata[21]_i_13_n_0 ),
        .I1(\axi_rdata_reg[21]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[21]_i_15_n_0 ),
        .O(\axi_rdata[21]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[21]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[21] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(p_223_in[21]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x300_reg_n_0_[21] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[21]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[21]_i_8 
       (.I0(clk_tx_freq[10]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\clk_cnt_reg[23] [10]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x200_reg_n_0_[21] ),
        .O(\axi_rdata[21]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[21]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [9]),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x214_reg_n_0_[21] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_rdata[21]_i_16_n_0 ),
        .O(\axi_rdata[21]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[22]_i_1 
       (.I0(\axi_rdata_reg[22]_i_2_n_0 ),
        .I1(\axi_rdata[22]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[22]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[22]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[22]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[22] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x158_reg_n_0_[22] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[22]_i_17_n_0 ),
        .O(\axi_rdata[22]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[22]_i_11 
       (.I0(\syncstages_ff_reg[0][3]_1 [16]),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x108_reg_n_0_[22] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[22] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[22]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[22]_i_12 
       (.I0(\axi_rdata[22]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[22]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[22]_i_20_n_0 ),
        .O(\axi_rdata[22]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[22]_i_13 
       (.I0(\axi_rdata[22]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[22] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x2C_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[22]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[22] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x138_reg_n_0_[22] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[22]_i_24_n_0 ),
        .O(\axi_rdata[22]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[22]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[22] ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[22] ),
        .O(\axi_rdata[22]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair525" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[22]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [17]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(data43[22]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[22]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[22]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[22] ),
        .I1(\DRP_Config_Reg_reg[31] [20]),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [20]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\DRP_Config_Reg_reg[31]_1 [20]),
        .O(\axi_rdata[22]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[22]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[22] ),
        .I1(\slv_reg_0x14_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[22] ),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[22]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair520" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[22]_i_20 
       (.I0(\axi_araddr_reg[2]_rep_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[22] ),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[22]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[22]_i_21 
       (.I0(\slv_reg_0x3C_reg_n_0_[22] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[22] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x30_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[22]_i_22 
       (.I0(\slv_reg_0x6C_reg_n_0_[22] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(\slv_reg_0x68_reg_n_0_[22] ),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\DRP_Config_Reg_reg[31]_4 [20]),
        .O(\axi_rdata[22]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[22]_i_23 
       (.I0(i_in_meta_reg_1[22]),
        .I1(\slv_reg_0x74_reg_n_0_[22] ),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\syncstages_ff_reg[0][3]_0 [17]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[22]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[22]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [17]),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(data38[22]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .O(\axi_rdata[22]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[22]_i_3 
       (.I0(\axi_rdata[22]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[22]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[22]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[22]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[22]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(DRP_Rsp_Rd_Toggle_reg),
        .I2(\slv_reg_0x80_reg_n_0_[22] ),
        .I3(\axi_araddr_reg[2]_rep_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[22]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[22]_i_5 
       (.I0(\axi_rdata[22]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[22]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[22]_i_12_n_0 ),
        .O(\axi_rdata[22]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[22]_i_6 
       (.I0(\axi_rdata[22]_i_13_n_0 ),
        .I1(\axi_rdata_reg[22]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[22]_i_15_n_0 ),
        .O(\axi_rdata[22]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[22]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[22] ),
        .I1(\axi_araddr_reg[2]_rep_n_0 ),
        .I2(p_223_in[22]),
        .I3(DRP_Rsp_Rd_Toggle_reg),
        .I4(\slv_reg_0x300_reg_n_0_[22] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[22]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[22]_i_8 
       (.I0(clk_tx_freq[11]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep_n_0 ),
        .I3(\clk_cnt_reg[23] [11]),
        .I4(DRP_Rsp_Rd_Toggle_reg),
        .I5(\slv_reg_0x200_reg_n_0_[22] ),
        .O(\axi_rdata[22]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[22]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [10]),
        .I2(DRP_Rsp_Rd_Toggle_reg),
        .I3(\slv_reg_0x214_reg_n_0_[22] ),
        .I4(\axi_araddr_reg[2]_rep_n_0 ),
        .I5(\axi_rdata[22]_i_16_n_0 ),
        .O(\axi_rdata[22]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[23]_i_1 
       (.I0(\axi_rdata_reg[23]_i_2_n_0 ),
        .I1(\axi_rdata[23]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[23]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[23]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[23]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[23] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x158_reg_n_0_[23] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[23]_i_17_n_0 ),
        .O(\axi_rdata[23]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[23]_i_11 
       (.I0(\syncstages_ff_reg[0][3]_1 [17]),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x108_reg_n_0_[23] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\slv_reg_0x10C_reg_n_0_[23] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[23]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[23]_i_12 
       (.I0(\axi_rdata[23]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[23]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[23]_i_20_n_0 ),
        .O(\axi_rdata[23]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[23]_i_13 
       (.I0(\axi_rdata[23]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x24_reg_n_0_[23] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x2C_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[23]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[23] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x138_reg_n_0_[23] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[23]_i_24_n_0 ),
        .O(\axi_rdata[23]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[23]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[23] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[23] ),
        .O(\axi_rdata[23]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[23]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [18]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data43[23]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[23]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[23]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[23] ),
        .I1(\DRP_Config_Reg_reg[31] [21]),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\DRP_Config_Reg_reg[31]_0 [21]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\DRP_Config_Reg_reg[31]_1 [21]),
        .O(\axi_rdata[23]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[23]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[23] ),
        .I1(\slv_reg_0x14_reg_n_0_[23] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x10_reg_n_0_[23] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[23]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[23]_i_20 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\slv_reg_0xC_reg_n_0_[23] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[23]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[23]_i_21 
       (.I0(\slv_reg_0x3C_reg_n_0_[23] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x38_reg_n_0_[23] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x30_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[23]_i_22 
       (.I0(\slv_reg_0x6C_reg_n_0_[23] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x68_reg_n_0_[23] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\DRP_Config_Reg_reg[31]_4 [21]),
        .O(\axi_rdata[23]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[23]_i_23 
       (.I0(i_in_meta_reg_1[23]),
        .I1(\slv_reg_0x74_reg_n_0_[23] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x70_reg_n_0_[23] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[23]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[23]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [18]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data38[23]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[23]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[23]_i_3 
       (.I0(\axi_rdata[23]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[23]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[23]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[23]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x80_reg_n_0_[23] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[23]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[23]_i_5 
       (.I0(\axi_rdata[23]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[23]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[23]_i_12_n_0 ),
        .O(\axi_rdata[23]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[23]_i_6 
       (.I0(\axi_rdata[23]_i_13_n_0 ),
        .I1(\axi_rdata_reg[23]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[23]_i_15_n_0 ),
        .O(\axi_rdata[23]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[23]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[23] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(p_223_in[23]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x300_reg_n_0_[23] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[23]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[23]_i_8 
       (.I0(clk_tx_freq[12]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\clk_cnt_reg[23] [12]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x200_reg_n_0_[23] ),
        .O(\axi_rdata[23]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[23]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [11]),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x214_reg_n_0_[23] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(\axi_rdata[23]_i_16_n_0 ),
        .O(\axi_rdata[23]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[24]_i_1 
       (.I0(\axi_rdata_reg[24]_i_2_n_0 ),
        .I1(\axi_rdata[24]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[24]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[24]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[24]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[24] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x158_reg_n_0_[24] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[24]_i_17_n_0 ),
        .O(\axi_rdata[24]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[24]_i_11 
       (.I0(\slv_reg_0x100_reg_n_0_[24] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x108_reg_n_0_[24] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\slv_reg_0x10C_reg_n_0_[24] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[24]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[24]_i_12 
       (.I0(\axi_rdata[24]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[24]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[24]_i_20_n_0 ),
        .O(\axi_rdata[24]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[24]_i_13 
       (.I0(\axi_rdata[24]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x24_reg_n_0_[24] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x2C_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[24]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[24] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x138_reg_n_0_[24] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[24]_i_24_n_0 ),
        .O(\axi_rdata[24]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[24]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[24] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[24] ),
        .O(\axi_rdata[24]_i_16_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair527" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[24]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [19]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data43[24]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[24]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[24]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[24] ),
        .I1(\DRP_Config_Reg_reg[31] [22]),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\DRP_Config_Reg_reg[31]_0 [22]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\DRP_Config_Reg_reg[31]_1 [22]),
        .O(\axi_rdata[24]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[24]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[24] ),
        .I1(\slv_reg_0x14_reg_n_0_[24] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(rst_in_out_reg[9]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[24]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair526" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[24]_i_20 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\slv_reg_0xC_reg_n_0_[24] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[24]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[24]_i_21 
       (.I0(\slv_reg_0x3C_reg_n_0_[24] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x38_reg_n_0_[24] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x30_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[24]_i_22 
       (.I0(\slv_reg_0x6C_reg_n_0_[24] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x68_reg_n_0_[24] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\DRP_Config_Reg_reg[31]_4 [22]),
        .O(\axi_rdata[24]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[24]_i_23 
       (.I0(i_in_meta_reg_1[24]),
        .I1(\slv_reg_0x74_reg_n_0_[24] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x70_reg_n_0_[24] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[24]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[24]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [19]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data38[24]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[24]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[24]_i_3 
       (.I0(\axi_rdata[24]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[24]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[24]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[24]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[24]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x80_reg_n_0_[24] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[24]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[24]_i_5 
       (.I0(\axi_rdata[24]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[24]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[24]_i_12_n_0 ),
        .O(\axi_rdata[24]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[24]_i_6 
       (.I0(\axi_rdata[24]_i_13_n_0 ),
        .I1(\axi_rdata_reg[24]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[24]_i_15_n_0 ),
        .O(\axi_rdata[24]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[24]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[24] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(p_223_in[24]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x300_reg_n_0_[24] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[24]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[24]_i_8 
       (.I0(clk_tx_freq[13]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\clk_cnt_reg[23] [13]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x200_reg_n_0_[24] ),
        .O(\axi_rdata[24]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[24]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [12]),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x214_reg_n_0_[24] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(\axi_rdata[24]_i_16_n_0 ),
        .O(\axi_rdata[24]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[25]_i_1 
       (.I0(\axi_rdata_reg[25]_i_2_n_0 ),
        .I1(\axi_rdata[25]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[25]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[25]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[25]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[25] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[25] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[25]_i_17_n_0 ),
        .O(\axi_rdata[25]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[25]_i_11 
       (.I0(p_183_in),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\slv_reg_0x108_reg_n_0_[25] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\slv_reg_0x10C_reg_n_0_[25] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[25]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[25]_i_12 
       (.I0(\axi_rdata[25]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[25]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[25]_i_20_n_0 ),
        .O(\axi_rdata[25]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[25]_i_13 
       (.I0(\axi_rdata[25]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\slv_reg_0x2C_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[25]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[25] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[25] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[25]_i_24_n_0 ),
        .O(\axi_rdata[25]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[25]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[25] ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[25] ),
        .O(\axi_rdata[25]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[25]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [20]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(data43[25]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[25]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[25]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[25] ),
        .I1(\DRP_Config_Reg_reg[31] [23]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [23]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [23]),
        .O(\axi_rdata[25]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[25]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[25] ),
        .I1(\slv_reg_0x14_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(rst_in_out_reg[10]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[25]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT3 #(
    .INIT(8'h83)) 
    \axi_rdata[25]_i_20 
       (.I0(\slv_reg_0xC_reg_n_0_[25] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[25]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[25]_i_21 
       (.I0(\slv_reg_0x3C_reg_n_0_[25] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[25] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[25]_i_22 
       (.I0(\slv_reg_0x6C_reg_n_0_[25] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x68_reg_n_0_[25] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\DRP_Config_Reg_reg[31]_4 [23]),
        .O(\axi_rdata[25]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[25]_i_23 
       (.I0(i_in_meta_reg_1[25]),
        .I1(\slv_reg_0x74_reg_n_0_[25] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[25]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[25]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [20]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(data38[25]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[25]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[25]_i_3 
       (.I0(\axi_rdata[25]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[25]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[25]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[25]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[25]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\slv_reg_0x80_reg_n_0_[25] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[25]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[25]_i_5 
       (.I0(\axi_rdata[25]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[25]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[25]_i_12_n_0 ),
        .O(\axi_rdata[25]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[25]_i_6 
       (.I0(\axi_rdata[25]_i_13_n_0 ),
        .I1(\axi_rdata_reg[25]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[25]_i_15_n_0 ),
        .O(\axi_rdata[25]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[25]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[25] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(p_223_in[25]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[25] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[25]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[25]_i_8 
       (.I0(clk_tx_freq[14]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\clk_cnt_reg[23] [14]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\slv_reg_0x200_reg_n_0_[25] ),
        .O(\axi_rdata[25]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[25]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [13]),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x214_reg_n_0_[25] ),
        .I4(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I5(\axi_rdata[25]_i_16_n_0 ),
        .O(\axi_rdata[25]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[26]_i_1 
       (.I0(\axi_rdata_reg[26]_i_2_n_0 ),
        .I1(\axi_rdata[26]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[26]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[26]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[26]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[26] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x158_reg_n_0_[26] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[26]_i_17_n_0 ),
        .O(\axi_rdata[26]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[26]_i_11 
       (.I0(p_184_in),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x108_reg_n_0_[26] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\slv_reg_0x10C_reg_n_0_[26] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[26]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[26]_i_12 
       (.I0(\axi_rdata[26]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[26]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[26]_i_20_n_0 ),
        .O(\axi_rdata[26]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[26]_i_13 
       (.I0(\axi_rdata[26]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x24_reg_n_0_[26] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x2C_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[26]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[26] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x138_reg_n_0_[26] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[26]_i_24_n_0 ),
        .O(\axi_rdata[26]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[26]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[26] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[26] ),
        .O(\axi_rdata[26]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[26]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [21]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data43[26]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[26]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[26]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[26] ),
        .I1(\DRP_Config_Reg_reg[31] [24]),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\DRP_Config_Reg_reg[31]_0 [24]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\DRP_Config_Reg_reg[31]_1 [24]),
        .O(\axi_rdata[26]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[26]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[26] ),
        .I1(\slv_reg_0x14_reg_n_0_[26] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(rst_in_out_reg[11]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[26]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[26]_i_20 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\slv_reg_0xC_reg_n_0_[26] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[26]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[26]_i_21 
       (.I0(\slv_reg_0x3C_reg_n_0_[26] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x38_reg_n_0_[26] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x30_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[26]_i_22 
       (.I0(\slv_reg_0x6C_reg_n_0_[26] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x68_reg_n_0_[26] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\DRP_Config_Reg_reg[31]_4 [24]),
        .O(\axi_rdata[26]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[26]_i_23 
       (.I0(i_in_meta_reg_1[26]),
        .I1(\slv_reg_0x74_reg_n_0_[26] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x70_reg_n_0_[26] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[26]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[26]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [21]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data38[26]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[26]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[26]_i_3 
       (.I0(\axi_rdata[26]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[26]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[26]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[26]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x80_reg_n_0_[26] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[26]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[26]_i_5 
       (.I0(\axi_rdata[26]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[26]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[26]_i_12_n_0 ),
        .O(\axi_rdata[26]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[26]_i_6 
       (.I0(\axi_rdata[26]_i_13_n_0 ),
        .I1(\axi_rdata_reg[26]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[26]_i_15_n_0 ),
        .O(\axi_rdata[26]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[26]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[26] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(p_223_in[26]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x300_reg_n_0_[26] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[26]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[26]_i_8 
       (.I0(clk_tx_freq[15]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\clk_cnt_reg[23] [15]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x200_reg_n_0_[26] ),
        .O(\axi_rdata[26]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[26]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [14]),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x214_reg_n_0_[26] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(\axi_rdata[26]_i_16_n_0 ),
        .O(\axi_rdata[26]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[27]_i_1 
       (.I0(\axi_rdata_reg[27]_i_2_n_0 ),
        .I1(\axi_rdata[27]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[27]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[27]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[27]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[27] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x158_reg_n_0_[27] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[27]_i_17_n_0 ),
        .O(\axi_rdata[27]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[27]_i_11 
       (.I0(p_185_in),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x108_reg_n_0_[27] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\slv_reg_0x10C_reg_n_0_[27] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[27]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[27]_i_12 
       (.I0(\axi_rdata[27]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[27]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[27]_i_20_n_0 ),
        .O(\axi_rdata[27]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[27]_i_13 
       (.I0(\axi_rdata[27]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x24_reg_n_0_[27] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x2C_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[27]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[27] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x138_reg_n_0_[27] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[27]_i_24_n_0 ),
        .O(\axi_rdata[27]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[27]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[27] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[27] ),
        .O(\axi_rdata[27]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[27]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [22]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data43[27]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[27]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[27]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[27] ),
        .I1(\DRP_Config_Reg_reg[31] [25]),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\DRP_Config_Reg_reg[31]_0 [25]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\DRP_Config_Reg_reg[31]_1 [25]),
        .O(\axi_rdata[27]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[27]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[27] ),
        .I1(\slv_reg_0x14_reg_n_0_[27] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(rst_in_out_reg[12]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[27]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[27]_i_20 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\slv_reg_0xC_reg_n_0_[27] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[27]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[27]_i_21 
       (.I0(\slv_reg_0x3C_reg_n_0_[27] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x38_reg_n_0_[27] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x30_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[27]_i_22 
       (.I0(\slv_reg_0x6C_reg_n_0_[27] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x68_reg_n_0_[27] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\DRP_Config_Reg_reg[31]_4 [25]),
        .O(\axi_rdata[27]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[27]_i_23 
       (.I0(i_in_meta_reg_1[27]),
        .I1(\slv_reg_0x74_reg_n_0_[27] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x70_reg_n_0_[27] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[27]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[27]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [22]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data38[27]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[27]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[27]_i_3 
       (.I0(\axi_rdata[27]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[27]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[27]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[27]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[27]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x80_reg_n_0_[27] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[27]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[27]_i_5 
       (.I0(\axi_rdata[27]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[27]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[27]_i_12_n_0 ),
        .O(\axi_rdata[27]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[27]_i_6 
       (.I0(\axi_rdata[27]_i_13_n_0 ),
        .I1(\axi_rdata_reg[27]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[27]_i_15_n_0 ),
        .O(\axi_rdata[27]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[27]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[27] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(p_223_in[27]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x300_reg_n_0_[27] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[27]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[27]_i_8 
       (.I0(clk_tx_freq[16]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\clk_cnt_reg[23] [16]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x200_reg_n_0_[27] ),
        .O(\axi_rdata[27]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[27]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [15]),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x214_reg_n_0_[27] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(\axi_rdata[27]_i_16_n_0 ),
        .O(\axi_rdata[27]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h000A000A0FCA00CA)) 
    \axi_rdata[28]_i_1 
       (.I0(\axi_rdata_reg[28]_i_2_n_0 ),
        .I1(\axi_rdata[28]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[28]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[28]));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[28]_i_10 
       (.I0(\slv_reg_0x154_reg_n_0_[28] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x158_reg_n_0_[28] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[28]_i_17_n_0 ),
        .O(\axi_rdata[28]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[28]_i_11 
       (.I0(p_186_in[0]),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x108_reg_n_0_[28] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\slv_reg_0x10C_reg_n_0_[28] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[28]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[28]_i_12 
       (.I0(\axi_rdata[28]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[28]_i_19_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[28]_i_20_n_0 ),
        .O(\axi_rdata[28]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[28]_i_13 
       (.I0(\axi_rdata[28]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x24_reg_n_0_[28] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x2C_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[28]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[28] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x138_reg_n_0_[28] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[28]_i_24_n_0 ),
        .O(\axi_rdata[28]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \axi_rdata[28]_i_16 
       (.I0(\slv_reg_0x218_reg_n_0_[28] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(clk_rx_freq_lock),
        .I3(\clk_rx_freq_reg[28]_0 ),
        .O(\axi_rdata[28]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[28]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [23]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data43[28]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[28]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[28]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[28] ),
        .I1(\DRP_Config_Reg_reg[31] [26]),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\DRP_Config_Reg_reg[31]_0 [26]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\DRP_Config_Reg_reg[31]_1 [26]),
        .O(\axi_rdata[28]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[28]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[28] ),
        .I1(\slv_reg_0x14_reg_n_0_[28] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(rst_in_out_reg[13]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[28]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[28]_i_20 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\slv_reg_0xC_reg_n_0_[28] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[28]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[28]_i_21 
       (.I0(\slv_reg_0x3C_reg_n_0_[28] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x38_reg_n_0_[28] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x30_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[28]_i_22 
       (.I0(\slv_reg_0x6C_reg_n_0_[28] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x68_reg_n_0_[28] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\DRP_Config_Reg_reg[31]_4 [26]),
        .O(\axi_rdata[28]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[28]_i_23 
       (.I0(i_in_meta_reg_1[28]),
        .I1(\slv_reg_0x74_reg_n_0_[28] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x70_reg_n_0_[28] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[28]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[28]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [23]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data38[28]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[28]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'h00000000BBB888B8)) 
    \axi_rdata[28]_i_3 
       (.I0(\axi_rdata[28]_i_7_n_0 ),
        .I1(\axi_araddr_reg_n_0_[8] ),
        .I2(\axi_rdata[28]_i_8_n_0 ),
        .I3(\axi_araddr_reg[4]_rep_n_0 ),
        .I4(\axi_rdata[28]_i_9_n_0 ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[28]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[28]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x80_reg_n_0_[28] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[28]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[28]_i_5 
       (.I0(\axi_rdata[28]_i_10_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[28]_i_11_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[28]_i_12_n_0 ),
        .O(\axi_rdata[28]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[28]_i_6 
       (.I0(\axi_rdata[28]_i_13_n_0 ),
        .I1(\axi_rdata_reg[28]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[28]_i_15_n_0 ),
        .O(\axi_rdata[28]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[28]_i_7 
       (.I0(\slv_reg_0x30C_reg_n_0_[28] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(p_223_in[28]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x300_reg_n_0_[28] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[28]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h8F800F0F8F800000)) 
    \axi_rdata[28]_i_8 
       (.I0(clk_tx_freq[17]),
        .I1(clk_tx_freq_lock_reg_0),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\clk_cnt_reg[23] [17]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x200_reg_n_0_[28] ),
        .O(\axi_rdata[28]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h8F80FFFF8F800000)) 
    \axi_rdata[28]_i_9 
       (.I0(clk_dru_freq_lock_reg),
        .I1(\clk_dru_freq_reg[28] [16]),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x214_reg_n_0_[28] ),
        .I4(\axi_araddr_reg_n_0_[2] ),
        .I5(\axi_rdata[28]_i_16_n_0 ),
        .O(\axi_rdata[28]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[29]_i_1 
       (.I0(\axi_rdata_reg[29]_i_2_n_0 ),
        .I1(\axi_rdata[29]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[29]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[29]));
  LUT6 #(
    .INIT(64'h00000000CCE200E2)) 
    \axi_rdata[29]_i_10 
       (.I0(p_186_in[1]),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x108_reg_n_0_[29] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\slv_reg_0x10C_reg_n_0_[29] ),
        .I5(\axi_araddr_reg_n_0_[4] ),
        .O(\axi_rdata[29]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[29]_i_11 
       (.I0(\axi_rdata[29]_i_17_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[29]_i_18_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_rdata[29]_i_19_n_0 ),
        .O(\axi_rdata[29]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[29]_i_12 
       (.I0(\axi_rdata[29]_i_20_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x24_reg_n_0_[29] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x2C_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[29]_i_14 
       (.I0(\slv_reg_0x134_reg_n_0_[29] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x138_reg_n_0_[29] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[29]_i_23_n_0 ),
        .O(\axi_rdata[29]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[29]_i_15 
       (.I0(\slv_reg_0x200_reg_n_0_[29] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\clk_cnt_reg[23] [18]),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .O(\axi_rdata[29]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[29]_i_16 
       (.I0(\DRP_Config_Reg_reg[31]_2 [24]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data43[29]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[29]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_17 
       (.I0(\slv_reg_0x4C_reg_n_0_[29] ),
        .I1(\DRP_Config_Reg_reg[31] [27]),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\DRP_Config_Reg_reg[31]_0 [27]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\DRP_Config_Reg_reg[31]_1 [27]),
        .O(\axi_rdata[29]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[29]_i_18 
       (.I0(\slv_reg_0x1C_reg_n_0_[29] ),
        .I1(\slv_reg_0x14_reg_n_0_[29] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(rst_in_out_reg[14]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[29]_i_18_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair509" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[29]_i_19 
       (.I0(\axi_araddr_reg_n_0_[2] ),
        .I1(\slv_reg_0xC_reg_n_0_[29] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[29]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[29]_i_20 
       (.I0(\slv_reg_0x3C_reg_n_0_[29] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x38_reg_n_0_[29] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x30_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[29]_i_21 
       (.I0(\slv_reg_0x6C_reg_n_0_[29] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x68_reg_n_0_[29] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\DRP_Config_Reg_reg[31]_4 [27]),
        .O(\axi_rdata[29]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[29]_i_22 
       (.I0(i_in_meta_reg_1[29]),
        .I1(\slv_reg_0x74_reg_n_0_[29] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\syncstages_ff_reg[2]_10 ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x70_reg_n_0_[29] ),
        .O(\axi_rdata[29]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[29]_i_23 
       (.I0(\DRP_Config_Reg_reg[31]_3 [24]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data38[29]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[29]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[29]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[29]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[29]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[29]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[29]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x80_reg_n_0_[29] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[29]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[29]_i_5 
       (.I0(\axi_rdata[29]_i_9_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[29]_i_10_n_0 ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[29]_i_11_n_0 ),
        .O(\axi_rdata[29]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[29]_i_6 
       (.I0(\axi_rdata[29]_i_12_n_0 ),
        .I1(\axi_rdata_reg[29]_i_13_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[29]_i_14_n_0 ),
        .O(\axi_rdata[29]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[29]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[29] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x218_reg_n_0_[29] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[29]_i_15_n_0 ),
        .O(\axi_rdata[29]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[29]_i_8 
       (.I0(\slv_reg_0x30C_reg_n_0_[29] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(p_223_in[29]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x300_reg_n_0_[29] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[29]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[29]_i_9 
       (.I0(\slv_reg_0x154_reg_n_0_[29] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x158_reg_n_0_[29] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[29]_i_16_n_0 ),
        .O(\axi_rdata[29]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[2]_i_12 
       (.I0(\axi_rdata[2]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[2]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[2]_i_15 
       (.I0(gtwiz_userclk_tx_active_sync_reg[2]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[2] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[2]_i_26_n_0 ),
        .O(\axi_rdata[2]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[2]_i_16 
       (.I0(clk_tx_freq_lock_reg_0),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[2] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(clkdet_ctrl_rx_tmr_clr_del_reg),
        .O(\axi_rdata[2]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[2]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [2]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [2]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(data43[2]),
        .O(\axi_rdata[2]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_18 
       (.I0(\slv_reg_0x10C_reg_n_0_[2] ),
        .I1(\syncstages_ff_reg[2][2] [1]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(i_in_meta_reg[2]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_1 [0]),
        .O(\axi_rdata[2]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[2] ),
        .I1(\DRP_Config_Reg_reg[31] [2]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [2]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [2]),
        .O(\axi_rdata[2]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[2]_i_20 
       (.I0(DRP_Status_b0gt1[2]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(DRP_Status_b0gt2[2]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(DRP_Status_b0gt0[2]),
        .O(\axi_rdata[2]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[2] ),
        .I1(\slv_reg_0x14_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2]_0 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(rst_in_out_reg[2]),
        .O(\axi_rdata[2]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \axi_rdata[2]_i_22 
       (.I0(\slv_reg_0x2C_reg_n_0_[2] ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\slv_reg_0x24_reg_n_0_[2] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(gtpowergood_out[0]),
        .O(\axi_rdata[2]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[2]_i_23 
       (.I0(\slv_reg_0x3C_reg_n_0_[2] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(i_in_meta_reg_0[2]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\DRP_Status_Reg_reg[15] [1]),
        .O(\axi_rdata[2]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_24 
       (.I0(\syncstages_ff_reg[0][17] [2]),
        .I1(DRP_Status_common[2]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [2]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [2]),
        .O(\axi_rdata[2]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[2]_i_25 
       (.I0(i_in_meta_reg_1[2]),
        .I1(\slv_reg_0x74_reg_n_0_[2] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[0][3]_0 [1]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[2]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[2]_i_26 
       (.I0(\DRP_Config_Reg_reg[31]_3 [2]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [2]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(data38[2]),
        .O(\axi_rdata[2]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[2]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[2]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[2]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[2]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[2]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(i_in_meta_reg_2[2]),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[2]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[2]_i_6 
       (.I0(\axi_rdata_reg[2]_i_13_n_0 ),
        .I1(\axi_rdata_reg[2]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[2]_i_15_n_0 ),
        .O(\axi_rdata[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[2]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[2] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[2] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[2]_i_16_n_0 ),
        .O(\axi_rdata[2]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[2]_i_8 
       (.I0(p_223_in[34]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(p_223_in[2]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[2] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[2]_i_9 
       (.I0(gtwiz_userclk_rx_active_sync_reg[2]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[2]_i_17_n_0 ),
        .O(\axi_rdata[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[30]_i_10 
       (.I0(\slv_reg_0x4C_reg_n_0_[30] ),
        .I1(\DRP_Config_Reg_reg[31] [28]),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\DRP_Config_Reg_reg[31]_0 [28]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\DRP_Config_Reg_reg[31]_1 [28]),
        .O(\axi_rdata[30]_i_10_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[30]_i_11 
       (.I0(\axi_rdata[30]_i_18_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0xC_reg_n_0_[30] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[30]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[30]_i_12 
       (.I0(\axi_rdata[30]_i_19_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x24_reg_n_0_[30] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x2C_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[30]_i_14 
       (.I0(\slv_reg_0x134_reg_n_0_[30] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x138_reg_n_0_[30] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[30]_i_22_n_0 ),
        .O(\axi_rdata[30]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair510" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[30]_i_15 
       (.I0(\slv_reg_0x200_reg_n_0_[30] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\clk_cnt_reg[23] [19]),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .O(\axi_rdata[30]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[30]_i_17 
       (.I0(\slv_reg_0x154_reg_n_0_[30] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x158_reg_n_0_[30] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[30]_i_24_n_0 ),
        .O(\axi_rdata[30]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[30]_i_18 
       (.I0(\slv_reg_0x1C_reg_n_0_[30] ),
        .I1(\slv_reg_0x14_reg_n_0_[30] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(rst_in_out_reg[15]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[30]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[30]_i_19 
       (.I0(\slv_reg_0x3C_reg_n_0_[30] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x38_reg_n_0_[30] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x30_reg_n_0_[30] ),
        .O(\axi_rdata[30]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[30]_i_20 
       (.I0(\slv_reg_0x6C_reg_n_0_[30] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x68_reg_n_0_[30] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\DRP_Config_Reg_reg[31]_4 [28]),
        .O(\axi_rdata[30]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[30]_i_21 
       (.I0(i_in_meta_reg_1[30]),
        .I1(\slv_reg_0x74_reg_n_0_[30] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x70_reg_n_0_[30] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[30]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[30]_i_22 
       (.I0(\DRP_Config_Reg_reg[31]_3 [25]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data38[30]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[30]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[30]_i_23 
       (.I0(\slv_reg_0x10C_reg_n_0_[30] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x108_reg_n_0_[30] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(p_186_in[2]),
        .O(\axi_rdata[30]_i_23_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair521" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[30]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_2 [25]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data43[30]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[30]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[30]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[30]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[30]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[30]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[30]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x80_reg_n_0_[30] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[30]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[30]_i_6 
       (.I0(\axi_rdata[30]_i_12_n_0 ),
        .I1(\axi_rdata_reg[30]_i_13_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[30]_i_14_n_0 ),
        .O(\axi_rdata[30]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[30]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[30] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x218_reg_n_0_[30] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[30]_i_15_n_0 ),
        .O(\axi_rdata[30]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[30]_i_8 
       (.I0(\slv_reg_0x30C_reg_n_0_[30] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(p_223_in[30]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x300_reg_n_0_[30] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[30]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h20)) 
    \axi_rdata[31]_i_1 
       (.I0(vid_phy_axi4lite_arvalid),
        .I1(vid_phy_axi4lite_rvalid),
        .I2(vid_phy_axi4lite_arready),
        .O(slv_reg_rden));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[31]_i_11 
       (.I0(\slv_reg_0x4C_reg_n_0_[31] ),
        .I1(\DRP_Config_Reg_reg[31] [29]),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\DRP_Config_Reg_reg[31]_0 [29]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\DRP_Config_Reg_reg[31]_1 [29]),
        .O(\axi_rdata[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[31]_i_12 
       (.I0(\axi_rdata[31]_i_19_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0xC_reg_n_0_[31] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[31]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[31]_i_13 
       (.I0(\axi_rdata[31]_i_20_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x24_reg_n_0_[31] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .I5(\slv_reg_0x2C_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[31]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[31] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x138_reg_n_0_[31] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[31]_i_24_n_0 ),
        .O(\axi_rdata[31]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair511" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[31]_i_16 
       (.I0(\slv_reg_0x200_reg_n_0_[31] ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\clk_cnt_reg[23] [20]),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .O(\axi_rdata[31]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[31]_i_18 
       (.I0(\slv_reg_0x154_reg_n_0_[31] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x158_reg_n_0_[31] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[31]_i_26_n_0 ),
        .O(\axi_rdata[31]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[31]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[31] ),
        .I1(\slv_reg_0x14_reg_n_0_[31] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(rst_in_out_reg[16]),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[31]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[31]_i_20 
       (.I0(\slv_reg_0x3C_reg_n_0_[31] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x38_reg_n_0_[31] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x30_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[31]_i_21 
       (.I0(\slv_reg_0x6C_reg_n_0_[31] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x68_reg_n_0_[31] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\DRP_Config_Reg_reg[31]_4 [29]),
        .O(\axi_rdata[31]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[31]_i_22 
       (.I0(i_in_meta_reg_1[31]),
        .I1(\slv_reg_0x74_reg_n_0_[31] ),
        .I2(\axi_araddr_reg_n_0_[2] ),
        .I3(\slv_reg_0x70_reg_n_0_[31] ),
        .I4(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[31]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h4F)) 
    \axi_rdata[31]_i_23 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .O(\axi_rdata[31]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[31]_i_24 
       (.I0(\DRP_Config_Reg_reg[31]_3 [26]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data38[31]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[31]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[31]_i_25 
       (.I0(\slv_reg_0x10C_reg_n_0_[31] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\slv_reg_0x108_reg_n_0_[31] ),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x100_reg_n_0_[31] ),
        .O(\axi_rdata[31]_i_25_n_0 ));
  LUT4 #(
    .INIT(16'h00B8)) 
    \axi_rdata[31]_i_26 
       (.I0(\DRP_Config_Reg_reg[31]_2 [26]),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(data43[31]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .O(\axi_rdata[31]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[31]_i_4 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[31]_i_8_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[31]_i_9_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[31]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[31]_i_5 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg_n_0_[3] ),
        .I2(\slv_reg_0x80_reg_n_0_[31] ),
        .I3(\axi_araddr_reg_n_0_[2] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[31]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[31]_i_7 
       (.I0(\axi_rdata[31]_i_13_n_0 ),
        .I1(\axi_rdata_reg[31]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[31]_i_15_n_0 ),
        .O(\axi_rdata[31]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[31]_i_8 
       (.I0(\slv_reg_0x214_reg_n_0_[31] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(\axi_araddr_reg_n_0_[3] ),
        .I3(\slv_reg_0x218_reg_n_0_[31] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[31]_i_16_n_0 ),
        .O(\axi_rdata[31]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[31]_i_9 
       (.I0(\slv_reg_0x30C_reg_n_0_[31] ),
        .I1(\axi_araddr_reg_n_0_[2] ),
        .I2(p_223_in[31]),
        .I3(\axi_araddr_reg_n_0_[3] ),
        .I4(\slv_reg_0x300_reg_n_0_[31] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[31]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[3]_i_12 
       (.I0(\axi_rdata[3]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[3]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[3]_i_13 
       (.I0(\axi_rdata[3]_i_22_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\slv_reg_0x2C_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[3]_i_15 
       (.I0(gtwiz_userclk_tx_active_sync_reg[3]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[3] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[3]_i_25_n_0 ),
        .O(\axi_rdata[3]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[3]_i_16 
       (.I0(\syncstages_ff_reg[2]_8 ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(i_reg_clkdet_tx_freq_rst_reg_0),
        .O(\axi_rdata[3]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[3]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [3]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [3]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(data43[3]),
        .O(\axi_rdata[3]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_18 
       (.I0(\slv_reg_0x10C_reg_n_0_[3] ),
        .I1(\syncstages_ff_reg[2][2] [2]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(i_in_meta_reg[3]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_1 [1]),
        .O(\axi_rdata[3]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[3] ),
        .I1(\DRP_Config_Reg_reg[31] [3]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [3]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [3]),
        .O(\axi_rdata[3]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[3]_i_20 
       (.I0(DRP_Status_b0gt1[3]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(DRP_Status_b0gt2[3]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(DRP_Status_b0gt0[3]),
        .O(\axi_rdata[3]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[3]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[3] ),
        .I1(\slv_reg_0x14_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[3]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[3]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[3] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[3] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[3] ),
        .O(\axi_rdata[3]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [3]),
        .I1(DRP_Status_common[3]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [3]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [3]),
        .O(\axi_rdata[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_24 
       (.I0(i_in_meta_reg_1[3]),
        .I1(\slv_reg_0x74_reg_n_0_[3] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2][1] [0]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_0 [2]),
        .O(\axi_rdata[3]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[3]_i_25 
       (.I0(\DRP_Config_Reg_reg[31]_3 [3]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [3]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(data38[3]),
        .O(\axi_rdata[3]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[3]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[3]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[3]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[3]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(i_in_meta_reg_2[3]),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[3]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[3]_i_6 
       (.I0(\axi_rdata[3]_i_13_n_0 ),
        .I1(\axi_rdata_reg[3]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[3]_i_15_n_0 ),
        .O(\axi_rdata[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[3]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[3] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[3] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[3]_i_16_n_0 ),
        .O(\axi_rdata[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[3]_i_8 
       (.I0(p_223_in[35]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(p_223_in[3]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[3] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[3]_i_9 
       (.I0(gtwiz_userclk_rx_active_sync_reg[3]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[3] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[3]_i_17_n_0 ),
        .O(\axi_rdata[3]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[4]_i_12 
       (.I0(\axi_rdata[4]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[4]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[4]_i_13 
       (.I0(\axi_rdata[4]_i_22_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\slv_reg_0x2C_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[4]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[4] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[4] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[4]_i_25_n_0 ),
        .O(\axi_rdata[4]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair505" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[4]_i_16 
       (.I0(i_reg_clkdet_rx_freq_rst_reg_0),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[4] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .O(\axi_rdata[4]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[4]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [4]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [4]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(data43[4]),
        .O(\axi_rdata[4]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_18 
       (.I0(\slv_reg_0x10C_reg_n_0_[4] ),
        .I1(\syncstages_ff_reg[2]_9 ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(i_in_meta_reg[4]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_1 [2]),
        .O(\axi_rdata[4]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[4] ),
        .I1(\DRP_Config_Reg_reg[31] [4]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [4]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [4]),
        .O(\axi_rdata[4]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[4]_i_20 
       (.I0(DRP_Status_b0gt1[4]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(DRP_Status_b0gt2[4]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(DRP_Status_b0gt0[4]),
        .O(\axi_rdata[4]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[4] ),
        .I1(\slv_reg_0x14_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2]_1 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(rst_in_out_reg[3]),
        .O(\axi_rdata[4]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[4]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[4] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[4] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[4] ),
        .O(\axi_rdata[4]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [4]),
        .I1(DRP_Status_common[4]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [4]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [4]),
        .O(\axi_rdata[4]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_24 
       (.I0(i_in_meta_reg_1[4]),
        .I1(\slv_reg_0x74_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2][1] [1]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_0 [3]),
        .O(\axi_rdata[4]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[4]_i_25 
       (.I0(\DRP_Config_Reg_reg[31]_3 [4]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [4]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(data38[4]),
        .O(\axi_rdata[4]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[4]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[4]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[4]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[4]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(i_in_meta_reg_2[4]),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[4]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[4]_i_6 
       (.I0(\axi_rdata[4]_i_13_n_0 ),
        .I1(\axi_rdata_reg[4]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[4]_i_15_n_0 ),
        .O(\axi_rdata[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[4]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[4] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[4] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[4]_i_16_n_0 ),
        .O(\axi_rdata[4]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[4]_i_8 
       (.I0(p_223_in[36]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(p_223_in[4]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[4] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[4]_i_9 
       (.I0(\slv_reg_0x154_reg_n_0_[4] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[4]_i_17_n_0 ),
        .O(\axi_rdata[4]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[5]_i_12 
       (.I0(\axi_rdata[5]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .O(\axi_rdata[5]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[5]_i_13 
       (.I0(\axi_rdata[5]_i_22_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\slv_reg_0x2C_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[5]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[5] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[5] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[5]_i_25_n_0 ),
        .O(\axi_rdata[5]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair516" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[5]_i_16 
       (.I0(clk_rx_freq_lock_reg[0]),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[5] ),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .O(\axi_rdata[5]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[5]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [5]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [5]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(data43[5]),
        .O(\axi_rdata[5]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[5]_i_18 
       (.I0(\slv_reg_0x10C_reg_n_0_[5] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x108_reg_n_0_[5] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\syncstages_ff_reg[0][3]_1 [3]),
        .O(\axi_rdata[5]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[5] ),
        .I1(\DRP_Config_Reg_reg[31] [5]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [5]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [5]),
        .O(\axi_rdata[5]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[5]_i_20 
       (.I0(DRP_Status_b0gt1[5]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(DRP_Status_b0gt2[5]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(DRP_Status_b0gt0[5]),
        .O(\axi_rdata[5]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[5] ),
        .I1(\slv_reg_0x14_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2]_3 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(rst_in_out_reg[4]),
        .O(\axi_rdata[5]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[5]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[5] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[5] ),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [5]),
        .I1(DRP_Status_common[5]),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [5]),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [5]),
        .O(\axi_rdata[5]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_24 
       (.I0(i_in_meta_reg_1[5]),
        .I1(\slv_reg_0x74_reg_n_0_[5] ),
        .I2(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I3(\syncstages_ff_reg[2]_10 ),
        .I4(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I5(\syncstages_ff_reg[0][3]_0 [4]),
        .O(\axi_rdata[5]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[5]_i_25 
       (.I0(\DRP_Config_Reg_reg[31]_3 [5]),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [5]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(data38[5]),
        .O(\axi_rdata[5]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[5]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[5]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[5]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[5]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I2(i_in_meta_reg_2[5]),
        .I3(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[5]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[5]_i_6 
       (.I0(\axi_rdata[5]_i_13_n_0 ),
        .I1(\axi_rdata_reg[5]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[5]_i_15_n_0 ),
        .O(\axi_rdata[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[5]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[5] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[5] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[5]_i_16_n_0 ),
        .O(\axi_rdata[5]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[5]_i_8 
       (.I0(\slv_reg_0x30C_reg_n_0_[5] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(p_223_in[5]),
        .I3(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[5] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[5]_i_9 
       (.I0(\slv_reg_0x154_reg_n_0_[5] ),
        .I1(\axi_araddr_reg[2]_rep__1_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__1_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[5] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[5]_i_17_n_0 ),
        .O(\axi_rdata[5]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[6]_i_12 
       (.I0(\axi_rdata[6]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[6]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[6]_i_13 
       (.I0(\axi_rdata[6]_i_22_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x24_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\slv_reg_0x2C_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[6]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[6] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[6] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[6]_i_25_n_0 ),
        .O(\axi_rdata[6]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[6]_i_16 
       (.I0(clk_rx_freq_lock_reg[1]),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[6] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[6]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[6]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [6]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [6]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(data43[6]),
        .O(\axi_rdata[6]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[6]_i_18 
       (.I0(\slv_reg_0x10C_reg_n_0_[6] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x108_reg_n_0_[6] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\syncstages_ff_reg[0][3]_1 [4]),
        .O(\axi_rdata[6]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[6] ),
        .I1(\DRP_Config_Reg_reg[31] [6]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [6]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [6]),
        .O(\axi_rdata[6]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[6]_i_20 
       (.I0(DRP_Status_b0gt1[6]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(DRP_Status_b0gt2[6]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(DRP_Status_b0gt0[6]),
        .O(\axi_rdata[6]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[6]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[6] ),
        .I1(\slv_reg_0x14_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(rst_in_out_reg[5]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[6]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[6]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[6] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[6] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [6]),
        .I1(DRP_Status_common[6]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [6]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [6]),
        .O(\axi_rdata[6]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[6]_i_24 
       (.I0(i_in_meta_reg_1[6]),
        .I1(\slv_reg_0x74_reg_n_0_[6] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][3]_0 [5]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[6]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[6]_i_25 
       (.I0(\DRP_Config_Reg_reg[31]_3 [6]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [6]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(data38[6]),
        .O(\axi_rdata[6]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[6]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[6]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[6]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[6]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(i_in_meta_reg_2[6]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[6]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[6]_i_6 
       (.I0(\axi_rdata[6]_i_13_n_0 ),
        .I1(\axi_rdata_reg[6]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[6]_i_15_n_0 ),
        .O(\axi_rdata[6]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[6]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[6] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[6] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[6]_i_16_n_0 ),
        .O(\axi_rdata[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[6]_i_8 
       (.I0(\slv_reg_0x30C_reg_n_0_[6] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(p_223_in[6]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[6] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[6]_i_9 
       (.I0(\slv_reg_0x154_reg_n_0_[6] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[6] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[6]_i_17_n_0 ),
        .O(\axi_rdata[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[7]_i_12 
       (.I0(\axi_rdata[7]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8888888B888)) 
    \axi_rdata[7]_i_13 
       (.I0(\axi_rdata[7]_i_22_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][3] [1]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\slv_reg_0x2C_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[7]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[7] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[7] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[7]_i_25_n_0 ),
        .O(\axi_rdata[7]_i_15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair506" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[7]_i_16 
       (.I0(clk_rx_freq_lock_reg[2]),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[7] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[7]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[7]_i_17 
       (.I0(\DRP_Config_Reg_reg[31]_2 [7]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [7]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(data43[7]),
        .O(\axi_rdata[7]_i_17_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[7]_i_18 
       (.I0(\slv_reg_0x10C_reg_n_0_[7] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x108_reg_n_0_[7] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\syncstages_ff_reg[0][3]_1 [5]),
        .O(\axi_rdata[7]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[7] ),
        .I1(\DRP_Config_Reg_reg[31] [7]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [7]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [7]),
        .O(\axi_rdata[7]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[7]_i_20 
       (.I0(DRP_Status_b0gt1[7]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(DRP_Status_b0gt2[7]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(DRP_Status_b0gt0[7]),
        .O(\axi_rdata[7]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[7]_i_21 
       (.I0(\syncstages_ff_reg[0][3] [3]),
        .I1(\slv_reg_0x14_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x10_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[7]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[7]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[7] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\slv_reg_0x38_reg_n_0_[7] ),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[7] ),
        .O(\axi_rdata[7]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [7]),
        .I1(DRP_Status_common[7]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [7]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [7]),
        .O(\axi_rdata[7]_i_23_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[7]_i_24 
       (.I0(i_in_meta_reg_1[7]),
        .I1(\slv_reg_0x74_reg_n_0_[7] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0x70_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[7]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[7]_i_25 
       (.I0(\DRP_Config_Reg_reg[31]_3 [7]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [7]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(data38[7]),
        .O(\axi_rdata[7]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[7]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[7]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[7]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[7]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(i_in_meta_reg_2[7]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[7]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[7]_i_6 
       (.I0(\axi_rdata[7]_i_13_n_0 ),
        .I1(\axi_rdata_reg[7]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[7]_i_15_n_0 ),
        .O(\axi_rdata[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[7]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[7] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[7] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[7]_i_16_n_0 ),
        .O(\axi_rdata[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[7]_i_8 
       (.I0(\slv_reg_0x30C_reg_n_0_[7] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(p_223_in[7]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[7] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[7]_i_9 
       (.I0(\slv_reg_0x154_reg_n_0_[7] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[7] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[7]_i_17_n_0 ),
        .O(\axi_rdata[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[8]_i_1 
       (.I0(\axi_rdata_reg[8]_i_2_n_0 ),
        .I1(\axi_rdata[8]_i_3_n_0 ),
        .I2(p_1_in),
        .I3(\axi_araddr_reg_n_0_[7] ),
        .I4(\axi_rdata[8]_i_4_n_0 ),
        .I5(\axi_araddr_reg_n_0_[5] ),
        .O(reg_data_out[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_10 
       (.I0(\slv_reg_0x10C_reg_n_0_[8] ),
        .I1(\syncstages_ff_reg[2]_11 ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(i_in_meta_reg[5]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\slv_reg_0x100_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_11 
       (.I0(\axi_rdata[8]_i_17_n_0 ),
        .I1(\axi_rdata[8]_i_18_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_rdata[8]_i_19_n_0 ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[8]_i_20_n_0 ),
        .O(\axi_rdata[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[8]_i_14 
       (.I0(\slv_reg_0x134_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[8] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[8]_i_25_n_0 ),
        .O(\axi_rdata[8]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair507" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[8]_i_15 
       (.I0(clk_rx_freq_lock_reg[3]),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[8] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[8]_i_15_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[8]_i_16 
       (.I0(\DRP_Config_Reg_reg[31]_2 [8]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [8]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(data43[8]),
        .O(\axi_rdata[8]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[8]_i_17 
       (.I0(DRP_Status_b0gt1[8]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(DRP_Status_b0gt2[8]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(DRP_Status_b0gt0[8]),
        .O(\axi_rdata[8]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_18 
       (.I0(\slv_reg_0x4C_reg_n_0_[8] ),
        .I1(\DRP_Config_Reg_reg[31] [8]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [8]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [8]),
        .O(\axi_rdata[8]_i_18_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[8]_i_19 
       (.I0(\slv_reg_0x1C_reg_n_0_[8] ),
        .I1(\slv_reg_0x14_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(rst_in_out_reg[6]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[8]_i_19_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair508" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \axi_rdata[8]_i_20 
       (.I0(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I1(\slv_reg_0xC_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[8]_i_20_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_21 
       (.I0(\slv_reg_0x2C_reg_n_0_[8] ),
        .I1(\slv_reg_0x24_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[2] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(dest_out),
        .O(\axi_rdata[8]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[8]_i_22 
       (.I0(\slv_reg_0x3C_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(i_in_meta_reg_0[3]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_23 
       (.I0(\syncstages_ff_reg[0][17] [8]),
        .I1(DRP_Status_common[8]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [8]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [8]),
        .O(\axi_rdata[8]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[8]_i_24 
       (.I0(i_in_meta_reg_1[8]),
        .I1(\slv_reg_0x74_reg_n_0_[8] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[2]_2 ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\slv_reg_0x70_reg_n_0_[8] ),
        .O(\axi_rdata[8]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[8]_i_25 
       (.I0(\DRP_Config_Reg_reg[31]_3 [8]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [8]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(data38[8]),
        .O(\axi_rdata[8]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[8]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[8]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[8]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[8]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(i_in_meta_reg_2[8]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h88B8FFFF88B80000)) 
    \axi_rdata[8]_i_5 
       (.I0(\axi_rdata[8]_i_9_n_0 ),
        .I1(\axi_araddr_reg_n_0_[6] ),
        .I2(\axi_rdata[8]_i_10_n_0 ),
        .I3(\axi_araddr_reg_n_0_[4] ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_rdata[8]_i_11_n_0 ),
        .O(\axi_rdata[8]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[8]_i_6 
       (.I0(\axi_rdata_reg[8]_i_12_n_0 ),
        .I1(\axi_rdata_reg[8]_i_13_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[8]_i_14_n_0 ),
        .O(\axi_rdata[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[8]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[8] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[8]_i_15_n_0 ),
        .O(\axi_rdata[8]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[8]_i_8 
       (.I0(\slv_reg_0x30C_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(p_223_in[8]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[8] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[8]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[8]_i_9 
       (.I0(\slv_reg_0x154_reg_n_0_[8] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[8] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[8]_i_16_n_0 ),
        .O(\axi_rdata[8]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'hB8888888)) 
    \axi_rdata[9]_i_12 
       (.I0(\axi_rdata[9]_i_21_n_0 ),
        .I1(\axi_araddr_reg_n_0_[4] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\slv_reg_0xC_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[9]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[9]_i_15 
       (.I0(\slv_reg_0x134_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x138_reg_n_0_[9] ),
        .I4(\axi_rdata[31]_i_23_n_0 ),
        .I5(\axi_rdata[9]_i_26_n_0 ),
        .O(\axi_rdata[9]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \axi_rdata[9]_i_16 
       (.I0(clk_rx_freq_lock_reg[4]),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(\slv_reg_0x208_reg_n_0_[9] ),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .O(\axi_rdata[9]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[9]_i_17 
       (.I0(\slv_reg_0x144_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17] [9]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(b0_MMCM_RX_DRP_LOCKED_DLY_reg),
        .O(\axi_rdata[9]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_18 
       (.I0(\slv_reg_0x10C_reg_n_0_[9] ),
        .I1(\syncstages_ff_reg[2][2]_0 [0]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(i_in_meta_reg[6]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(p_173_in),
        .O(\axi_rdata[9]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_19 
       (.I0(\slv_reg_0x4C_reg_n_0_[9] ),
        .I1(\DRP_Config_Reg_reg[31] [9]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\DRP_Config_Reg_reg[31]_0 [9]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_1 [9]),
        .O(\axi_rdata[9]_i_19_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[9]_i_20 
       (.I0(DRP_Status_b0gt1[9]),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(DRP_Status_b0gt2[9]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(DRP_Status_b0gt0[9]),
        .O(\axi_rdata[9]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[9]_i_21 
       (.I0(\slv_reg_0x1C_reg_n_0_[9] ),
        .I1(\slv_reg_0x14_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(rst_in_out_reg[7]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[9]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_22 
       (.I0(\slv_reg_0x2C_reg_n_0_[9] ),
        .I1(\slv_reg_0x24_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[2]_12 ),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\syncstages_ff_reg[2]_13 ),
        .O(\axi_rdata[9]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'hB833B800)) 
    \axi_rdata[9]_i_23 
       (.I0(\slv_reg_0x3C_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(i_in_meta_reg_0[4]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x30_reg_n_0_[9] ),
        .O(\axi_rdata[9]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_24 
       (.I0(\syncstages_ff_reg[0][17] [9]),
        .I1(DRP_Status_common[9]),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][17]_0 [9]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I5(\DRP_Config_Reg_reg[31]_4 [9]),
        .O(\axi_rdata[9]_i_24_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \axi_rdata[9]_i_25 
       (.I0(i_in_meta_reg_1[9]),
        .I1(\slv_reg_0x74_reg_n_0_[9] ),
        .I2(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I3(\syncstages_ff_reg[0][3]_0 [6]),
        .I4(\axi_araddr_reg[3]_rep__0_n_0 ),
        .O(\axi_rdata[9]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \axi_rdata[9]_i_26 
       (.I0(\slv_reg_0x124_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\syncstages_ff_reg[2][17]_0 [9]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(vid_phy_status_sb_tx_tdata),
        .O(\axi_rdata[9]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h00005404)) 
    \axi_rdata[9]_i_3 
       (.I0(\axi_araddr_reg_n_0_[6] ),
        .I1(\axi_rdata[9]_i_7_n_0 ),
        .I2(\axi_araddr_reg_n_0_[8] ),
        .I3(\axi_rdata[9]_i_8_n_0 ),
        .I4(\axi_araddr_reg_n_0_[5] ),
        .O(\axi_rdata[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \axi_rdata[9]_i_4 
       (.I0(\axi_araddr_reg[4]_rep_n_0 ),
        .I1(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I2(i_in_meta_reg_2[9]),
        .I3(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I4(\axi_araddr_reg_n_0_[8] ),
        .I5(\axi_araddr_reg_n_0_[6] ),
        .O(\axi_rdata[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0FCA00CA)) 
    \axi_rdata[9]_i_6 
       (.I0(\axi_rdata_reg[9]_i_13_n_0 ),
        .I1(\axi_rdata_reg[9]_i_14_n_0 ),
        .I2(\axi_araddr_reg_n_0_[6] ),
        .I3(\axi_araddr_reg_n_0_[8] ),
        .I4(\axi_rdata[9]_i_15_n_0 ),
        .O(\axi_rdata[9]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[9]_i_7 
       (.I0(\slv_reg_0x214_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x218_reg_n_0_[9] ),
        .I4(\axi_araddr_reg[4]_rep_n_0 ),
        .I5(\axi_rdata[9]_i_16_n_0 ),
        .O(\axi_rdata[9]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000B833B800)) 
    \axi_rdata[9]_i_8 
       (.I0(\slv_reg_0x30C_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(p_223_in[9]),
        .I3(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I4(\slv_reg_0x300_reg_n_0_[9] ),
        .I5(\axi_araddr_reg[4]_rep_n_0 ),
        .O(\axi_rdata[9]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h3808FFFF38080000)) 
    \axi_rdata[9]_i_9 
       (.I0(\slv_reg_0x154_reg_n_0_[9] ),
        .I1(\axi_araddr_reg[2]_rep__0_n_0 ),
        .I2(\axi_araddr_reg[3]_rep__0_n_0 ),
        .I3(\slv_reg_0x158_reg_n_0_[9] ),
        .I4(\axi_araddr_reg_n_0_[4] ),
        .I5(\axi_rdata[9]_i_17_n_0 ),
        .O(\axi_rdata[9]_i_9_n_0 ));
  FDRE \axi_rdata_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[0]),
        .Q(vid_phy_axi4lite_rdata[0]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[0]_i_11 
       (.I0(\axi_rdata[0]_i_19_n_0 ),
        .I1(\axi_rdata[0]_i_20_n_0 ),
        .O(\axi_rdata_reg[0]_i_11_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[0]_i_13 
       (.I0(\axi_rdata[0]_i_22_n_0 ),
        .I1(\axi_rdata[0]_i_23_n_0 ),
        .O(\axi_rdata_reg[0]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[0]_i_14 
       (.I0(\axi_rdata[0]_i_24_n_0 ),
        .I1(\axi_rdata[0]_i_25_n_0 ),
        .O(\axi_rdata_reg[0]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[10]),
        .Q(vid_phy_axi4lite_rdata[10]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[10]_i_11 
       (.I0(\axi_rdata[10]_i_19_n_0 ),
        .I1(\axi_rdata[10]_i_20_n_0 ),
        .O(\axi_rdata_reg[10]_i_11_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[10]_i_13 
       (.I0(\axi_rdata[10]_i_22_n_0 ),
        .I1(\axi_rdata[10]_i_23_n_0 ),
        .O(\axi_rdata_reg[10]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[10]_i_14 
       (.I0(\axi_rdata[10]_i_24_n_0 ),
        .I1(\axi_rdata[10]_i_25_n_0 ),
        .O(\axi_rdata_reg[10]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[11]),
        .Q(vid_phy_axi4lite_rdata[11]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[11]_i_14 
       (.I0(\axi_rdata[11]_i_23_n_0 ),
        .I1(\axi_rdata[11]_i_24_n_0 ),
        .O(\axi_rdata_reg[11]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[11]_i_2 
       (.I0(\axi_rdata[11]_i_5_n_0 ),
        .I1(\axi_rdata[11]_i_6_n_0 ),
        .O(\axi_rdata_reg[11]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[12]),
        .Q(vid_phy_axi4lite_rdata[12]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[12]_i_14 
       (.I0(\axi_rdata[12]_i_23_n_0 ),
        .I1(\axi_rdata[12]_i_24_n_0 ),
        .O(\axi_rdata_reg[12]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[12]_i_2 
       (.I0(\axi_rdata[12]_i_5_n_0 ),
        .I1(\axi_rdata[12]_i_6_n_0 ),
        .O(\axi_rdata_reg[12]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[13]),
        .Q(vid_phy_axi4lite_rdata[13]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[13]_i_12 
       (.I0(\axi_rdata[13]_i_19_n_0 ),
        .I1(\axi_rdata[13]_i_20_n_0 ),
        .O(\axi_rdata_reg[13]_i_12_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[13]_i_15 
       (.I0(\axi_rdata[13]_i_23_n_0 ),
        .I1(\axi_rdata[13]_i_24_n_0 ),
        .O(\axi_rdata_reg[13]_i_15_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[13]_i_2 
       (.I0(\axi_rdata[13]_i_5_n_0 ),
        .I1(\axi_rdata[13]_i_6_n_0 ),
        .O(\axi_rdata_reg[13]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[14]),
        .Q(vid_phy_axi4lite_rdata[14]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[14]_i_12 
       (.I0(\axi_rdata[14]_i_19_n_0 ),
        .I1(\axi_rdata[14]_i_20_n_0 ),
        .O(\axi_rdata_reg[14]_i_12_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[14]_i_15 
       (.I0(\axi_rdata[14]_i_23_n_0 ),
        .I1(\axi_rdata[14]_i_24_n_0 ),
        .O(\axi_rdata_reg[14]_i_15_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[14]_i_2 
       (.I0(\axi_rdata[14]_i_5_n_0 ),
        .I1(\axi_rdata[14]_i_6_n_0 ),
        .O(\axi_rdata_reg[14]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[15]),
        .Q(vid_phy_axi4lite_rdata[15]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[15]_i_12 
       (.I0(\axi_rdata[15]_i_19_n_0 ),
        .I1(\axi_rdata[15]_i_20_n_0 ),
        .O(\axi_rdata_reg[15]_i_12_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[15]_i_15 
       (.I0(\axi_rdata[15]_i_23_n_0 ),
        .I1(\axi_rdata[15]_i_24_n_0 ),
        .O(\axi_rdata_reg[15]_i_15_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[15]_i_2 
       (.I0(\axi_rdata[15]_i_5_n_0 ),
        .I1(\axi_rdata[15]_i_6_n_0 ),
        .O(\axi_rdata_reg[15]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out__0),
        .Q(vid_phy_axi4lite_rdata[16]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[16]_i_10 
       (.I0(\axi_rdata[16]_i_18_n_0 ),
        .I1(\axi_rdata[16]_i_19_n_0 ),
        .O(\axi_rdata_reg[16]_i_10_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF8 \axi_rdata_reg[16]_i_12 
       (.I0(\axi_rdata_reg[16]_i_20_n_0 ),
        .I1(\axi_rdata_reg[16]_i_21_n_0 ),
        .O(\axi_rdata_reg[16]_i_12_n_0 ),
        .S(\axi_araddr_reg_n_0_[6] ));
  MUXF8 \axi_rdata_reg[16]_i_13 
       (.I0(\axi_rdata_reg[16]_i_22_n_0 ),
        .I1(\axi_rdata_reg[16]_i_23_n_0 ),
        .O(\axi_rdata_reg[16]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[6] ));
  MUXF7 \axi_rdata_reg[16]_i_2 
       (.I0(\axi_rdata[16]_i_5_n_0 ),
        .I1(\axi_rdata[16]_i_6_n_0 ),
        .O(\axi_rdata_reg[16]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  MUXF7 \axi_rdata_reg[16]_i_20 
       (.I0(\axi_rdata[16]_i_24_n_0 ),
        .I1(\axi_rdata[16]_i_25_n_0 ),
        .O(\axi_rdata_reg[16]_i_20_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[16]_i_21 
       (.I0(\axi_rdata[16]_i_26_n_0 ),
        .I1(\axi_rdata[16]_i_27_n_0 ),
        .O(\axi_rdata_reg[16]_i_21_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[16]_i_22 
       (.I0(\axi_rdata[16]_i_28_n_0 ),
        .I1(\axi_rdata[16]_i_29_n_0 ),
        .O(\axi_rdata_reg[16]_i_22_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[16]_i_23 
       (.I0(\axi_rdata[16]_i_30_n_0 ),
        .I1(\axi_rdata[16]_i_31_n_0 ),
        .O(\axi_rdata_reg[16]_i_23_n_0 ),
        .S(\axi_araddr_reg[4]_rep__0_n_0 ));
  MUXF7 \axi_rdata_reg[16]_i_9 
       (.I0(\axi_rdata[16]_i_16_n_0 ),
        .I1(clk_dru_freq_lock_reg_0),
        .O(\axi_rdata_reg[16]_i_9_n_0 ),
        .S(\axi_araddr_reg[2]_rep_n_0 ));
  FDRE \axi_rdata_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[17]),
        .Q(vid_phy_axi4lite_rdata[17]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[17]_i_13 
       (.I0(\axi_rdata[17]_i_22_n_0 ),
        .I1(\axi_rdata[17]_i_23_n_0 ),
        .O(\axi_rdata_reg[17]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[17]_i_14 
       (.I0(\axi_rdata[17]_i_24_n_0 ),
        .I1(\axi_rdata[17]_i_25_n_0 ),
        .O(\axi_rdata_reg[17]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[17]_i_2 
       (.I0(\axi_rdata[17]_i_5_n_0 ),
        .I1(\axi_rdata[17]_i_6_n_0 ),
        .O(\axi_rdata_reg[17]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[18]),
        .Q(vid_phy_axi4lite_rdata[18]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[18]_i_13 
       (.I0(\axi_rdata[18]_i_21_n_0 ),
        .I1(\axi_rdata[18]_i_22_n_0 ),
        .O(\axi_rdata_reg[18]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[18]_i_14 
       (.I0(\axi_rdata[18]_i_23_n_0 ),
        .I1(\axi_rdata[18]_i_24_n_0 ),
        .O(\axi_rdata_reg[18]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[18]_i_2 
       (.I0(\axi_rdata[18]_i_5_n_0 ),
        .I1(\axi_rdata[18]_i_6_n_0 ),
        .O(\axi_rdata_reg[18]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[19]),
        .Q(vid_phy_axi4lite_rdata[19]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[19]_i_14 
       (.I0(\axi_rdata[19]_i_22_n_0 ),
        .I1(\axi_rdata[19]_i_23_n_0 ),
        .O(\axi_rdata_reg[19]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[19]_i_2 
       (.I0(\axi_rdata[19]_i_5_n_0 ),
        .I1(\axi_rdata[19]_i_6_n_0 ),
        .O(\axi_rdata_reg[19]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[1]),
        .Q(vid_phy_axi4lite_rdata[1]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[1]_i_11 
       (.I0(\axi_rdata[1]_i_19_n_0 ),
        .I1(\axi_rdata[1]_i_20_n_0 ),
        .O(\axi_rdata_reg[1]_i_11_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[1]_i_13 
       (.I0(\axi_rdata[1]_i_22_n_0 ),
        .I1(\axi_rdata[1]_i_23_n_0 ),
        .O(\axi_rdata_reg[1]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[1]_i_14 
       (.I0(\axi_rdata[1]_i_24_n_0 ),
        .I1(\axi_rdata[1]_i_25_n_0 ),
        .O(\axi_rdata_reg[1]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[20]),
        .Q(vid_phy_axi4lite_rdata[20]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[20]_i_14 
       (.I0(\axi_rdata[20]_i_22_n_0 ),
        .I1(\axi_rdata[20]_i_23_n_0 ),
        .O(\axi_rdata_reg[20]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[20]_i_2 
       (.I0(\axi_rdata[20]_i_5_n_0 ),
        .I1(\axi_rdata[20]_i_6_n_0 ),
        .O(\axi_rdata_reg[20]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[21]),
        .Q(vid_phy_axi4lite_rdata[21]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[21]_i_14 
       (.I0(\axi_rdata[21]_i_22_n_0 ),
        .I1(\axi_rdata[21]_i_23_n_0 ),
        .O(\axi_rdata_reg[21]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[21]_i_2 
       (.I0(\axi_rdata[21]_i_5_n_0 ),
        .I1(\axi_rdata[21]_i_6_n_0 ),
        .O(\axi_rdata_reg[21]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[22]),
        .Q(vid_phy_axi4lite_rdata[22]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[22]_i_14 
       (.I0(\axi_rdata[22]_i_22_n_0 ),
        .I1(\axi_rdata[22]_i_23_n_0 ),
        .O(\axi_rdata_reg[22]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[22]_i_2 
       (.I0(\axi_rdata[22]_i_5_n_0 ),
        .I1(\axi_rdata[22]_i_6_n_0 ),
        .O(\axi_rdata_reg[22]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[23]),
        .Q(vid_phy_axi4lite_rdata[23]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[23]_i_14 
       (.I0(\axi_rdata[23]_i_22_n_0 ),
        .I1(\axi_rdata[23]_i_23_n_0 ),
        .O(\axi_rdata_reg[23]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[23]_i_2 
       (.I0(\axi_rdata[23]_i_5_n_0 ),
        .I1(\axi_rdata[23]_i_6_n_0 ),
        .O(\axi_rdata_reg[23]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[24]),
        .Q(vid_phy_axi4lite_rdata[24]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[24]_i_14 
       (.I0(\axi_rdata[24]_i_22_n_0 ),
        .I1(\axi_rdata[24]_i_23_n_0 ),
        .O(\axi_rdata_reg[24]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[24]_i_2 
       (.I0(\axi_rdata[24]_i_5_n_0 ),
        .I1(\axi_rdata[24]_i_6_n_0 ),
        .O(\axi_rdata_reg[24]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[25]),
        .Q(vid_phy_axi4lite_rdata[25]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[25]_i_14 
       (.I0(\axi_rdata[25]_i_22_n_0 ),
        .I1(\axi_rdata[25]_i_23_n_0 ),
        .O(\axi_rdata_reg[25]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[25]_i_2 
       (.I0(\axi_rdata[25]_i_5_n_0 ),
        .I1(\axi_rdata[25]_i_6_n_0 ),
        .O(\axi_rdata_reg[25]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[26]),
        .Q(vid_phy_axi4lite_rdata[26]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[26]_i_14 
       (.I0(\axi_rdata[26]_i_22_n_0 ),
        .I1(\axi_rdata[26]_i_23_n_0 ),
        .O(\axi_rdata_reg[26]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[26]_i_2 
       (.I0(\axi_rdata[26]_i_5_n_0 ),
        .I1(\axi_rdata[26]_i_6_n_0 ),
        .O(\axi_rdata_reg[26]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[27]),
        .Q(vid_phy_axi4lite_rdata[27]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[27]_i_14 
       (.I0(\axi_rdata[27]_i_22_n_0 ),
        .I1(\axi_rdata[27]_i_23_n_0 ),
        .O(\axi_rdata_reg[27]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[27]_i_2 
       (.I0(\axi_rdata[27]_i_5_n_0 ),
        .I1(\axi_rdata[27]_i_6_n_0 ),
        .O(\axi_rdata_reg[27]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[28]),
        .Q(vid_phy_axi4lite_rdata[28]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[28]_i_14 
       (.I0(\axi_rdata[28]_i_22_n_0 ),
        .I1(\axi_rdata[28]_i_23_n_0 ),
        .O(\axi_rdata_reg[28]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[28]_i_2 
       (.I0(\axi_rdata[28]_i_5_n_0 ),
        .I1(\axi_rdata[28]_i_6_n_0 ),
        .O(\axi_rdata_reg[28]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[29]),
        .Q(vid_phy_axi4lite_rdata[29]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[29]_i_13 
       (.I0(\axi_rdata[29]_i_21_n_0 ),
        .I1(\axi_rdata[29]_i_22_n_0 ),
        .O(\axi_rdata_reg[29]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[29]_i_2 
       (.I0(\axi_rdata[29]_i_5_n_0 ),
        .I1(\axi_rdata[29]_i_6_n_0 ),
        .O(\axi_rdata_reg[29]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[2]),
        .Q(vid_phy_axi4lite_rdata[2]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[2]_i_11 
       (.I0(\axi_rdata[2]_i_19_n_0 ),
        .I1(\axi_rdata[2]_i_20_n_0 ),
        .O(\axi_rdata_reg[2]_i_11_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[2]_i_13 
       (.I0(\axi_rdata[2]_i_22_n_0 ),
        .I1(\axi_rdata[2]_i_23_n_0 ),
        .O(\axi_rdata_reg[2]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[2]_i_14 
       (.I0(\axi_rdata[2]_i_24_n_0 ),
        .I1(\axi_rdata[2]_i_25_n_0 ),
        .O(\axi_rdata_reg[2]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[30]),
        .Q(vid_phy_axi4lite_rdata[30]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[30]_i_13 
       (.I0(\axi_rdata[30]_i_20_n_0 ),
        .I1(\axi_rdata[30]_i_21_n_0 ),
        .O(\axi_rdata_reg[30]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[31]),
        .Q(vid_phy_axi4lite_rdata[31]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[31]_i_14 
       (.I0(\axi_rdata[31]_i_21_n_0 ),
        .I1(\axi_rdata[31]_i_22_n_0 ),
        .O(\axi_rdata_reg[31]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[3]),
        .Q(vid_phy_axi4lite_rdata[3]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[3]_i_11 
       (.I0(\axi_rdata[3]_i_19_n_0 ),
        .I1(\axi_rdata[3]_i_20_n_0 ),
        .O(\axi_rdata_reg[3]_i_11_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[3]_i_14 
       (.I0(\axi_rdata[3]_i_23_n_0 ),
        .I1(\axi_rdata[3]_i_24_n_0 ),
        .O(\axi_rdata_reg[3]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[4]),
        .Q(vid_phy_axi4lite_rdata[4]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[4]_i_11 
       (.I0(\axi_rdata[4]_i_19_n_0 ),
        .I1(\axi_rdata[4]_i_20_n_0 ),
        .O(\axi_rdata_reg[4]_i_11_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[4]_i_14 
       (.I0(\axi_rdata[4]_i_23_n_0 ),
        .I1(\axi_rdata[4]_i_24_n_0 ),
        .O(\axi_rdata_reg[4]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[5]),
        .Q(vid_phy_axi4lite_rdata[5]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[5]_i_11 
       (.I0(\axi_rdata[5]_i_19_n_0 ),
        .I1(\axi_rdata[5]_i_20_n_0 ),
        .O(\axi_rdata_reg[5]_i_11_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[5]_i_14 
       (.I0(\axi_rdata[5]_i_23_n_0 ),
        .I1(\axi_rdata[5]_i_24_n_0 ),
        .O(\axi_rdata_reg[5]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[6]),
        .Q(vid_phy_axi4lite_rdata[6]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[6]_i_11 
       (.I0(\axi_rdata[6]_i_19_n_0 ),
        .I1(\axi_rdata[6]_i_20_n_0 ),
        .O(\axi_rdata_reg[6]_i_11_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[6]_i_14 
       (.I0(\axi_rdata[6]_i_23_n_0 ),
        .I1(\axi_rdata[6]_i_24_n_0 ),
        .O(\axi_rdata_reg[6]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[7]),
        .Q(vid_phy_axi4lite_rdata[7]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[7]_i_11 
       (.I0(\axi_rdata[7]_i_19_n_0 ),
        .I1(\axi_rdata[7]_i_20_n_0 ),
        .O(\axi_rdata_reg[7]_i_11_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[7]_i_14 
       (.I0(\axi_rdata[7]_i_23_n_0 ),
        .I1(\axi_rdata[7]_i_24_n_0 ),
        .O(\axi_rdata_reg[7]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  FDRE \axi_rdata_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[8]),
        .Q(vid_phy_axi4lite_rdata[8]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[8]_i_12 
       (.I0(\axi_rdata[8]_i_21_n_0 ),
        .I1(\axi_rdata[8]_i_22_n_0 ),
        .O(\axi_rdata_reg[8]_i_12_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[8]_i_13 
       (.I0(\axi_rdata[8]_i_23_n_0 ),
        .I1(\axi_rdata[8]_i_24_n_0 ),
        .O(\axi_rdata_reg[8]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[8]_i_2 
       (.I0(\axi_rdata[8]_i_5_n_0 ),
        .I1(\axi_rdata[8]_i_6_n_0 ),
        .O(\axi_rdata_reg[8]_i_2_n_0 ),
        .S(\axi_araddr_reg_n_0_[5] ));
  FDRE \axi_rdata_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(slv_reg_rden),
        .D(reg_data_out[9]),
        .Q(vid_phy_axi4lite_rdata[9]),
        .R(p_0_in));
  MUXF7 \axi_rdata_reg[9]_i_11 
       (.I0(\axi_rdata[9]_i_19_n_0 ),
        .I1(\axi_rdata[9]_i_20_n_0 ),
        .O(\axi_rdata_reg[9]_i_11_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[9]_i_13 
       (.I0(\axi_rdata[9]_i_22_n_0 ),
        .I1(\axi_rdata[9]_i_23_n_0 ),
        .O(\axi_rdata_reg[9]_i_13_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  MUXF7 \axi_rdata_reg[9]_i_14 
       (.I0(\axi_rdata[9]_i_24_n_0 ),
        .I1(\axi_rdata[9]_i_25_n_0 ),
        .O(\axi_rdata_reg[9]_i_14_n_0 ),
        .S(\axi_araddr_reg_n_0_[4] ));
  LUT4 #(
    .INIT(16'h08F8)) 
    axi_rvalid_i_1
       (.I0(vid_phy_axi4lite_arready),
        .I1(vid_phy_axi4lite_arvalid),
        .I2(vid_phy_axi4lite_rvalid),
        .I3(vid_phy_axi4lite_rready),
        .O(axi_rvalid_i_1_n_0));
  FDRE axi_rvalid_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_rvalid_i_1_n_0),
        .Q(vid_phy_axi4lite_rvalid),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair519" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    axi_wready_i_1
       (.I0(vid_phy_axi4lite_wvalid),
        .I1(vid_phy_axi4lite_awvalid),
        .I2(vid_phy_axi4lite_wready),
        .I3(aw_en_reg_n_0),
        .O(axi_wready0));
  FDRE axi_wready_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(axi_wready0),
        .Q(vid_phy_axi4lite_wready),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_1 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_3_n_0 ),
        .I1(DRPEN_reg),
        .I2(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [7]),
        .I3(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[23] ),
        .I4(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[13] ),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_3 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [4]),
        .I1(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [5]),
        .I2(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [1]),
        .I3(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [2]),
        .I4(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0 ),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_7 
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [6]),
        .I1(\syncstages_ff_reg[0]_0 [0]),
        .I2(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [9]),
        .I3(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [8]),
        .O(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    b0_MMCM_RX_DRP_LOCKED_DLY_i_1
       (.I0(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[16] ),
        .I1(b0_MMCM_RX_DRP_LOCKED_DLY_i_3_n_0),
        .I2(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[14] ),
        .I3(DRPEN_reg),
        .I4(\syncstages_ff_reg[0]_0 [0]),
        .O(b0_MMCM_RX_DRP_LOCKED_DLY6_out));
  LUT5 #(
    .INIT(32'h00000004)) 
    b0_MMCM_RX_DRP_LOCKED_DLY_i_3
       (.I0(p_2_in[11]),
        .I1(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [1]),
        .I2(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [3]),
        .I3(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[18] [0]),
        .I4(\b0_MMCM_RX_DRP_LOCKED_DLY_CNT_reg[9] ),
        .O(b0_MMCM_RX_DRP_LOCKED_DLY_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_1 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_3_n_0 ),
        .I1(MMCM_LOCKED_OUT),
        .I2(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [7]),
        .I3(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[23] ),
        .I4(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[13] ),
        .O(E));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_3 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [4]),
        .I1(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [5]),
        .I2(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [1]),
        .I3(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [2]),
        .I4(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0 ),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    \b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7 
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [6]),
        .I1(\syncstages_ff_reg[0]_1 [0]),
        .I2(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [9]),
        .I3(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [8]),
        .O(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT[23]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'h00004000)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_1
       (.I0(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[16] ),
        .I1(b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0),
        .I2(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[14] ),
        .I3(MMCM_LOCKED_OUT),
        .I4(\syncstages_ff_reg[0]_1 [0]),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY8_out));
  LUT5 #(
    .INIT(32'h00000004)) 
    b0_MMCM_TX_DRP_LOCKED_DLY_i_3
       (.I0(p_3_in[11]),
        .I1(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [1]),
        .I2(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [3]),
        .I3(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[18] [0]),
        .I4(\b0_MMCM_TX_DRP_LOCKED_DLY_CNT_reg[9] ),
        .O(b0_MMCM_TX_DRP_LOCKED_DLY_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \clk_rx_flt_b[35]_i_1 
       (.I0(\clk_rx_freq_reg[28] [1]),
        .I1(i_reg_clkdet_run),
        .O(SR));
  LUT4 #(
    .INIT(16'hA202)) 
    \clk_rx_tmr[0]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(\clk_rx_tmr_reg[0]_0 ),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[0] ),
        .O(\clk_rx_tmr_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[10]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[9]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[10] ),
        .O(\clk_rx_tmr_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[11]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[10]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[11] ),
        .O(\clk_rx_tmr_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[12]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[11]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[12] ),
        .O(\clk_rx_tmr_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[13]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[12]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[13] ),
        .O(\clk_rx_tmr_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[14]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[13]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[14] ),
        .O(\clk_rx_tmr_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[15]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[14]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[15] ),
        .O(\clk_rx_tmr_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[16]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[15]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[16] ),
        .O(\clk_rx_tmr_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[17]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[16]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[17] ),
        .O(\clk_rx_tmr_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[18]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[17]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[18] ),
        .O(\clk_rx_tmr_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[19]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[18]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[19] ),
        .O(\clk_rx_tmr_reg[31]_0 [19]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[1]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[0]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[1] ),
        .O(\clk_rx_tmr_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[20]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[19]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[20] ),
        .O(\clk_rx_tmr_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[21]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[20]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[21] ),
        .O(\clk_rx_tmr_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[22]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[21]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[22] ),
        .O(\clk_rx_tmr_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[23]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[22]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[23] ),
        .O(\clk_rx_tmr_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[24]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[23]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[24] ),
        .O(\clk_rx_tmr_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[25]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[24]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[25] ),
        .O(\clk_rx_tmr_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[26]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[25]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[26] ),
        .O(\clk_rx_tmr_reg[31]_0 [26]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[27]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[26]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[27] ),
        .O(\clk_rx_tmr_reg[31]_0 [27]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[28]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[27]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[28] ),
        .O(\clk_rx_tmr_reg[31]_0 [28]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[29]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[28]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[29] ),
        .O(\clk_rx_tmr_reg[31]_0 [29]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[2]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[1]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[2] ),
        .O(\clk_rx_tmr_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[30]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[29]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[30] ),
        .O(\clk_rx_tmr_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \clk_rx_tmr[31]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clkdet_ctrl_rx_tmr_clr_del_reg),
        .O(\clk_rx_tmr_reg[31] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[31]_i_3 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[30]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[31] ),
        .O(\clk_rx_tmr_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[3]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[2]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[3] ),
        .O(\clk_rx_tmr_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[4]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[3]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[4] ),
        .O(\clk_rx_tmr_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[5]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[4]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[5] ),
        .O(\clk_rx_tmr_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[6]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[5]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[6] ),
        .O(\clk_rx_tmr_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[7]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[6]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[7] ),
        .O(\clk_rx_tmr_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[8]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[7]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[8] ),
        .O(\clk_rx_tmr_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_rx_tmr[9]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_rx_tmr0[8]),
        .I2(\clk_rx_tmr_reg[0] ),
        .I3(\slv_reg_0x218_reg_n_0_[9] ),
        .O(\clk_rx_tmr_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'h0EEE0000)) 
    clk_rx_tmr_evt_i_1
       (.I0(clk_rx_tmr_evt_reg_0),
        .I1(clk_rx_tmr_evt0__0),
        .I2(\slv_reg_0x11C_reg_n_0_[31] ),
        .I3(wr_en_2_isr),
        .I4(i_reg_clkdet_run),
        .O(clk_rx_tmr_evt_reg));
  (* SOFT_HLUTNM = "soft_lutpair492" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \clk_sm_cur[2]_i_1 
       (.I0(i_reg_clkdet_run),
        .O(\clk_cnt_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair504" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \clk_tx_freq[28]_i_1 
       (.I0(\clk_rx_freq_reg[28] [0]),
        .I1(i_reg_clkdet_run),
        .O(\clk_tx_freq_reg[11] ));
  LUT6 #(
    .INIT(64'h0040444000400040)) 
    clk_tx_freq_lock_i_1
       (.I0(\clk_rx_freq_reg[28] [0]),
        .I1(i_reg_clkdet_run),
        .I2(clk_tx_freq_lock_reg_0),
        .I3(\clk_sm_cur_reg[0] ),
        .I4(i_reg_clkdet_tx_freq_rst_reg_0),
        .I5(\syncstages_ff_reg[2]_8 ),
        .O(clk_tx_freq_lock_reg));
  LUT4 #(
    .INIT(16'hA202)) 
    \clk_tx_tmr[0]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(\clk_tx_tmr_reg[0] ),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[0] ),
        .O(\clk_tx_tmr_reg[31]_0 [0]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[10]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[9]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[10] ),
        .O(\clk_tx_tmr_reg[31]_0 [10]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[11]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[10]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[11] ),
        .O(\clk_tx_tmr_reg[31]_0 [11]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[12]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[11]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[12] ),
        .O(\clk_tx_tmr_reg[31]_0 [12]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[13]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[12]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[13] ),
        .O(\clk_tx_tmr_reg[31]_0 [13]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[14]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[13]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[14] ),
        .O(\clk_tx_tmr_reg[31]_0 [14]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[15]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[14]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[15] ),
        .O(\clk_tx_tmr_reg[31]_0 [15]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[16]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[15]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\clk_tx_tmr_reg[16] ),
        .O(\clk_tx_tmr_reg[31]_0 [16]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[17]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[16]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[17] ),
        .O(\clk_tx_tmr_reg[31]_0 [17]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[18]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[17]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[18] ),
        .O(\clk_tx_tmr_reg[31]_0 [18]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[19]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[18]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[19] ),
        .O(\clk_tx_tmr_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair502" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[1]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[0]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[1] ),
        .O(\clk_tx_tmr_reg[31]_0 [1]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[20]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[19]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[20] ),
        .O(\clk_tx_tmr_reg[31]_0 [20]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[21]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[20]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[21] ),
        .O(\clk_tx_tmr_reg[31]_0 [21]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[22]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[21]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[22] ),
        .O(\clk_tx_tmr_reg[31]_0 [22]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[23]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[22]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[23] ),
        .O(\clk_tx_tmr_reg[31]_0 [23]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[24]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[23]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[24] ),
        .O(\clk_tx_tmr_reg[31]_0 [24]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[25]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[24]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[25] ),
        .O(\clk_tx_tmr_reg[31]_0 [25]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[26]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[25]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[26] ),
        .O(\clk_tx_tmr_reg[31]_0 [26]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[27]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[26]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[27] ),
        .O(\clk_tx_tmr_reg[31]_0 [27]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[28]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[27]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[28] ),
        .O(\clk_tx_tmr_reg[31]_0 [28]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[29]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[28]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[29] ),
        .O(\clk_tx_tmr_reg[31]_0 [29]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[2]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[1]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[2] ),
        .O(\clk_tx_tmr_reg[31]_0 [2]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[30]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[29]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[30] ),
        .O(\clk_tx_tmr_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair500" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \clk_tx_tmr[31]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clkdet_ctrl_tx_tmr_clr_del_reg),
        .O(\clk_tx_tmr_reg[31] ));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[31]_i_3 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[30]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[31] ),
        .O(\clk_tx_tmr_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair503" *) 
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[3]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[2]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[3] ),
        .O(\clk_tx_tmr_reg[31]_0 [3]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[4]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[3]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[4] ),
        .O(\clk_tx_tmr_reg[31]_0 [4]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[5]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[4]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[5] ),
        .O(\clk_tx_tmr_reg[31]_0 [5]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[6]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[5]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[6] ),
        .O(\clk_tx_tmr_reg[31]_0 [6]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[7]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[6]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[7] ),
        .O(\clk_tx_tmr_reg[31]_0 [7]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[8]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[7]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[8] ),
        .O(\clk_tx_tmr_reg[31]_0 [8]));
  LUT4 #(
    .INIT(16'hA808)) 
    \clk_tx_tmr[9]_i_1 
       (.I0(i_reg_clkdet_run),
        .I1(clk_tx_tmr0[8]),
        .I2(i_reg_clkdet_tx_tmr_ld),
        .I3(\slv_reg_0x214_reg_n_0_[9] ),
        .O(\clk_tx_tmr_reg[31]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT5 #(
    .INIT(32'h0EEE0000)) 
    clk_tx_tmr_evt_i_1
       (.I0(clk_tx_tmr_evt_reg_0),
        .I1(clk_tx_tmr_evt0__0),
        .I2(p_2_in12_in),
        .I3(wr_en_2_isr),
        .I4(i_reg_clkdet_run),
        .O(clk_tx_tmr_evt_reg));
  FDRE clkdet_rx_freq_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_evt_reg),
        .Q(clkdet_rx_freq_event_updated_q),
        .R(1'b0));
  FDRE clkdet_rx_timer_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_tmr_evt_reg_0),
        .Q(clkdet_rx_timer_event_updated_q),
        .R(1'b0));
  FDRE clkdet_tx_freq_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_evt_reg),
        .Q(clkdet_tx_freq_event_updated_q),
        .R(1'b0));
  FDRE clkdet_tx_timer_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_tmr_evt_reg_0),
        .Q(clkdet_tx_timer_event_updated_q),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \drp_txn_available_q[0]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\drp_txn_available_q[2]_i_2_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[4]),
        .I5(\slv_reg_0x140[31]_i_2_n_0 ),
        .O(drp_txn_available_q[0]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \drp_txn_available_q[1]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[1]),
        .I2(\drp_txn_available_q[2]_i_2_n_0 ),
        .I3(sel0[4]),
        .I4(sel0[0]),
        .I5(\slv_reg_0x140[31]_i_2_n_0 ),
        .O(drp_txn_available_q[1]));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    \drp_txn_available_q[2]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .I2(\drp_txn_available_q[2]_i_2_n_0 ),
        .I3(sel0[4]),
        .I4(sel0[1]),
        .I5(\slv_reg_0x140[31]_i_2_n_0 ),
        .O(drp_txn_available_q[2]));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \drp_txn_available_q[2]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[7]),
        .O(\drp_txn_available_q[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    \drp_txn_available_q[4]_i_1 
       (.I0(\slv_reg_0x44[31]_i_2_n_0 ),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .O(drp_txn_available_q[4]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \drp_txn_available_q[5]_i_1 
       (.I0(\slv_reg_0x10C[31]_i_4_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[7]),
        .I3(\drp_txn_available_q[5]_i_2_n_0 ),
        .I4(sel0[1]),
        .I5(sel0[6]),
        .O(drp_txn_available_q[5]));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \drp_txn_available_q[5]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[0]),
        .O(\drp_txn_available_q[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \drp_txn_available_q[6]_i_1 
       (.I0(sel0[5]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[7]),
        .I4(\slv_reg_0x154[31]_i_3_n_0 ),
        .I5(\slv_reg_0x10C[31]_i_2_n_0 ),
        .O(drp_txn_available_q[6]));
  FDRE \drp_txn_available_q_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[0]),
        .Q(drp_txn_available_del_reg[0]),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  FDRE \drp_txn_available_q_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[1]),
        .Q(drp_txn_available_del_reg[1]),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  FDRE \drp_txn_available_q_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[2]),
        .Q(drp_txn_available_del_reg[2]),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  FDRE \drp_txn_available_q_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[4]),
        .Q(drp_txn_available_del_reg[3]),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  FDRE \drp_txn_available_q_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[5]),
        .Q(drp_txn_available_del_reg[4]),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  FDRE \drp_txn_available_q_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(drp_txn_available_q[6]),
        .Q(drp_txn_available_del_reg[5]),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  FDRE gt_status_cpll_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[2]_0 ),
        .Q(gt_status_cpll_lock_updated_q),
        .R(1'b0));
  FDRE gt_status_qpll1_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[2]_3 ),
        .Q(gt_status_qpll1_lock_updated_q),
        .R(1'b0));
  FDRE gt_status_qpll_lock_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[2]_1 ),
        .Q(gt_status_qpll_lock_updated_q),
        .R(1'b0));
  FDRE gt_status_rx_resetdone_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[2] ),
        .Q(gt_status_rx_resetdone_updated_q),
        .R(1'b0));
  FDRE gt_status_tx_alignment_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\syncstages_ff_reg[2]_2 ),
        .Q(gt_status_tx_alignment_updated_q),
        .R(1'b0));
  FDRE gt_status_tx_resetdone_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(dest_out),
        .Q(gt_status_tx_resetdone_updated_q),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair495" *) 
  LUT1 #(
    .INIT(2'h1)) 
    i_1701
       (.I0(i_reg_clkdet_run),
        .O(n_0_1701));
  LUT4 #(
    .INIT(16'hBF80)) 
    i_reg_clkdet_run_i_1
       (.I0(vid_phy_axi4lite_wdata[0]),
        .I1(slv_reg_0x200),
        .I2(slv_reg_wren__0),
        .I3(i_reg_clkdet_run),
        .O(i_reg_clkdet_run_i_1_n_0));
  FDRE i_reg_clkdet_run_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_run_i_1_n_0),
        .Q(i_reg_clkdet_run),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h8FFF880080008800)) 
    i_reg_clkdet_rx_freq_rst_i_1
       (.I0(i_reg_clkdet_tx_tmr_clr_i_3_n_0),
        .I1(vid_phy_axi4lite_wdata[4]),
        .I2(slv_reg_0x200),
        .I3(slv_reg_wren__0),
        .I4(clk_rx_freq_lock),
        .I5(i_reg_clkdet_rx_freq_rst_reg_0),
        .O(i_reg_clkdet_rx_freq_rst_i_1_n_0));
  FDRE i_reg_clkdet_rx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_rx_freq_rst_i_1_n_0),
        .Q(i_reg_clkdet_rx_freq_rst_reg_0),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i_reg_clkdet_rx_tmr_clr_i_1
       (.I0(vid_phy_axi4lite_wdata[2]),
        .I1(i_reg_clkdet_tx_tmr_clr_i_3_n_0),
        .O(i_reg_clkdet_rx_tmr_clr));
  FDRE i_reg_clkdet_rx_tmr_clr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_rx_tmr_clr),
        .Q(clkdet_ctrl_rx_tmr_clr_del_reg),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    i_reg_clkdet_rx_tmr_ld_i_1
       (.I0(\slv_reg_0x208[31]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[7]),
        .O(slv_reg_0x218));
  FDRE i_reg_clkdet_rx_tmr_ld_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x218),
        .Q(\clk_rx_tmr_reg[0] ),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h8FFF880080008800)) 
    i_reg_clkdet_tx_freq_rst_i_1
       (.I0(i_reg_clkdet_tx_tmr_clr_i_3_n_0),
        .I1(vid_phy_axi4lite_wdata[3]),
        .I2(slv_reg_0x200),
        .I3(slv_reg_wren__0),
        .I4(clk_tx_freq_lock_reg_0),
        .I5(i_reg_clkdet_tx_freq_rst_reg_0),
        .O(i_reg_clkdet_tx_freq_rst_i_1_n_0));
  FDRE i_reg_clkdet_tx_freq_rst_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_tx_freq_rst_i_1_n_0),
        .Q(i_reg_clkdet_tx_freq_rst_reg_0),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h7FFFFFFF)) 
    i_reg_clkdet_tx_tmr_clr_i_1
       (.I0(vid_phy_axi4lite_aresetn),
        .I1(vid_phy_axi4lite_awvalid),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_wready),
        .I4(vid_phy_axi4lite_awready),
        .O(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair536" *) 
  LUT2 #(
    .INIT(4'h8)) 
    i_reg_clkdet_tx_tmr_clr_i_2
       (.I0(vid_phy_axi4lite_wdata[1]),
        .I1(i_reg_clkdet_tx_tmr_clr_i_3_n_0),
        .O(i_reg_clkdet_tx_tmr_clr));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    i_reg_clkdet_tx_tmr_clr_i_3
       (.I0(sel0[6]),
        .I1(sel0[5]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(i_reg_clkdet_tx_tmr_clr_i_4_n_0),
        .O(i_reg_clkdet_tx_tmr_clr_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    i_reg_clkdet_tx_tmr_clr_i_4
       (.I0(sel0[3]),
        .I1(sel0[4]),
        .I2(sel0[7]),
        .I3(sel0[2]),
        .O(i_reg_clkdet_tx_tmr_clr_i_4_n_0));
  FDRE i_reg_clkdet_tx_tmr_clr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(i_reg_clkdet_tx_tmr_clr),
        .Q(clkdet_ctrl_tx_tmr_clr_del_reg),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    i_reg_clkdet_tx_tmr_ld_i_1
       (.I0(\slv_reg_0x10C[31]_i_4_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[1]),
        .I3(i_reg_clkdet_tx_tmr_ld_i_2_n_0),
        .I4(sel0[3]),
        .I5(sel0[7]),
        .O(slv_reg_0x214));
  (* SOFT_HLUTNM = "soft_lutpair538" *) 
  LUT2 #(
    .INIT(4'h7)) 
    i_reg_clkdet_tx_tmr_ld_i_2
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .O(i_reg_clkdet_tx_tmr_ld_i_2_n_0));
  FDRE i_reg_clkdet_tx_tmr_ld_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x214),
        .Q(i_reg_clkdet_tx_tmr_ld),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  FDRE \imr_reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[0]),
        .Q(imr_reg[0]),
        .R(1'b0));
  FDRE \imr_reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[10]),
        .Q(imr_reg[10]),
        .R(1'b0));
  FDRE \imr_reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[1]),
        .Q(imr_reg[1]),
        .R(1'b0));
  FDRE \imr_reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[2]),
        .Q(imr_reg[2]),
        .R(1'b0));
  FDRE \imr_reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[30]),
        .Q(imr_reg[30]),
        .R(1'b0));
  FDRE \imr_reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[31]),
        .Q(imr_reg[31]),
        .R(1'b0));
  FDRE \imr_reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[3]),
        .Q(imr_reg[3]),
        .R(1'b0));
  FDRE \imr_reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[4]),
        .Q(imr_reg[4]),
        .R(1'b0));
  FDRE \imr_reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[5]),
        .Q(imr_reg[5]),
        .R(1'b0));
  FDRE \imr_reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[6]),
        .Q(imr_reg[6]),
        .R(1'b0));
  FDRE \imr_reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[7]),
        .Q(imr_reg[7]),
        .R(1'b0));
  FDRE \imr_reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(imr[9]),
        .Q(imr_reg[9]),
        .R(1'b0));
  FDRE mmcm_rx_usrclk_lock_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(b0_MMCM_RX_DRP_LOCKED_DLY_reg),
        .Q(mmcm_rx_usrclk_lock_event_updated_q),
        .R(1'b0));
  FDRE mmcm_tx_usrclk_lock_event_updated_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(vid_phy_status_sb_tx_tdata),
        .Q(mmcm_tx_usrclk_lock_event_updated_q),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \rx_mmcm.GT0_RX_MMCM_CLKOUT1_ODDR_INST_i_1 
       (.I0(\slv_reg_0x158_reg_n_0_[0] ),
        .O(rx_tmds_clk_n));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \slv_reg_0x100[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[6]),
        .I4(sel0[1]),
        .I5(\slv_reg_0x100[31]_i_2_n_0 ),
        .O(\slv_reg_0x100[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg_0x100[31]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[0]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\slv_reg_0x100[31]_i_2_n_0 ));
  FDRE \slv_reg_0x100_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x100_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\syncstages_ff_reg[0][3]_1 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\syncstages_ff_reg[0][3]_1 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\syncstages_ff_reg[0][3]_1 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\syncstages_ff_reg[0][3]_1 [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\syncstages_ff_reg[0][3]_1 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\syncstages_ff_reg[0][3]_1 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x100_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(p_178_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\syncstages_ff_reg[0][3]_1 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\syncstages_ff_reg[0][3]_1 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_168_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\syncstages_ff_reg[0][3]_1 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\syncstages_ff_reg[0][3]_1 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\syncstages_ff_reg[0][3]_1 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\syncstages_ff_reg[0][3]_1 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x100_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(p_183_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(p_184_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(p_185_in),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(p_186_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(p_186_in[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\syncstages_ff_reg[0][3]_1 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(p_186_in[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x100_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\syncstages_ff_reg[0][3]_1 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\syncstages_ff_reg[0][3]_1 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\syncstages_ff_reg[0][3]_1 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\syncstages_ff_reg[0][3]_1 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\syncstages_ff_reg[0][3]_1 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x100_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x100_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x100[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(p_173_in),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x108[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[6]),
        .I5(\slv_reg_0x100[31]_i_2_n_0 ),
        .O(\slv_reg_0x108[31]_i_1_n_0 ));
  FDRE \slv_reg_0x108_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(i_in_meta_reg[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(i_in_meta_reg[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(i_in_meta_reg[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(i_in_meta_reg[9]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x108_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x108_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x108_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(i_in_meta_reg[10]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(i_in_meta_reg[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(i_in_meta_reg[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(i_in_meta_reg[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(i_in_meta_reg[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(i_in_meta_reg[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x108_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x108_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x108_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x108_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x108_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x108_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x108_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x108_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x108_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(i_in_meta_reg[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x108_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x108_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(i_in_meta_reg[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(i_in_meta_reg[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x108_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x108_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x108_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(i_in_meta_reg[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x108_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x108[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(i_in_meta_reg[6]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \slv_reg_0x10C[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\slv_reg_0x10C[31]_i_2_n_0 ),
        .I2(\slv_reg_0x10C[31]_i_3_n_0 ),
        .I3(sel0[7]),
        .I4(sel0[2]),
        .I5(\slv_reg_0x10C[31]_i_4_n_0 ),
        .O(\slv_reg_0x10C[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \slv_reg_0x10C[31]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[6]),
        .O(\slv_reg_0x10C[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \slv_reg_0x10C[31]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .O(\slv_reg_0x10C[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \slv_reg_0x10C[31]_i_4 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .O(\slv_reg_0x10C[31]_i_4_n_0 ));
  FDRE \slv_reg_0x10C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x10C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x10C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x10C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x10C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x10C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x10C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x10C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x10C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x10C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x10C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x10C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x10C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x10C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x10C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x10C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x10C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x10C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x10C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x10C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x10C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x10C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x10C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x10C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x10C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x10C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x10C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x10C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x10C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x10C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x10C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x10C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x10C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \slv_reg_0x10[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x10[31]_i_1_n_0 ));
  FDRE \slv_reg_0x10_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(rst_in_out_reg[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(rst_in_out_reg[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x10_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x10_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x10_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x10_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x10_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x10_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x10_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x10_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x10_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(rst_in_out_reg[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x10_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x10_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x10_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x10_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(rst_in_out_reg[9]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(rst_in_out_reg[10]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(rst_in_out_reg[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(rst_in_out_reg[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(rst_in_out_reg[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(rst_in_out_reg[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(rst_in_out_reg[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(rst_in_out_reg[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(rst_in_out_reg[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x10_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(rst_in_out_reg[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(rst_in_out_reg[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(rst_in_out_reg[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x10_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(rst_in_out_reg[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x10_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x10[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(rst_in_out_reg[7]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x110[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[0]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[6]),
        .I5(\slv_reg_0x120[31]_i_2_n_0 ),
        .O(\slv_reg_0x110[31]_i_1_n_0 ));
  FDRE \slv_reg_0x110_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x110_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x110_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x110_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x110_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x110_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x110_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x110_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x110_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x110_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x110_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x110_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x110_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x110[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x110_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \slv_reg_0x114[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\slv_reg_0x120[31]_i_2_n_0 ),
        .O(\slv_reg_0x114[31]_i_1_n_0 ));
  FDRE \slv_reg_0x114_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x114_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x114_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x114_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x114_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x114_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x114_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x114_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x114_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x114_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x114_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x114_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x114_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x114[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x114_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \slv_reg_0x11C[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\slv_reg_0x154[31]_i_2_n_0 ),
        .I2(\slv_reg_0x10C[31]_i_3_n_0 ),
        .I3(sel0[7]),
        .I4(sel0[3]),
        .I5(\slv_reg_0x10C[31]_i_4_n_0 ),
        .O(\slv_reg_0x11C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x11C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x11C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x11C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x11C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x11C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(p_2_in12_in),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x11C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x11C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x11C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x11C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(Q[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(Q[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x11C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x11C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x11C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x120[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[6]),
        .I5(\slv_reg_0x120[31]_i_2_n_0 ),
        .O(\slv_reg_0x120[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg_0x120[31]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[1]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\slv_reg_0x120[31]_i_2_n_0 ));
  FDRE \slv_reg_0x120_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_3_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\syncstages_ff_reg[0]_1 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_3_in[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(data38[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(data38[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(data38[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(data38[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(data38[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(data38[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(data38[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(data38[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\syncstages_ff_reg[0]_1 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(data38[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(data38[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(data38[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(data38[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(data38[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(data38[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(data38[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(data38[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(data38[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(data38[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(data38[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(data38[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(data38[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(data38[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(data38[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(data38[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(data38[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(data38[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x120_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x120[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(data38[8]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \slv_reg_0x124[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[6]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[3]),
        .I5(\slv_reg_0x124[31]_i_2_n_0 ),
        .O(\slv_reg_0x124[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair513" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg_0x124[31]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[2]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\slv_reg_0x124[31]_i_2_n_0 ));
  FDRE \slv_reg_0x124_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\DRP_Config_Reg_reg[31]_3 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x124_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x124_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\DRP_Config_Reg_reg[31]_3 [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\DRP_Config_Reg_reg[31]_3 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x124_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x124_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\DRP_Config_Reg_reg[31]_3 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\DRP_Config_Reg_reg[31]_3 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\DRP_Config_Reg_reg[31]_3 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\DRP_Config_Reg_reg[31]_3 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\DRP_Config_Reg_reg[31]_3 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\DRP_Config_Reg_reg[31]_3 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\DRP_Config_Reg_reg[31]_3 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\DRP_Config_Reg_reg[31]_3 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\DRP_Config_Reg_reg[31]_3 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\DRP_Config_Reg_reg[31]_3 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\DRP_Config_Reg_reg[31]_3 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\DRP_Config_Reg_reg[31]_3 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\DRP_Config_Reg_reg[31]_3 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\DRP_Config_Reg_reg[31]_3 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\DRP_Config_Reg_reg[31]_3 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\DRP_Config_Reg_reg[31]_3 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\DRP_Config_Reg_reg[31]_3 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\DRP_Config_Reg_reg[31]_3 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\DRP_Config_Reg_reg[31]_3 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\DRP_Config_Reg_reg[31]_3 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\DRP_Config_Reg_reg[31]_3 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\DRP_Config_Reg_reg[31]_3 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\DRP_Config_Reg_reg[31]_3 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\DRP_Config_Reg_reg[31]_3 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x124_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x124[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x124_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg_0x134[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[6]),
        .I3(sel0[0]),
        .I4(sel0[3]),
        .I5(\slv_reg_0x120[31]_i_2_n_0 ),
        .O(\slv_reg_0x134[31]_i_1_n_0 ));
  FDRE \slv_reg_0x134_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(gtwiz_userclk_tx_active_sync_reg[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x134_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x134_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x134_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x134_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x134_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x134_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x134_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x134_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x134_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x134_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(gtwiz_userclk_tx_active_sync_reg[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x134_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x134_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x134_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x134_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x134_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x134_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x134_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x134_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x134_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x134_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(gtwiz_userclk_tx_active_sync_reg[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x134_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x134_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(gtwiz_userclk_tx_active_sync_reg[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x134_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x134_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x134_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x134_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x134_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x134_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x134[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x134_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg_0x138[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[6]),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(\slv_reg_0x100[31]_i_2_n_0 ),
        .O(\slv_reg_0x138[31]_i_1_n_0 ));
  FDRE \slv_reg_0x138_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x138_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x138_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x138_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x138_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x138_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x138_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x138_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x138_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x138_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x138_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x138_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x138_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x138_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x138_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x138_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x138_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x138_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x138_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x138_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x138_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x138_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x138_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x138_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x138_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x138_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x138_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x138_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x138_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x138_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x138_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x138_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x138_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x138[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x138_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg_0x140[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\slv_reg_0x140[31]_i_2_n_0 ),
        .I2(sel0[4]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x140[31]_i_3_n_0 ),
        .I5(\slv_reg_0x140[31]_i_4_n_0 ),
        .O(\slv_reg_0x140[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair497" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \slv_reg_0x140[31]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .O(\slv_reg_0x140[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair535" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \slv_reg_0x140[31]_i_3 
       (.I0(sel0[1]),
        .I1(sel0[7]),
        .O(\slv_reg_0x140[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair533" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \slv_reg_0x140[31]_i_4 
       (.I0(sel0[5]),
        .I1(sel0[0]),
        .O(\slv_reg_0x140[31]_i_4_n_0 ));
  FDRE \slv_reg_0x140_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_2_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\syncstages_ff_reg[0]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_2_in[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(data43[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(data43[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(data43[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(data43[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(data43[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(data43[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(data43[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(data43[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\syncstages_ff_reg[0]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(data43[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(data43[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(data43[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(data43[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(data43[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(data43[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(data43[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(data43[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(data43[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(data43[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(data43[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(data43[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(data43[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(data43[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(data43[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(data43[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(data43[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(data43[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x140_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x140[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(data43[8]),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg_0x144[31]_i_1 
       (.I0(vid_phy_axi4lite_awvalid),
        .I1(vid_phy_axi4lite_wvalid),
        .I2(vid_phy_axi4lite_wready),
        .I3(vid_phy_axi4lite_awready),
        .I4(drp_txn_available_q[6]),
        .O(\slv_reg_0x144[31]_i_1_n_0 ));
  FDRE \slv_reg_0x144_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\DRP_Config_Reg_reg[31]_2 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x144_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x144_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\DRP_Config_Reg_reg[31]_2 [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\DRP_Config_Reg_reg[31]_2 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x144_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x144_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\DRP_Config_Reg_reg[31]_2 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\DRP_Config_Reg_reg[31]_2 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\DRP_Config_Reg_reg[31]_2 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\DRP_Config_Reg_reg[31]_2 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\DRP_Config_Reg_reg[31]_2 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\DRP_Config_Reg_reg[31]_2 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\DRP_Config_Reg_reg[31]_2 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\DRP_Config_Reg_reg[31]_2 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\DRP_Config_Reg_reg[31]_2 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\DRP_Config_Reg_reg[31]_2 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\DRP_Config_Reg_reg[31]_2 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\DRP_Config_Reg_reg[31]_2 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\DRP_Config_Reg_reg[31]_2 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\DRP_Config_Reg_reg[31]_2 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\DRP_Config_Reg_reg[31]_2 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\DRP_Config_Reg_reg[31]_2 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\DRP_Config_Reg_reg[31]_2 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\DRP_Config_Reg_reg[31]_2 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\DRP_Config_Reg_reg[31]_2 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\DRP_Config_Reg_reg[31]_2 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\DRP_Config_Reg_reg[31]_2 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\DRP_Config_Reg_reg[31]_2 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\DRP_Config_Reg_reg[31]_2 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\DRP_Config_Reg_reg[31]_2 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x144_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x144[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x144_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x14[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[1]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x14[31]_i_1_n_0 ));
  FDRE \slv_reg_0x14_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x14_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x14_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x14_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x14_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x14_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x14_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x14_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x14_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x14_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x14_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x14_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x14_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x14_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x14_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x14_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x14_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x14_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x14_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x14_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x14_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x14_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x14_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x14_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x14_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x14_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x14_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x14_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x14_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x14_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x14_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x14_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x14_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x14[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x14_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \slv_reg_0x154[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\slv_reg_0x154[31]_i_2_n_0 ),
        .I2(\slv_reg_0x154[31]_i_3_n_0 ),
        .I3(sel0[7]),
        .I4(sel0[3]),
        .I5(\slv_reg_0x154[31]_i_4_n_0 ),
        .O(\slv_reg_0x154[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair537" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \slv_reg_0x154[31]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[2]),
        .O(\slv_reg_0x154[31]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair499" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \slv_reg_0x154[31]_i_3 
       (.I0(sel0[4]),
        .I1(sel0[0]),
        .O(\slv_reg_0x154[31]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair498" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \slv_reg_0x154[31]_i_4 
       (.I0(sel0[5]),
        .I1(sel0[1]),
        .O(\slv_reg_0x154[31]_i_4_n_0 ));
  FDRE \slv_reg_0x154_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(gtwiz_userclk_rx_active_sync_reg[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x154_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x154_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x154_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x154_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x154_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x154_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x154_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x154_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x154_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x154_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(gtwiz_userclk_rx_active_sync_reg[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x154_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x154_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x154_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x154_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x154_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x154_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x154_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x154_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x154_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x154_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(gtwiz_userclk_rx_active_sync_reg[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x154_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x154_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(gtwiz_userclk_rx_active_sync_reg[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x154_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x154_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x154_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x154_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x154_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x154_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x154[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x154_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg_0x158[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\slv_reg_0x154[31]_i_2_n_0 ),
        .I2(sel0[4]),
        .I3(sel0[1]),
        .I4(\slv_reg_0x158[31]_i_2_n_0 ),
        .I5(\slv_reg_0x140[31]_i_4_n_0 ),
        .O(\slv_reg_0x158[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair534" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \slv_reg_0x158[31]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[7]),
        .O(\slv_reg_0x158[31]_i_2_n_0 ));
  FDRE \slv_reg_0x158_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x158_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x158_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x158_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x158_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x158_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x158_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x158_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x158_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x158_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x158_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x158_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x158_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x158_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x158_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x158_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x158_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x158_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x158_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x158_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x158_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x158_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x158_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x158_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x158_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x158_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x158_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x158_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x158_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x158_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x158_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x158_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x158_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x158[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x158_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \slv_reg_0x1C[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x1C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x1C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\syncstages_ff_reg[0][3] [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x1C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x1C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x1C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x1C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x1C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x1C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x1C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x1C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x1C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x1C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x1C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x1C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x1C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x1C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x1C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x1C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x1C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x1C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x1C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x1C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x1C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x1C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x1C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x1C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x1C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x1C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x1C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x1C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\syncstages_ff_reg[0][3] [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x1C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x1C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x1C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x1C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg_0x200[31]_i_1 
       (.I0(vid_phy_axi4lite_awvalid),
        .I1(vid_phy_axi4lite_wvalid),
        .I2(vid_phy_axi4lite_wready),
        .I3(vid_phy_axi4lite_awready),
        .I4(slv_reg_0x200),
        .O(\slv_reg_0x200[31]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \slv_reg_0x200[31]_i_2 
       (.I0(\slv_reg_0x10C[31]_i_4_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[7]),
        .I5(\slv_reg_0x140[31]_i_2_n_0 ),
        .O(slv_reg_0x200));
  FDRE \slv_reg_0x200_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(clk_rx_freq_lock_reg[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(clk_rx_freq_lock_reg[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(clk_rx_freq_lock_reg[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x200_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x200_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x200_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x200_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x200_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x200_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x200_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x200_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x200_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x200_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x200_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x200_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x200_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x200_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x200_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x200_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x200_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x200_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x200_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(clk_rx_freq_lock_reg[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(clk_rx_freq_lock_reg[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(clk_rx_freq_lock_reg[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(clk_rx_freq_lock_reg[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x200_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x200[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(clk_rx_freq_lock_reg[4]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x208[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[7]),
        .I5(\slv_reg_0x208[31]_i_2_n_0 ),
        .O(\slv_reg_0x208[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair512" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg_0x208[31]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\slv_reg_0x208[31]_i_2_n_0 ));
  FDRE \slv_reg_0x208_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x208_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x208_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\clk_cnt_reg[23] [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\clk_cnt_reg[23] [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\clk_cnt_reg[23] [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\clk_cnt_reg[23] [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\clk_cnt_reg[23] [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\clk_cnt_reg[23] [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\clk_cnt_reg[23] [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\clk_cnt_reg[23] [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\clk_cnt_reg[23] [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x208_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\clk_cnt_reg[23] [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\clk_cnt_reg[23] [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\clk_cnt_reg[23] [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\clk_cnt_reg[23] [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\clk_cnt_reg[23] [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\clk_cnt_reg[23] [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\clk_cnt_reg[23] [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\clk_cnt_reg[23] [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\clk_cnt_reg[23] [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\clk_cnt_reg[23] [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x208_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\clk_cnt_reg[23] [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\clk_cnt_reg[23] [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x208_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x208_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x208_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x208_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x208_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x208_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x208_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x208[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x208_reg_n_0_[9] ),
        .R(p_0_in));
  LUT5 #(
    .INIT(32'h80000000)) 
    \slv_reg_0x214[31]_i_1 
       (.I0(vid_phy_axi4lite_awvalid),
        .I1(vid_phy_axi4lite_wvalid),
        .I2(vid_phy_axi4lite_wready),
        .I3(vid_phy_axi4lite_awready),
        .I4(slv_reg_0x214),
        .O(\slv_reg_0x214[31]_i_1_n_0 ));
  FDRE \slv_reg_0x214_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x214_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x214_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x214_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x214_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x214_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x214_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x214_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\clk_tx_tmr_reg[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x214_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x214_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x214_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x214_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x214_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x214_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x214_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x214_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x214_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x214_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x214_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x214_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x214_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x214_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x214_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x214_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x214_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x214_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x214_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x214_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x214_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x214_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x214_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x214_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x214[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x214_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \slv_reg_0x218[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[7]),
        .I2(sel0[3]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(\slv_reg_0x208[31]_i_2_n_0 ),
        .O(\slv_reg_0x218[31]_i_1_n_0 ));
  FDRE \slv_reg_0x218_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x218_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x218_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x218_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x218_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x218_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x218_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x218_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x218_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x218_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x218_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x218_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x218_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x218_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x218_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x218_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x218_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x218_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x218_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x218_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x218_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x218_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x218_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x218_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x218_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x218_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x218_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x218_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x218_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x218_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x218_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x218_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x218_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x218[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x218_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x24[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[3]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x24[31]_i_1_n_0 ));
  FDRE \slv_reg_0x24_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\syncstages_ff_reg[0][3] [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x24_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x24_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x24_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x24_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x24_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x24_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x24_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x24_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x24_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x24_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x24_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x24_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x24_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x24_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x24_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x24_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x24_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x24_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x24_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x24_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x24_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x24_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x24_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x24_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x24_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x24_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x24_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x24_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\syncstages_ff_reg[0][3] [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x24_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x24_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x24[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x24_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \slv_reg_0x2C[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x2C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x2C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\clk_rx_freq_reg[28] [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x2C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x2C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x2C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x2C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x2C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x2C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x2C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x2C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x2C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x2C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\clk_rx_freq_reg[28] [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x2C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x2C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x2C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x2C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x2C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x2C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x2C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x2C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x2C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x2C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x2C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x2C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x2C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x2C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x2C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x2C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x2C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x2C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x2C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x2C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x2C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x2C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    \slv_reg_0x300[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\slv_reg_0x140[31]_i_2_n_0 ),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .I4(\slv_reg_0x300[31]_i_2_n_0 ),
        .I5(\slv_reg_0x10C[31]_i_4_n_0 ),
        .O(\slv_reg_0x300[31]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \slv_reg_0x300[31]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .O(\slv_reg_0x300[31]_i_2_n_0 ));
  FDRE \slv_reg_0x300_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x300_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x300_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x300_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x300_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x300_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x300_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x300_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x300_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x300_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x300_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x300_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x300_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x300_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x300_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x300_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x300_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x300_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x300_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x300_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x300_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x300_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x300_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x300_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x300_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x300_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x300_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x300_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x300_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x300_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x300_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x300_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x300_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x300[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x300_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \slv_reg_0x308[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\slv_reg_0x308[31]_i_2_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[4]),
        .I5(sel0[5]),
        .O(\slv_reg_0x308[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hDFFF)) 
    \slv_reg_0x308[31]_i_2 
       (.I0(sel0[6]),
        .I1(sel0[3]),
        .I2(sel0[7]),
        .I3(sel0[1]),
        .O(\slv_reg_0x308[31]_i_2_n_0 ));
  FDRE \slv_reg_0x308_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_223_in[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(p_223_in[10]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(p_223_in[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(p_223_in[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(p_223_in[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(p_223_in[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(p_223_in[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(p_223_in[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(p_223_in[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(p_223_in[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(p_223_in[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_223_in[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(p_223_in[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(p_223_in[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(p_223_in[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(p_223_in[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(p_223_in[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(p_223_in[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(p_223_in[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(p_223_in[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(p_223_in[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(p_223_in[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(p_223_in[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(p_223_in[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(p_223_in[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(p_223_in[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(p_223_in[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(p_223_in[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(p_223_in[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(p_223_in[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(p_223_in[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x308_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x308[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(p_223_in[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \slv_reg_0x30C[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[7]),
        .I2(sel0[6]),
        .I3(\slv_reg_0x10C[31]_i_3_n_0 ),
        .I4(\slv_reg_0x140[31]_i_2_n_0 ),
        .I5(\slv_reg_0x10C[31]_i_4_n_0 ),
        .O(\slv_reg_0x30C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x30C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(p_223_in[32]),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x30C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x30C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x30C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x30C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x30C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x30C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x30C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x30C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x30C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x30C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(p_223_in[33]),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x30C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x30C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x30C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x30C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x30C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x30C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x30C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x30C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x30C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x30C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(p_223_in[34]),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x30C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x30C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(p_223_in[35]),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(p_223_in[36]),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x30C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x30C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x30C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x30C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x30C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x30[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x30[31]_i_1_n_0 ));
  FDRE \slv_reg_0x30_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x30_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x30_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x30_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x30_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x30_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x30_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x30_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x30_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x30_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x30_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x30_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\DRP_Status_Reg_reg[15] [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x30_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x30_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x30_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x30_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x30_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x30_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x30_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x30_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x30_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x30_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\DRP_Status_Reg_reg[15] [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x30_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x30_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x30_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x30_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x30_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x30_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x30_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x30_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x30_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x30[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x30_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \slv_reg_0x38[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[3]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[1]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x38[31]_i_1_n_0 ));
  FDRE \slv_reg_0x38_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(i_in_meta_reg_0[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(i_in_meta_reg_0[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x38_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x38_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x38_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x38_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x38_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(i_in_meta_reg_0[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(i_in_meta_reg_0[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(i_in_meta_reg_0[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x38_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(i_in_meta_reg_0[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x38_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x38_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x38_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x38_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x38_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x38_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x38_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x38_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x38_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x38_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(i_in_meta_reg_0[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x38_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x38_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x38_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x38_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x38_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x38_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x38_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(i_in_meta_reg_0[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x38_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x38[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(i_in_meta_reg_0[4]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg_0x3C[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0x3C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x3C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x3C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x3C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x3C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x3C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x3C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x3C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x3C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x3C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x3C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x3C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x3C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x3C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x3C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x3C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x3C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x3C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x3C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x3C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x3C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x3C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x3C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x3C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x3C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x3C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x3C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x3C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x3C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x3C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x3C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x3C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x3C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x3C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x3C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x3C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \slv_reg_0x40[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(sel0[1]),
        .I5(\slv_reg_0x40[31]_i_2_n_0 ),
        .O(\slv_reg_0x40[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg_0x40[31]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[0]),
        .I3(sel0[5]),
        .O(\slv_reg_0x40[31]_i_2_n_0 ));
  FDRE \slv_reg_0x40_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\DRP_Config_Reg_reg[31]_1 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\DRP_Config_Reg_reg[31]_1 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\DRP_Config_Reg_reg[31]_1 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\DRP_Config_Reg_reg[31]_1 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\DRP_Config_Reg_reg[31]_1 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x40_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x40_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\DRP_Config_Reg_reg[31]_1 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\DRP_Config_Reg_reg[31]_1 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\DRP_Config_Reg_reg[31]_1 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\DRP_Config_Reg_reg[31]_1 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\DRP_Config_Reg_reg[31]_1 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\DRP_Config_Reg_reg[31]_1 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\DRP_Config_Reg_reg[31]_1 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\DRP_Config_Reg_reg[31]_1 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\DRP_Config_Reg_reg[31]_1 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\DRP_Config_Reg_reg[31]_1 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\DRP_Config_Reg_reg[31]_1 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\DRP_Config_Reg_reg[31]_1 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\DRP_Config_Reg_reg[31]_1 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\DRP_Config_Reg_reg[31]_1 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\DRP_Config_Reg_reg[31]_1 [27]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\DRP_Config_Reg_reg[31]_1 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\DRP_Config_Reg_reg[31]_1 [28]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\DRP_Config_Reg_reg[31]_1 [29]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\DRP_Config_Reg_reg[31]_1 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\DRP_Config_Reg_reg[31]_1 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\DRP_Config_Reg_reg[31]_1 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\DRP_Config_Reg_reg[31]_1 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\DRP_Config_Reg_reg[31]_1 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\DRP_Config_Reg_reg[31]_1 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x40_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x40[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\DRP_Config_Reg_reg[31]_1 [9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x44[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[4]),
        .I5(\slv_reg_0x44[31]_i_2_n_0 ),
        .O(\slv_reg_0x44[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair515" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg_0x44[31]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[1]),
        .I3(sel0[5]),
        .O(\slv_reg_0x44[31]_i_2_n_0 ));
  FDRE \slv_reg_0x44_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\DRP_Config_Reg_reg[31] [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\DRP_Config_Reg_reg[31] [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\DRP_Config_Reg_reg[31] [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\DRP_Config_Reg_reg[31] [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\DRP_Config_Reg_reg[31] [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x44_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x44_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\DRP_Config_Reg_reg[31] [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\DRP_Config_Reg_reg[31] [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\DRP_Config_Reg_reg[31] [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\DRP_Config_Reg_reg[31] [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\DRP_Config_Reg_reg[31] [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\DRP_Config_Reg_reg[31] [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\DRP_Config_Reg_reg[31] [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\DRP_Config_Reg_reg[31] [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\DRP_Config_Reg_reg[31] [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\DRP_Config_Reg_reg[31] [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\DRP_Config_Reg_reg[31] [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\DRP_Config_Reg_reg[31] [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\DRP_Config_Reg_reg[31] [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\DRP_Config_Reg_reg[31] [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\DRP_Config_Reg_reg[31] [27]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\DRP_Config_Reg_reg[31] [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\DRP_Config_Reg_reg[31] [28]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\DRP_Config_Reg_reg[31] [29]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\DRP_Config_Reg_reg[31] [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\DRP_Config_Reg_reg[31] [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\DRP_Config_Reg_reg[31] [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\DRP_Config_Reg_reg[31] [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\DRP_Config_Reg_reg[31] [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\DRP_Config_Reg_reg[31] [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x44_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x44[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\DRP_Config_Reg_reg[31] [9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x48[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[4]),
        .I5(\slv_reg_0x40[31]_i_2_n_0 ),
        .O(\slv_reg_0x48[31]_i_1_n_0 ));
  FDRE \slv_reg_0x48_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\DRP_Config_Reg_reg[31]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\DRP_Config_Reg_reg[31]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\DRP_Config_Reg_reg[31]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\DRP_Config_Reg_reg[31]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\DRP_Config_Reg_reg[31]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x48_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x48_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\DRP_Config_Reg_reg[31]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\DRP_Config_Reg_reg[31]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\DRP_Config_Reg_reg[31]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\DRP_Config_Reg_reg[31]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\DRP_Config_Reg_reg[31]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\DRP_Config_Reg_reg[31]_0 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\DRP_Config_Reg_reg[31]_0 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\DRP_Config_Reg_reg[31]_0 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\DRP_Config_Reg_reg[31]_0 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\DRP_Config_Reg_reg[31]_0 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\DRP_Config_Reg_reg[31]_0 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\DRP_Config_Reg_reg[31]_0 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\DRP_Config_Reg_reg[31]_0 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\DRP_Config_Reg_reg[31]_0 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\DRP_Config_Reg_reg[31]_0 [27]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\DRP_Config_Reg_reg[31]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\DRP_Config_Reg_reg[31]_0 [28]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\DRP_Config_Reg_reg[31]_0 [29]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\DRP_Config_Reg_reg[31]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\DRP_Config_Reg_reg[31]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\DRP_Config_Reg_reg[31]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\DRP_Config_Reg_reg[31]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\DRP_Config_Reg_reg[31]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\DRP_Config_Reg_reg[31]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x48_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x48[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\DRP_Config_Reg_reg[31]_0 [9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \slv_reg_0x4C[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[4]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\slv_reg_0x4C[31]_i_2_n_0 ),
        .O(\slv_reg_0x4C[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair514" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg_0x4C[31]_i_2 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[2]),
        .I3(sel0[5]),
        .O(\slv_reg_0x4C[31]_i_2_n_0 ));
  FDRE \slv_reg_0x4C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x4C_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x4C_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x4C_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x4C_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x4C_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x4C_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x4C_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x4C_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x4C_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x4C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x4C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0x4C_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x4C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x4C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x4C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x4C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x4C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x4C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x4C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x4C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x4C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x4C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x4C_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x4C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x4C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x4C_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x4C_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x4C_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x4C_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x4C_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x4C_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x4C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x4C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x4C_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0x60[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[4]),
        .I5(\slv_reg_0x44[31]_i_2_n_0 ),
        .O(\slv_reg_0x60[31]_i_1_n_0 ));
  FDRE \slv_reg_0x60_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\DRP_Config_Reg_reg[31]_4 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\DRP_Config_Reg_reg[31]_4 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\DRP_Config_Reg_reg[31]_4 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\DRP_Config_Reg_reg[31]_4 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\DRP_Config_Reg_reg[31]_4 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x60_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x60_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\DRP_Config_Reg_reg[31]_4 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\DRP_Config_Reg_reg[31]_4 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\DRP_Config_Reg_reg[31]_4 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\DRP_Config_Reg_reg[31]_4 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\DRP_Config_Reg_reg[31]_4 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\DRP_Config_Reg_reg[31]_4 [18]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\DRP_Config_Reg_reg[31]_4 [19]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\DRP_Config_Reg_reg[31]_4 [20]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\DRP_Config_Reg_reg[31]_4 [21]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\DRP_Config_Reg_reg[31]_4 [22]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\DRP_Config_Reg_reg[31]_4 [23]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\DRP_Config_Reg_reg[31]_4 [24]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\DRP_Config_Reg_reg[31]_4 [25]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\DRP_Config_Reg_reg[31]_4 [26]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\DRP_Config_Reg_reg[31]_4 [27]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\DRP_Config_Reg_reg[31]_4 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\DRP_Config_Reg_reg[31]_4 [28]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\DRP_Config_Reg_reg[31]_4 [29]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\DRP_Config_Reg_reg[31]_4 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\DRP_Config_Reg_reg[31]_4 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\DRP_Config_Reg_reg[31]_4 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\DRP_Config_Reg_reg[31]_4 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\DRP_Config_Reg_reg[31]_4 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\DRP_Config_Reg_reg[31]_4 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x60_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x60[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\DRP_Config_Reg_reg[31]_4 [9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \slv_reg_0x68[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[4]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(\slv_reg_0x4C[31]_i_2_n_0 ),
        .O(\slv_reg_0x68[31]_i_1_n_0 ));
  FDRE \slv_reg_0x68_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\syncstages_ff_reg[0][17]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\syncstages_ff_reg[0][17]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\syncstages_ff_reg[0][17]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\syncstages_ff_reg[0][17]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\syncstages_ff_reg[0][17]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\syncstages_ff_reg[0][17]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\syncstages_ff_reg[0][17]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\syncstages_ff_reg[0][17]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\syncstages_ff_reg[0][17]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x68_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x68_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\syncstages_ff_reg[0][17]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x68_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x68_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x68_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x68_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x68_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x68_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x68_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x68_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x68_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x68_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\syncstages_ff_reg[0][17]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x68_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x68_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\syncstages_ff_reg[0][17]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\syncstages_ff_reg[0][17]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\syncstages_ff_reg[0][17]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\syncstages_ff_reg[0][17]_0 [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\syncstages_ff_reg[0][17]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\syncstages_ff_reg[0][17]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x68_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x68[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\syncstages_ff_reg[0][17]_0 [9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg_0x6C[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[3]),
        .I2(sel0[4]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\slv_reg_0x4C[31]_i_2_n_0 ),
        .O(\slv_reg_0x6C[31]_i_1_n_0 ));
  FDRE \slv_reg_0x6C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\syncstages_ff_reg[0][17] [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\syncstages_ff_reg[0][17] [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\syncstages_ff_reg[0][17] [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\syncstages_ff_reg[0][17] [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\syncstages_ff_reg[0][17] [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\syncstages_ff_reg[0][17] [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\syncstages_ff_reg[0][17] [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\syncstages_ff_reg[0][17] [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\syncstages_ff_reg[0][17] [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x6C_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x6C_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\syncstages_ff_reg[0][17] [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x6C_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x6C_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x6C_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x6C_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x6C_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x6C_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x6C_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x6C_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x6C_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x6C_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\syncstages_ff_reg[0][17] [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x6C_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x6C_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\syncstages_ff_reg[0][17] [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\syncstages_ff_reg[0][17] [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\syncstages_ff_reg[0][17] [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\syncstages_ff_reg[0][17] [6]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\syncstages_ff_reg[0][17] [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\syncstages_ff_reg[0][17] [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x6C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x6C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\syncstages_ff_reg[0][17] [9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    \slv_reg_0x70[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[4]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[2]),
        .I5(\slv_reg_0x44[31]_i_2_n_0 ),
        .O(\slv_reg_0x70[31]_i_1_n_0 ));
  FDRE \slv_reg_0x70_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0x70_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\syncstages_ff_reg[0][3]_0 [7]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\syncstages_ff_reg[0][3]_0 [8]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\syncstages_ff_reg[0][3]_0 [9]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\syncstages_ff_reg[0][3]_0 [10]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\syncstages_ff_reg[0][3]_0 [11]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x70_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x70_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\syncstages_ff_reg[0][3]_0 [12]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\syncstages_ff_reg[0][3]_0 [13]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\syncstages_ff_reg[0][3]_0 [14]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\syncstages_ff_reg[0][3]_0 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\syncstages_ff_reg[0][3]_0 [15]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\syncstages_ff_reg[0][3]_0 [16]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\syncstages_ff_reg[0][3]_0 [17]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x70_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x70_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x70_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x70_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x70_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x70_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x70_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\syncstages_ff_reg[0][3]_0 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x70_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x70_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\syncstages_ff_reg[0][3]_0 [2]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\syncstages_ff_reg[0][3]_0 [3]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\syncstages_ff_reg[0][3]_0 [4]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\syncstages_ff_reg[0][3]_0 [5]),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x70_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x70_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x70_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x70[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\syncstages_ff_reg[0][3]_0 [6]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \slv_reg_0x74[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[4]),
        .I3(sel0[0]),
        .I4(sel0[3]),
        .I5(\slv_reg_0x44[31]_i_2_n_0 ),
        .O(\slv_reg_0x74[31]_i_1_n_0 ));
  FDRE \slv_reg_0x74_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\syncstages_ff_reg[0]_2 [0]),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0x74_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0x74_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0x74_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0x74_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0x74_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0x74_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x74_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x74_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x74_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x74_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\syncstages_ff_reg[0]_2 [1]),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x74_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x74_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x74_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x74_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x74_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x74_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x74_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x74_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x74_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x74_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0x74_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x74_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x74_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0x74_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0x74_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0x74_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0x74_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0x74_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0x74_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0x74_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x74[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0x74_reg_n_0_[9] ),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    \slv_reg_0x7C[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\slv_reg_0x7C[31]_i_2_n_0 ),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .I4(sel0[4]),
        .I5(sel0[5]),
        .O(\slv_reg_0x7C[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \slv_reg_0x7C[31]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(\slv_reg_0x7C[31]_i_2_n_0 ));
  FDRE \slv_reg_0x7C_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(i_in_meta_reg_1[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(i_in_meta_reg_1[10]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(i_in_meta_reg_1[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(i_in_meta_reg_1[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(i_in_meta_reg_1[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(i_in_meta_reg_1[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(i_in_meta_reg_1[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(i_in_meta_reg_1[16]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(i_in_meta_reg_1[17]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(i_in_meta_reg_1[18]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(i_in_meta_reg_1[19]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(i_in_meta_reg_1[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(i_in_meta_reg_1[20]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(i_in_meta_reg_1[21]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(i_in_meta_reg_1[22]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(i_in_meta_reg_1[23]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(i_in_meta_reg_1[24]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(i_in_meta_reg_1[25]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(i_in_meta_reg_1[26]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(i_in_meta_reg_1[27]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(i_in_meta_reg_1[28]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(i_in_meta_reg_1[29]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(i_in_meta_reg_1[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(i_in_meta_reg_1[30]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(i_in_meta_reg_1[31]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(i_in_meta_reg_1[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(i_in_meta_reg_1[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(i_in_meta_reg_1[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(i_in_meta_reg_1[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(i_in_meta_reg_1[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(i_in_meta_reg_1[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x7C_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x7C[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(i_in_meta_reg_1[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \slv_reg_0x80[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(\slv_reg_0x80[31]_i_2_n_0 ),
        .I2(sel0[7]),
        .I3(sel0[6]),
        .I4(sel0[4]),
        .I5(sel0[0]),
        .O(\slv_reg_0x80[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair517" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \slv_reg_0x80[31]_i_2 
       (.I0(sel0[2]),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(sel0[1]),
        .O(\slv_reg_0x80[31]_i_2_n_0 ));
  FDRE \slv_reg_0x80_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(i_in_meta_reg_2[0]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(i_in_meta_reg_2[10]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(i_in_meta_reg_2[11]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(i_in_meta_reg_2[12]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(i_in_meta_reg_2[13]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(i_in_meta_reg_2[14]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(i_in_meta_reg_2[15]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0x80_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0x80_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0x80_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0x80_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(i_in_meta_reg_2[1]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0x80_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0x80_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0x80_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0x80_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0x80_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0x80_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0x80_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0x80_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0x80_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0x80_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(i_in_meta_reg_2[2]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0x80_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0x80_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(i_in_meta_reg_2[3]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(i_in_meta_reg_2[4]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(i_in_meta_reg_2[5]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(i_in_meta_reg_2[6]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(i_in_meta_reg_2[7]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(i_in_meta_reg_2[8]),
        .R(p_0_in));
  FDRE \slv_reg_0x80_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0x80[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(i_in_meta_reg_2[9]),
        .R(p_0_in));
  LUT6 #(
    .INIT(64'h0000000002000000)) 
    \slv_reg_0xC[31]_i_1 
       (.I0(slv_reg_wren__0),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(\slv_reg_0xC[31]_i_3_n_0 ),
        .O(\slv_reg_0xC[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \slv_reg_0xC[31]_i_2 
       (.I0(vid_phy_axi4lite_awready),
        .I1(vid_phy_axi4lite_wready),
        .I2(vid_phy_axi4lite_wvalid),
        .I3(vid_phy_axi4lite_awvalid),
        .O(slv_reg_wren__0));
  (* SOFT_HLUTNM = "soft_lutpair501" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \slv_reg_0xC[31]_i_3 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .O(\slv_reg_0xC[31]_i_3_n_0 ));
  FDRE \slv_reg_0xC_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[0]),
        .Q(\slv_reg_0xC_reg_n_0_[0] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[10]),
        .Q(\slv_reg_0xC_reg_n_0_[10] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[11]),
        .Q(\slv_reg_0xC_reg_n_0_[11] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[12]),
        .Q(\slv_reg_0xC_reg_n_0_[12] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[13]),
        .Q(\slv_reg_0xC_reg_n_0_[13] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[14]),
        .Q(\slv_reg_0xC_reg_n_0_[14] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[15]),
        .Q(\slv_reg_0xC_reg_n_0_[15] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[16]),
        .Q(\slv_reg_0xC_reg_n_0_[16] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[17]),
        .Q(\slv_reg_0xC_reg_n_0_[17] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[18]),
        .Q(\slv_reg_0xC_reg_n_0_[18] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[19]),
        .Q(\slv_reg_0xC_reg_n_0_[19] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[1]),
        .Q(\slv_reg_0xC_reg_n_0_[1] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[20]),
        .Q(\slv_reg_0xC_reg_n_0_[20] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[21]),
        .Q(\slv_reg_0xC_reg_n_0_[21] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[22]),
        .Q(\slv_reg_0xC_reg_n_0_[22] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[23]),
        .Q(\slv_reg_0xC_reg_n_0_[23] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[24]),
        .Q(\slv_reg_0xC_reg_n_0_[24] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[25]),
        .Q(\slv_reg_0xC_reg_n_0_[25] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[26]),
        .Q(\slv_reg_0xC_reg_n_0_[26] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[27]),
        .Q(\slv_reg_0xC_reg_n_0_[27] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[28]),
        .Q(\slv_reg_0xC_reg_n_0_[28] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[29]),
        .Q(\slv_reg_0xC_reg_n_0_[29] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[2]),
        .Q(\slv_reg_0xC_reg_n_0_[2] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[30]),
        .Q(\slv_reg_0xC_reg_n_0_[30] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[31]),
        .Q(\slv_reg_0xC_reg_n_0_[31] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[3]),
        .Q(\slv_reg_0xC_reg_n_0_[3] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[4]),
        .Q(\slv_reg_0xC_reg_n_0_[4] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[5]),
        .Q(\slv_reg_0xC_reg_n_0_[5] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[6]),
        .Q(\slv_reg_0xC_reg_n_0_[6] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[7]),
        .Q(\slv_reg_0xC_reg_n_0_[7] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[8]),
        .Q(\slv_reg_0xC_reg_n_0_[8] ),
        .R(p_0_in));
  FDRE \slv_reg_0xC_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\slv_reg_0xC[31]_i_1_n_0 ),
        .D(vid_phy_axi4lite_wdata[9]),
        .Q(\slv_reg_0xC_reg_n_0_[9] ),
        .R(p_0_in));
  LUT1 #(
    .INIT(2'h1)) 
    \tx_mmcm.GT0_TX_MMCM_CLKOUT1_ODDR_INST_i_1 
       (.I0(\slv_reg_0x138_reg_n_0_[0] ),
        .O(D));
  exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_interrupts vid_phy_controller_interrupts_inst
       (.D({imr[31:30],imr[10:9],imr[7:0]}),
        .Q({\slv_reg_0x11C_reg_n_0_[31] ,p_2_in12_in,\slv_reg_0x11C_reg_n_0_[10] ,\slv_reg_0x11C_reg_n_0_[9] ,Q,\slv_reg_0x11C_reg_n_0_[5] ,\slv_reg_0x11C_reg_n_0_[4] ,\slv_reg_0x11C_reg_n_0_[3] ,\slv_reg_0x11C_reg_n_0_[2] ,\slv_reg_0x11C_reg_n_0_[1] ,\slv_reg_0x11C_reg_n_0_[0] }),
        .\axi_araddr_reg[2]_rep__0 (\axi_araddr_reg[2]_rep__0_n_0 ),
        .\axi_araddr_reg[2]_rep__1 (\axi_araddr_reg[2]_rep__1_n_0 ),
        .\axi_araddr_reg[3]_rep__0 (\axi_araddr_reg[3]_rep__0_n_0 ),
        .\axi_araddr_reg[3]_rep__1 (\axi_araddr_reg[3]_rep__1_n_0 ),
        .\axi_araddr_reg[4] (\axi_rdata_reg[0]_i_11_n_0 ),
        .\axi_araddr_reg[4]_0 (\axi_rdata[0]_i_12_n_0 ),
        .\axi_araddr_reg[4]_1 (\axi_rdata_reg[1]_i_11_n_0 ),
        .\axi_araddr_reg[4]_10 (\axi_rdata[5]_i_12_n_0 ),
        .\axi_araddr_reg[4]_11 (\axi_rdata_reg[6]_i_11_n_0 ),
        .\axi_araddr_reg[4]_12 (\axi_rdata[6]_i_12_n_0 ),
        .\axi_araddr_reg[4]_13 (\axi_rdata_reg[7]_i_11_n_0 ),
        .\axi_araddr_reg[4]_14 (\axi_rdata[7]_i_12_n_0 ),
        .\axi_araddr_reg[4]_15 (\axi_rdata_reg[9]_i_11_n_0 ),
        .\axi_araddr_reg[4]_16 (\axi_rdata[9]_i_12_n_0 ),
        .\axi_araddr_reg[4]_17 (\axi_rdata_reg[10]_i_11_n_0 ),
        .\axi_araddr_reg[4]_18 (\axi_rdata[10]_i_12_n_0 ),
        .\axi_araddr_reg[4]_19 (\axi_rdata[30]_i_11_n_0 ),
        .\axi_araddr_reg[4]_2 (\axi_rdata[1]_i_12_n_0 ),
        .\axi_araddr_reg[4]_20 (\axi_rdata[31]_i_12_n_0 ),
        .\axi_araddr_reg[4]_3 (\axi_rdata_reg[2]_i_11_n_0 ),
        .\axi_araddr_reg[4]_4 (\axi_rdata[2]_i_12_n_0 ),
        .\axi_araddr_reg[4]_5 (\axi_rdata_reg[3]_i_11_n_0 ),
        .\axi_araddr_reg[4]_6 (\axi_rdata[3]_i_12_n_0 ),
        .\axi_araddr_reg[4]_7 (\axi_rdata_reg[4]_i_11_n_0 ),
        .\axi_araddr_reg[4]_8 (\axi_rdata[4]_i_12_n_0 ),
        .\axi_araddr_reg[4]_9 (\axi_rdata_reg[5]_i_11_n_0 ),
        .\axi_araddr_reg[4]_rep (\axi_rdata[0]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_0 (\axi_rdata[31]_i_5_n_0 ),
        .\axi_araddr_reg[4]_rep_1 (\axi_rdata[30]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_10 (\axi_rdata[1]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_2 (\axi_rdata[10]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_3 (\axi_rdata[9]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_4 (\axi_rdata[7]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_5 (\axi_rdata[6]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_6 (\axi_rdata[5]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_7 (\axi_rdata[4]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_8 (\axi_rdata[3]_i_4_n_0 ),
        .\axi_araddr_reg[4]_rep_9 (\axi_rdata[2]_i_4_n_0 ),
        .\axi_araddr_reg[6] (\axi_rdata[0]_i_3_n_0 ),
        .\axi_araddr_reg[6]_0 (\axi_rdata[31]_i_4_n_0 ),
        .\axi_araddr_reg[6]_1 (\axi_rdata[30]_i_3_n_0 ),
        .\axi_araddr_reg[6]_10 (\axi_rdata[1]_i_3_n_0 ),
        .\axi_araddr_reg[6]_11 (\axi_rdata[0]_i_6_n_0 ),
        .\axi_araddr_reg[6]_12 (\axi_rdata[1]_i_6_n_0 ),
        .\axi_araddr_reg[6]_13 (\axi_rdata[2]_i_6_n_0 ),
        .\axi_araddr_reg[6]_14 (\axi_rdata[3]_i_6_n_0 ),
        .\axi_araddr_reg[6]_15 (\axi_rdata[4]_i_6_n_0 ),
        .\axi_araddr_reg[6]_16 (\axi_rdata[5]_i_6_n_0 ),
        .\axi_araddr_reg[6]_17 (\axi_rdata[6]_i_6_n_0 ),
        .\axi_araddr_reg[6]_18 (\axi_rdata[7]_i_6_n_0 ),
        .\axi_araddr_reg[6]_19 (\axi_rdata[9]_i_6_n_0 ),
        .\axi_araddr_reg[6]_2 (\axi_rdata[10]_i_3_n_0 ),
        .\axi_araddr_reg[6]_20 (\axi_rdata[10]_i_6_n_0 ),
        .\axi_araddr_reg[6]_21 (\axi_rdata[30]_i_6_n_0 ),
        .\axi_araddr_reg[6]_22 (\axi_rdata[31]_i_7_n_0 ),
        .\axi_araddr_reg[6]_3 (\axi_rdata[9]_i_3_n_0 ),
        .\axi_araddr_reg[6]_4 (\axi_rdata[7]_i_3_n_0 ),
        .\axi_araddr_reg[6]_5 (\axi_rdata[6]_i_3_n_0 ),
        .\axi_araddr_reg[6]_6 (\axi_rdata[5]_i_3_n_0 ),
        .\axi_araddr_reg[6]_7 (\axi_rdata[4]_i_3_n_0 ),
        .\axi_araddr_reg[6]_8 (\axi_rdata[3]_i_3_n_0 ),
        .\axi_araddr_reg[6]_9 (\axi_rdata[2]_i_3_n_0 ),
        .\axi_araddr_reg[9] ({p_1_in,\axi_araddr_reg_n_0_[8] ,\axi_araddr_reg_n_0_[7] ,\axi_araddr_reg_n_0_[6] ,\axi_araddr_reg_n_0_[5] ,\axi_araddr_reg_n_0_[4] ,\axi_araddr_reg_n_0_[3] ,\axi_araddr_reg_n_0_[2] }),
        .\axi_rdata_reg[31] ({reg_data_out[31:30],reg_data_out[10:9],reg_data_out[7:0]}),
        .b0_MMCM_RX_DRP_LOCKED_DLY_reg(b0_MMCM_RX_DRP_LOCKED_DLY_reg),
        .clk_rx_freq_evt_reg(clk_rx_freq_evt_reg),
        .clk_rx_tmr_evt_reg(clk_rx_tmr_evt_reg_0),
        .clk_tx_freq_evt_reg(clk_tx_freq_evt_reg),
        .clk_tx_tmr_evt_reg(clk_tx_tmr_evt_reg_0),
        .clkdet_rx_freq_event_updated_q(clkdet_rx_freq_event_updated_q),
        .clkdet_rx_timer_event_updated_q(clkdet_rx_timer_event_updated_q),
        .clkdet_tx_freq_event_updated_q(clkdet_tx_freq_event_updated_q),
        .clkdet_tx_timer_event_updated_q(clkdet_tx_timer_event_updated_q),
        .dest_out(dest_out),
        .gt_status_cpll_lock_updated_q(gt_status_cpll_lock_updated_q),
        .gt_status_qpll1_lock_updated_q(gt_status_qpll1_lock_updated_q),
        .gt_status_qpll_lock_updated_q(gt_status_qpll_lock_updated_q),
        .gt_status_rx_resetdone_updated_q(gt_status_rx_resetdone_updated_q),
        .gt_status_tx_alignment_updated_q(gt_status_tx_alignment_updated_q),
        .gt_status_tx_resetdone_updated_q(gt_status_tx_resetdone_updated_q),
        .\imr_reg_reg[31] ({imr_reg[31:30],imr_reg[10:9],imr_reg[7:0]}),
        .irq(irq),
        .mmcm_rx_usrclk_lock_event_updated_q(mmcm_rx_usrclk_lock_event_updated_q),
        .mmcm_tx_usrclk_lock_event_updated_q(mmcm_tx_usrclk_lock_event_updated_q),
        .r_gt_status_tx_resetdone_updated_sticky_reg_0(p_0_in),
        .\slv_reg_0x10C_reg[0] (\axi_rdata[0]_i_18_n_0 ),
        .\slv_reg_0x10C_reg[10] (\axi_rdata[10]_i_18_n_0 ),
        .\slv_reg_0x10C_reg[1] (\axi_rdata[1]_i_18_n_0 ),
        .\slv_reg_0x10C_reg[2] (\axi_rdata[2]_i_18_n_0 ),
        .\slv_reg_0x10C_reg[30] (\axi_rdata[30]_i_23_n_0 ),
        .\slv_reg_0x10C_reg[31] (\axi_rdata[31]_i_25_n_0 ),
        .\slv_reg_0x10C_reg[3] (\axi_rdata[3]_i_18_n_0 ),
        .\slv_reg_0x10C_reg[4] (\axi_rdata[4]_i_18_n_0 ),
        .\slv_reg_0x10C_reg[5] (\axi_rdata[5]_i_18_n_0 ),
        .\slv_reg_0x10C_reg[6] (\axi_rdata[6]_i_18_n_0 ),
        .\slv_reg_0x10C_reg[7] (\axi_rdata[7]_i_18_n_0 ),
        .\slv_reg_0x10C_reg[9] (\axi_rdata[9]_i_18_n_0 ),
        .\slv_reg_0x110_reg[31] ({\slv_reg_0x110_reg_n_0_[31] ,\slv_reg_0x110_reg_n_0_[30] ,\slv_reg_0x110_reg_n_0_[10] ,\slv_reg_0x110_reg_n_0_[9] ,\slv_reg_0x110_reg_n_0_[7] ,\slv_reg_0x110_reg_n_0_[6] ,\slv_reg_0x110_reg_n_0_[5] ,\slv_reg_0x110_reg_n_0_[4] ,\slv_reg_0x110_reg_n_0_[3] ,\slv_reg_0x110_reg_n_0_[2] ,\slv_reg_0x110_reg_n_0_[1] ,\slv_reg_0x110_reg_n_0_[0] }),
        .\slv_reg_0x114_reg[31] ({\slv_reg_0x114_reg_n_0_[31] ,\slv_reg_0x114_reg_n_0_[30] ,\slv_reg_0x114_reg_n_0_[10] ,\slv_reg_0x114_reg_n_0_[9] ,\slv_reg_0x114_reg_n_0_[7] ,\slv_reg_0x114_reg_n_0_[6] ,\slv_reg_0x114_reg_n_0_[5] ,\slv_reg_0x114_reg_n_0_[4] ,\slv_reg_0x114_reg_n_0_[3] ,\slv_reg_0x114_reg_n_0_[2] ,\slv_reg_0x114_reg_n_0_[1] ,\slv_reg_0x114_reg_n_0_[0] }),
        .\slv_reg_0x154_reg[0] (\axi_rdata[0]_i_9_n_0 ),
        .\slv_reg_0x154_reg[10] (\axi_rdata[10]_i_9_n_0 ),
        .\slv_reg_0x154_reg[1] (\axi_rdata[1]_i_9_n_0 ),
        .\slv_reg_0x154_reg[2] (\axi_rdata[2]_i_9_n_0 ),
        .\slv_reg_0x154_reg[30] (\axi_rdata[30]_i_17_n_0 ),
        .\slv_reg_0x154_reg[31] (\axi_rdata[31]_i_18_n_0 ),
        .\slv_reg_0x154_reg[3] (\axi_rdata[3]_i_9_n_0 ),
        .\slv_reg_0x154_reg[4] (\axi_rdata[4]_i_9_n_0 ),
        .\slv_reg_0x154_reg[5] (\axi_rdata[5]_i_9_n_0 ),
        .\slv_reg_0x154_reg[6] (\axi_rdata[6]_i_9_n_0 ),
        .\slv_reg_0x154_reg[7] (\axi_rdata[7]_i_9_n_0 ),
        .\slv_reg_0x154_reg[9] (\axi_rdata[9]_i_9_n_0 ),
        .\slv_reg_0x4C_reg[30] (\axi_rdata[30]_i_10_n_0 ),
        .\slv_reg_0x4C_reg[31] (\axi_rdata[31]_i_11_n_0 ),
        .\syncstages_ff_reg[2] (\syncstages_ff_reg[2] ),
        .\syncstages_ff_reg[2]_0 (\syncstages_ff_reg[2]_0 ),
        .\syncstages_ff_reg[2]_1 (\syncstages_ff_reg[2]_1 ),
        .\syncstages_ff_reg[2]_2 (\syncstages_ff_reg[2]_2 ),
        .\syncstages_ff_reg[2]_3 (\syncstages_ff_reg[2]_3 ),
        .vid_phy_axi4lite_aclk(vid_phy_axi4lite_aclk),
        .vid_phy_axi4lite_aresetn(vid_phy_axi4lite_aresetn),
        .vid_phy_status_sb_tx_tdata(vid_phy_status_sb_tx_tdata),
        .wr_en_2_idr(wr_en_2_idr),
        .wr_en_2_ier(wr_en_2_ier),
        .wr_en_2_isr_reg(wr_en_2_isr));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    wr_en_2_idr_i_1
       (.I0(\slv_reg_0x120[31]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[3]),
        .I4(sel0[6]),
        .O(slv_reg_0x114));
  FDRE wr_en_2_idr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x114),
        .Q(wr_en_2_idr),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair496" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    wr_en_2_ier_i_1
       (.I0(\slv_reg_0x120[31]_i_2_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[0]),
        .O(slv_reg_0x110));
  FDRE wr_en_2_ier_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x110),
        .Q(wr_en_2_ier),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    wr_en_2_isr_i_1
       (.I0(\slv_reg_0x10C[31]_i_4_n_0 ),
        .I1(sel0[3]),
        .I2(sel0[7]),
        .I3(\slv_reg_0x10C[31]_i_3_n_0 ),
        .I4(sel0[6]),
        .I5(sel0[2]),
        .O(slv_reg_0x11C));
  FDRE wr_en_2_isr_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(slv_reg_0x11C),
        .Q(wr_en_2_isr),
        .R(i_reg_clkdet_tx_tmr_clr_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h8)) 
    xpm_array_single_qpll0lock_b0_inst_i_1
       (.I0(rst_in_out_reg[15]),
        .I1(\syncstages_ff_reg[2]_4 ),
        .O(\syncstages_ff_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair539" *) 
  LUT2 #(
    .INIT(4'h2)) 
    xpm_array_single_qpll1lock_b0_inst_i_1
       (.I0(\syncstages_ff_reg[2]_4 ),
        .I1(rst_in_out_reg[15]),
        .O(src_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_drp_control_hdmi" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi
   (dest_out,
    \syncstages_ff_reg[0] ,
    \axi_rdata_reg[17] ,
    \drp_state_reg[0]_0 ,
    drp_state,
    DEN,
    DWE,
    DRP_Status_Rdy_reg_0,
    Q,
    \syncstages_ff_reg[0]_0 ,
    p_0_in,
    vid_phy_axi4lite_aclk,
    \drp_state_reg[1]_0 ,
    DO,
    \drp_txn_available_q_reg[6] ,
    \axi_araddr_reg[3]_rep ,
    vid_phy_axi4lite_aresetn,
    DRDY,
    \slv_reg_0x144_reg[31] );
  output [0:0]dest_out;
  output \syncstages_ff_reg[0] ;
  output [16:0]\axi_rdata_reg[17] ;
  output \drp_state_reg[0]_0 ;
  output [2:0]drp_state;
  output DEN;
  output DWE;
  output DRP_Status_Rdy_reg_0;
  output [6:0]Q;
  output [15:0]\syncstages_ff_reg[0]_0 ;
  input p_0_in;
  input vid_phy_axi4lite_aclk;
  input \drp_state_reg[1]_0 ;
  input [15:0]DO;
  input [0:0]\drp_txn_available_q_reg[6] ;
  input \axi_araddr_reg[3]_rep ;
  input vid_phy_axi4lite_aresetn;
  input DRDY;
  input [26:0]\slv_reg_0x144_reg[31] ;

  wire DEN;
  wire [15:0]DO;
  wire DRDY;
  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire DRPEN_i_1__0_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire DRP_Status_Rdy_i_1__0_n_0;
  wire DRP_Status_Rdy_reg_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1__0_n_0 ;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__0_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DWE;
  wire [6:0]Q;
  wire RST;
  wire \axi_araddr_reg[3]_rep ;
  wire [16:0]\axi_rdata_reg[17] ;
  wire [0:0]dest_out;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__0_n_0 ;
  wire \drp_state[1]_i_1__0_n_0 ;
  wire \drp_state[2]_i_1__0_n_0 ;
  wire \drp_state_reg[0]_0 ;
  wire \drp_state_reg[1]_0 ;
  wire drp_txn_available_del_reg_n_0;
  wire [0:0]\drp_txn_available_q_reg[6] ;
  wire p_0_in;
  wire p_1_in;
  wire p_1_in0_in;
  wire [26:0]\slv_reg_0x144_reg[31] ;
  wire \syncstages_ff_reg[0] ;
  wire [15:0]\syncstages_ff_reg[0]_0 ;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:7]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_32),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_31),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair444" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_30),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_29),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair445" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_28),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_27),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair446" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_26),
        .O(\DRPADDR[6]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair452" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair453" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair447" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair448" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair449" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair450" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair451" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [0]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [10]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [11]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [12]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [13]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [14]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [15]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [1]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [2]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [3]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [4]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [5]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [6]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [7]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [8]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0]_0 [9]),
        .R(DRPEN_i_1__0_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__0
       (.I0(RST),
        .I1(dest_out),
        .I2(\drp_state_reg[0]_0 ),
        .O(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair442" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(DEN),
        .R(DRPEN_i_1__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair443" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(DWE),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [9]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [10]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [11]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [12]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [13]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [14]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [15]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [16]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [17]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [18]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [19]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [20]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [21]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [22]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [23]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [24]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [25]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [26]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(\slv_reg_0x144_reg[31] [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr_reg[3]_rep ),
        .Q(\syncstages_ff_reg[0] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    DRP_Status_Rdy_i_1__0
       (.I0(DRP_Status_Rdy_reg_0),
        .I1(DRP_Status_sync),
        .I2(DRP_Status_sync_rdy_del),
        .I3(vid_phy_axi4lite_aresetn),
        .I4(\drp_txn_available_q_reg[6] ),
        .O(DRP_Status_Rdy_i_1__0_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__0_n_0),
        .Q(DRP_Status_Rdy_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__0 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(DRDY),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__0_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__0_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__0_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state_reg[1]_0 ),
        .D(DO[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__0
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(dest_out),
        .Q(\drp_state_reg[0]_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del_reg_n_0),
        .D(DRP_Txn_Avail_Toggle_i_1__0_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__0 
       (.I0(drp_state[1]),
        .I1(dest_out),
        .I2(\drp_state_reg[0]_0 ),
        .O(\drp_state[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0558FFFFFFFF0558)) 
    \drp_state[1]_i_1__0 
       (.I0(drp_state[2]),
        .I1(DRDY),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(dest_out),
        .I5(\drp_state_reg[0]_0 ),
        .O(\drp_state[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair454" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__0 
       (.I0(\drp_state_reg[0]_0 ),
        .I1(dest_out),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000AAF2)) 
    \drp_state[2]_i_1__0 
       (.I0(drp_state[2]),
        .I1(DRDY),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__0_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state[1]_i_1__0_n_0 ),
        .D(\drp_state[0]_i_1__0_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state[1]_i_1__0_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__0_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\drp_txn_available_q_reg[6] ),
        .Q(drp_txn_available_del_reg_n_0),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0__6 xpm_handshake_DRP_Config_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({dest_out,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:7],xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:12],1'b0,1'b0,1'b0,DRP_Config_Reg[8:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1__6 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],\axi_rdata_reg[17] [16],DRP_Status_sync,\axi_rdata_reg[17] [15:0]}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__7 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(\syncstages_ff_reg[0] ));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_async_rst__6 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(vid_phy_axi4lite_aclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_drp_control_hdmi" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi__parameterized0
   (src_in,
    DRP_Status_common,
    drpen_common_in,
    drpwe_common_in,
    \DRP_Status_Reg_reg[15]_0 ,
    \DRP_Status_Reg_reg[15]_1 ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    DRPDO,
    Q,
    \axi_araddr_reg[5] ,
    vid_phy_axi4lite_aresetn,
    drprdy_common_out,
    \slv_reg_0x60_reg[31] );
  output src_in;
  output [17:0]DRP_Status_common;
  output drpen_common_in;
  output drpwe_common_in;
  output [9:0]\DRP_Status_Reg_reg[15]_0 ;
  output [15:0]\DRP_Status_Reg_reg[15]_1 ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]DRPDO;
  input [0:0]Q;
  input \axi_araddr_reg[5] ;
  input vid_phy_axi4lite_aresetn;
  input drprdy_common_out;
  input [29:0]\slv_reg_0x60_reg[31] ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire [15:0]DRPDO;
  wire DRPEN_i_1__4_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire DRP_Status_Rdy_i_1__4_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1__4_n_0 ;
  wire [9:0]\DRP_Status_Reg_reg[15]_0 ;
  wire [15:0]\DRP_Status_Reg_reg[15]_1 ;
  wire [17:0]DRP_Status_common;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__4_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire \axi_araddr_reg[5] ;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__4_n_0 ;
  wire \drp_state[1]_i_1__4_n_0 ;
  wire \drp_state[2]_i_1__4_n_0 ;
  wire drp_txn_available_del;
  wire drpclk;
  wire drpen_common_in;
  wire drprdy_common_out;
  wire drpwe_common_in;
  wire p_0_in;
  wire p_1_in0_in;
  wire [15:15]p_1_in__0;
  wire p_1_in__1;
  wire [29:0]\slv_reg_0x60_reg[31] ;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair428" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair429" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair430" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair431" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair432" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [0]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [1]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [2]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [3]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [4]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [5]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [6]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [7]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [8]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_0 [9]),
        .R(DRPEN_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair438" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair439" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair433" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair434" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair435" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair436" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair437" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [0]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [10]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [11]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [12]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [13]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [14]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [15]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [1]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [2]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [3]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [4]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [5]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [6]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [7]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [8]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\DRP_Status_Reg_reg[15]_1 [9]),
        .R(DRPEN_i_1__4_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__4
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair426" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_common_in),
        .R(DRPEN_i_1__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair427" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in__1),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_common_in),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [10]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [11]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [12]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [13]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [14]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [15]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [16]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [17]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [18]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [19]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [20]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [21]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [22]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [23]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [24]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [25]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [26]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [27]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [28]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [29]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x60_reg[31] [9]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr_reg[5] ),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    DRP_Status_Rdy_i_1__4
       (.I0(DRP_Status_common[16]),
        .I1(DRP_Status_sync),
        .I2(DRP_Status_sync_rdy_del),
        .I3(vid_phy_axi4lite_aresetn),
        .I4(Q),
        .O(DRP_Status_Rdy_i_1__4_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__4_n_0),
        .Q(DRP_Status_common[16]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__4 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_common_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__4_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__4_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__4_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(DRPDO[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__4
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1__4_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__4 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h0558FFFFFFFF0558)) 
    \drp_state[1]_i_1__4 
       (.I0(drp_state[2]),
        .I1(drprdy_common_out),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair440" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__4 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000AAF2)) 
    \drp_state[2]_i_1__4 
       (.I0(drp_state[2]),
        .I1(drprdy_common_out),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__4_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__4_n_0 ),
        .D(\drp_state[0]_i_1__4_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__4_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__4_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    p_1_in
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_common_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in__1,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_common[17],DRP_Status_sync,DRP_Status_common[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__16 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_async_rst xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_drp_control_hdmi" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi__parameterized0__xdcDup__1
   (src_in,
    DRP_Status_b0gt0,
    drpen_in,
    drpwe_in,
    \addr_i_reg[9] ,
    \data_i_reg[15] ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_out,
    Q,
    \axi_araddr_reg[5] ,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    \slv_reg_0x40_reg[31] );
  output src_in;
  output [17:0]DRP_Status_b0gt0;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\addr_i_reg[9] ;
  output [15:0]\data_i_reg[15] ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_out;
  input [0:0]Q;
  input \axi_araddr_reg[5] ;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [29:0]\slv_reg_0x40_reg[31] ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire DRPEN_i_1__1_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire DRP_Status_Rdy_i_1__1_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1__1_n_0 ;
  wire [17:0]DRP_Status_b0gt0;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__1_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [9:0]\addr_i_reg[9] ;
  wire \axi_araddr_reg[5] ;
  wire [15:0]\data_i_reg[15] ;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__1_n_0 ;
  wire \drp_state[1]_i_1__1_n_0 ;
  wire \drp_state[2]_i_1__1_n_0 ;
  wire drp_txn_available_del;
  wire drpclk;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire p_0_in;
  wire p_1_in0_in;
  wire [15:15]p_1_in__0;
  wire p_1_in__1;
  wire [29:0]\slv_reg_0x40_reg[31] ;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair383" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair384" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair385" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair386" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair387" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [0]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [1]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [2]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [3]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [4]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [5]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [6]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [7]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [8]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [9]),
        .R(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair393" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair394" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair388" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair389" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair390" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair391" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair392" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\data_i_reg[15] [0]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\data_i_reg[15] [10]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\data_i_reg[15] [11]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\data_i_reg[15] [12]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\data_i_reg[15] [13]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\data_i_reg[15] [14]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\data_i_reg[15] [15]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\data_i_reg[15] [1]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\data_i_reg[15] [2]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\data_i_reg[15] [3]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\data_i_reg[15] [4]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\data_i_reg[15] [5]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\data_i_reg[15] [6]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\data_i_reg[15] [7]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\data_i_reg[15] [8]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\data_i_reg[15] [9]),
        .R(DRPEN_i_1__1_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__1
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair381" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair382" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in__1),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [10]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [11]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [12]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [13]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [14]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [15]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [16]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [17]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [18]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [19]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [20]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [21]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [22]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [23]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [24]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [25]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [26]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [27]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [28]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [29]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x40_reg[31] [9]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr_reg[5] ),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    DRP_Status_Rdy_i_1__1
       (.I0(DRP_Status_b0gt0[16]),
        .I1(DRP_Status_sync),
        .I2(DRP_Status_sync_rdy_del),
        .I3(vid_phy_axi4lite_aresetn),
        .I4(Q),
        .O(DRP_Status_Rdy_i_1__1_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__1_n_0),
        .Q(DRP_Status_b0gt0[16]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__1 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__1_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__1_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__1_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__1
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1__1_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__1 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__1 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair395" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__1 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__1 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__1_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__1_n_0 ),
        .D(\drp_state[0]_i_1__1_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__1_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__1_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    p_1_in
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0__7 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in__1,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1__7 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt0[17],DRP_Status_sync,DRP_Status_b0gt0[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__10 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_async_rst__7 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_drp_control_hdmi" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi__parameterized0__xdcDup__2
   (src_in,
    DRP_Status_b0gt1,
    drpen_in,
    drpwe_in,
    \addr_i_reg[9] ,
    \data_i_reg[15] ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_out,
    Q,
    \axi_araddr_reg[4]_rep__0 ,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    \slv_reg_0x44_reg[31] );
  output src_in;
  output [17:0]DRP_Status_b0gt1;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\addr_i_reg[9] ;
  output [15:0]\data_i_reg[15] ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_out;
  input [0:0]Q;
  input \axi_araddr_reg[4]_rep__0 ;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [29:0]\slv_reg_0x44_reg[31] ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire DRPEN_i_1__2_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire DRP_Status_Rdy_i_1__2_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1__2_n_0 ;
  wire [17:0]DRP_Status_b0gt1;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__2_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [9:0]\addr_i_reg[9] ;
  wire \axi_araddr_reg[4]_rep__0 ;
  wire [15:0]\data_i_reg[15] ;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__2_n_0 ;
  wire \drp_state[1]_i_1__2_n_0 ;
  wire \drp_state[2]_i_1__2_n_0 ;
  wire drp_txn_available_del;
  wire drpclk;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire p_0_in;
  wire p_1_in0_in;
  wire [15:15]p_1_in__0;
  wire p_1_in__1;
  wire [29:0]\slv_reg_0x44_reg[31] ;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair398" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair399" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair400" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair401" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair402" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [0]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [1]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [2]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [3]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [4]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [5]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [6]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [7]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [8]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [9]),
        .R(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair408" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair409" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair403" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair404" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair405" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair406" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair407" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\data_i_reg[15] [0]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\data_i_reg[15] [10]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\data_i_reg[15] [11]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\data_i_reg[15] [12]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\data_i_reg[15] [13]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\data_i_reg[15] [14]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\data_i_reg[15] [15]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\data_i_reg[15] [1]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\data_i_reg[15] [2]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\data_i_reg[15] [3]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\data_i_reg[15] [4]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\data_i_reg[15] [5]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\data_i_reg[15] [6]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\data_i_reg[15] [7]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\data_i_reg[15] [8]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\data_i_reg[15] [9]),
        .R(DRPEN_i_1__2_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__2
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair396" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair397" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in__1),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [10]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [11]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [12]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [13]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [14]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [15]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [16]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [17]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [18]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [19]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [20]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [21]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [22]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [23]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [24]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [25]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [26]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [27]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [28]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [29]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x44_reg[31] [9]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr_reg[4]_rep__0 ),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    DRP_Status_Rdy_i_1__2
       (.I0(DRP_Status_b0gt1[16]),
        .I1(DRP_Status_sync),
        .I2(DRP_Status_sync_rdy_del),
        .I3(vid_phy_axi4lite_aresetn),
        .I4(Q),
        .O(DRP_Status_Rdy_i_1__2_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__2_n_0),
        .Q(DRP_Status_b0gt1[16]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__2 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__2_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__2_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__2_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__2
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1__2_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__2 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__2 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair410" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__2 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__2 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__2_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__2_n_0 ),
        .D(\drp_state[0]_i_1__2_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__2_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__2_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    p_1_in
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0__8 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in__1,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1__8 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt1[17],DRP_Status_sync,DRP_Status_b0gt1[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__12 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_async_rst__8 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_drp_control_hdmi" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi__parameterized0__xdcDup__3
   (src_in,
    DRP_Status_b0gt2,
    drpen_in,
    drpwe_in,
    \addr_i_reg[9] ,
    \data_i_reg[15] ,
    p_0_in,
    drpclk,
    vid_phy_axi4lite_aclk,
    drpdo_out,
    Q,
    \axi_araddr_reg[4]_rep__0 ,
    vid_phy_axi4lite_aresetn,
    drprdy_out,
    \slv_reg_0x48_reg[31] );
  output src_in;
  output [17:0]DRP_Status_b0gt2;
  output [0:0]drpen_in;
  output [0:0]drpwe_in;
  output [9:0]\addr_i_reg[9] ;
  output [15:0]\data_i_reg[15] ;
  input p_0_in;
  input drpclk;
  input vid_phy_axi4lite_aclk;
  input [15:0]drpdo_out;
  input [0:0]Q;
  input \axi_araddr_reg[4]_rep__0 ;
  input vid_phy_axi4lite_aresetn;
  input [0:0]drprdy_out;
  input [29:0]\slv_reg_0x48_reg[31] ;

  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPADDR[7]_i_1_n_0 ;
  wire \DRPADDR[8]_i_1_n_0 ;
  wire \DRPADDR[9]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire DRPEN_i_1__3_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire DRP_Status_Rdy_i_1__3_n_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1__3_n_0 ;
  wire [17:0]DRP_Status_b0gt2;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1__3_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DRP_Txn_Avail_Toggle_sync;
  wire [0:0]Q;
  wire RST;
  wire [9:0]\addr_i_reg[9] ;
  wire \axi_araddr_reg[4]_rep__0 ;
  wire [15:0]\data_i_reg[15] ;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1__3_n_0 ;
  wire \drp_state[1]_i_1__3_n_0 ;
  wire \drp_state[2]_i_1__3_n_0 ;
  wire drp_txn_available_del;
  wire drpclk;
  wire [15:0]drpdo_out;
  wire [0:0]drpen_in;
  wire [0:0]drprdy_out;
  wire [0:0]drpwe_in;
  wire p_0_in;
  wire p_1_in0_in;
  wire [15:15]p_1_in__0;
  wire p_1_in__1;
  wire [29:0]\slv_reg_0x48_reg[31] ;
  wire src_in;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_23;
  wire xpm_handshake_DRP_Config_inst_n_24;
  wire xpm_handshake_DRP_Config_inst_n_25;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:10]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_32),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair413" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_31),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_30),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair414" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_29),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_28),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair415" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_27),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_26),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair416" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_25),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_24),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair417" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPADDR[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_23),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPADDR[9]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [0]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [1]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [2]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [3]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [4]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [5]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [6]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[7]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [7]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[8]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [8]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPADDR_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPADDR[9]_i_1_n_0 ),
        .Q(\addr_i_reg[9] [9]),
        .R(DRPEN_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair423" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair424" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair418" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair419" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair420" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair421" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair422" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\data_i_reg[15] [0]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\data_i_reg[15] [10]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\data_i_reg[15] [11]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\data_i_reg[15] [12]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\data_i_reg[15] [13]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\data_i_reg[15] [14]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\data_i_reg[15] [15]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\data_i_reg[15] [1]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\data_i_reg[15] [2]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\data_i_reg[15] [3]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\data_i_reg[15] [4]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\data_i_reg[15] [5]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\data_i_reg[15] [6]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\data_i_reg[15] [7]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\data_i_reg[15] [8]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\data_i_reg[15] [9]),
        .R(DRPEN_i_1__3_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1__3
       (.I0(RST),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair411" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(drpen_in),
        .R(DRPEN_i_1__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair412" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in__1),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(drpwe_in),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [10]),
        .Q(DRP_Config_Reg[10]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [11]),
        .Q(DRP_Config_Reg[11]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [12]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [13]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [14]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [15]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [16]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [17]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [18]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [19]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [20]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [21]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [22]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [23]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [24]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [25]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [26]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [27]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [28]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [29]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x48_reg[31] [9]),
        .Q(DRP_Config_Reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr_reg[4]_rep__0 ),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    DRP_Status_Rdy_i_1__3
       (.I0(DRP_Status_b0gt2[16]),
        .I1(DRP_Status_sync),
        .I2(DRP_Status_sync_rdy_del),
        .I3(vid_phy_axi4lite_aresetn),
        .I4(Q),
        .O(DRP_Status_Rdy_i_1__3_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1__3_n_0),
        .Q(DRP_Status_b0gt2[16]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1__3 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1__3_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1__3_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1__3_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(drpclk),
        .CE(p_1_in__0),
        .D(drpdo_out[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1__3
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(drpclk),
        .CE(1'b1),
        .D(DRP_Txn_Avail_Toggle_sync),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1__3_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1__3 
       (.I0(drp_state[1]),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h0338FFFFFFFF0338)) 
    \drp_state[1]_i_1__3 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair425" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2__3 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(DRP_Txn_Avail_Toggle_sync),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000CCF4)) 
    \drp_state[2]_i_1__3 
       (.I0(drprdy_out),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1__3_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__3_n_0 ),
        .D(\drp_state[0]_i_1__3_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(drpclk),
        .CE(\drp_state[1]_i_1__3_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(drpclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1__3_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(drp_txn_available_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000000001000)) 
    p_1_in
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(drprdy_out),
        .I4(DRP_Txn_Avail_Toggle_sync),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(p_1_in__0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0__9 xpm_handshake_DRP_Config_inst
       (.dest_clk(drpclk),
        .dest_out({DRP_Txn_Avail_Toggle_sync,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in__1,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:10],xpm_handshake_DRP_Config_inst_n_23,xpm_handshake_DRP_Config_inst_n_24,xpm_handshake_DRP_Config_inst_n_25,xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1__9 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],DRP_Status_b0gt2[17],DRP_Status_sync,DRP_Status_b0gt2[15:0]}),
        .src_clk(drpclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__14 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(drpclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_async_rst__9 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(drpclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_drp_control_hdmi" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_drp_control_hdmi__xdcDup__1
   (dest_out,
    src_in,
    \axi_rdata_reg[17] ,
    DRP_Txn_Avail_Toggle_q,
    drp_state,
    DEN,
    DWE,
    DRP_Status_Rdy_reg_0,
    Q,
    \syncstages_ff_reg[0] ,
    p_0_in,
    vid_phy_axi4lite_aclk,
    p_1_in,
    DO,
    \drp_txn_available_q_reg[5] ,
    \axi_araddr_reg[3]_rep ,
    vid_phy_axi4lite_aresetn,
    DRDY,
    \slv_reg_0x124_reg[31] );
  output [0:0]dest_out;
  output src_in;
  output [16:0]\axi_rdata_reg[17] ;
  output DRP_Txn_Avail_Toggle_q;
  output [2:0]drp_state;
  output DEN;
  output DWE;
  output DRP_Status_Rdy_reg_0;
  output [6:0]Q;
  output [15:0]\syncstages_ff_reg[0] ;
  input p_0_in;
  input vid_phy_axi4lite_aclk;
  input [0:0]p_1_in;
  input [15:0]DO;
  input [0:0]\drp_txn_available_q_reg[5] ;
  input \axi_araddr_reg[3]_rep ;
  input vid_phy_axi4lite_aresetn;
  input DRDY;
  input [26:0]\slv_reg_0x124_reg[31] ;

  wire DEN;
  wire [15:0]DO;
  wire DRDY;
  wire \DRPADDR[0]_i_1_n_0 ;
  wire \DRPADDR[1]_i_1_n_0 ;
  wire \DRPADDR[2]_i_1_n_0 ;
  wire \DRPADDR[3]_i_1_n_0 ;
  wire \DRPADDR[4]_i_1_n_0 ;
  wire \DRPADDR[5]_i_1_n_0 ;
  wire \DRPADDR[6]_i_1_n_0 ;
  wire \DRPDI[0]_i_1_n_0 ;
  wire \DRPDI[10]_i_1_n_0 ;
  wire \DRPDI[11]_i_1_n_0 ;
  wire \DRPDI[12]_i_1_n_0 ;
  wire \DRPDI[13]_i_1_n_0 ;
  wire \DRPDI[14]_i_1_n_0 ;
  wire \DRPDI[15]_i_1_n_0 ;
  wire \DRPDI[1]_i_1_n_0 ;
  wire \DRPDI[2]_i_1_n_0 ;
  wire \DRPDI[3]_i_1_n_0 ;
  wire \DRPDI[4]_i_1_n_0 ;
  wire \DRPDI[5]_i_1_n_0 ;
  wire \DRPDI[6]_i_1_n_0 ;
  wire \DRPDI[7]_i_1_n_0 ;
  wire \DRPDI[8]_i_1_n_0 ;
  wire \DRPDI[9]_i_1_n_0 ;
  wire DRPEN_i_1_n_0;
  wire \DRPEN_inferred__0/i__n_0 ;
  wire DRPWE_n_0;
  wire [31:0]DRP_Config_Reg;
  wire DRP_Status_Rdy_i_1_n_0;
  wire DRP_Status_Rdy_reg_0;
  wire [16:0]DRP_Status_Reg;
  wire \DRP_Status_Reg[16]_i_1_n_0 ;
  wire [16:16]DRP_Status_sync;
  wire DRP_Status_sync_rdy_del;
  wire DRP_Txn_Avail_Toggle;
  wire DRP_Txn_Avail_Toggle_i_1_n_0;
  wire DRP_Txn_Avail_Toggle_pulse;
  wire DRP_Txn_Avail_Toggle_q;
  wire DWE;
  wire [6:0]Q;
  wire RST;
  wire \axi_araddr_reg[3]_rep ;
  wire [16:0]\axi_rdata_reg[17] ;
  wire [0:0]dest_out;
  wire [2:0]drp_state;
  wire \drp_state[0]_i_1_n_0 ;
  wire \drp_state[1]_i_1_n_0 ;
  wire \drp_state[2]_i_1_n_0 ;
  wire drp_txn_available_del;
  wire [0:0]\drp_txn_available_q_reg[5] ;
  wire p_0_in;
  wire [0:0]p_1_in;
  wire p_1_in0_in;
  wire p_1_in_0;
  wire [26:0]\slv_reg_0x124_reg[31] ;
  wire src_in;
  wire [15:0]\syncstages_ff_reg[0] ;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire xpm_handshake_DRP_Config_inst_n_1;
  wire xpm_handshake_DRP_Config_inst_n_10;
  wire xpm_handshake_DRP_Config_inst_n_11;
  wire xpm_handshake_DRP_Config_inst_n_12;
  wire xpm_handshake_DRP_Config_inst_n_13;
  wire xpm_handshake_DRP_Config_inst_n_14;
  wire xpm_handshake_DRP_Config_inst_n_15;
  wire xpm_handshake_DRP_Config_inst_n_16;
  wire xpm_handshake_DRP_Config_inst_n_2;
  wire xpm_handshake_DRP_Config_inst_n_26;
  wire xpm_handshake_DRP_Config_inst_n_27;
  wire xpm_handshake_DRP_Config_inst_n_28;
  wire xpm_handshake_DRP_Config_inst_n_29;
  wire xpm_handshake_DRP_Config_inst_n_3;
  wire xpm_handshake_DRP_Config_inst_n_30;
  wire xpm_handshake_DRP_Config_inst_n_31;
  wire xpm_handshake_DRP_Config_inst_n_32;
  wire xpm_handshake_DRP_Config_inst_n_4;
  wire xpm_handshake_DRP_Config_inst_n_5;
  wire xpm_handshake_DRP_Config_inst_n_6;
  wire xpm_handshake_DRP_Config_inst_n_7;
  wire xpm_handshake_DRP_Config_inst_n_8;
  wire xpm_handshake_DRP_Config_inst_n_9;
  wire [15:7]NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED;
  wire [31:18]NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED;
  wire NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[0]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_32),
        .O(\DRPADDR[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[1]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_31),
        .O(\DRPADDR[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair469" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[2]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_30),
        .O(\DRPADDR[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[3]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_29),
        .O(\DRPADDR[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair470" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[4]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_28),
        .O(\DRPADDR[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[5]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_27),
        .O(\DRPADDR[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair471" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPADDR[6]_i_1 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(xpm_handshake_DRP_Config_inst_n_26),
        .O(\DRPADDR[6]_i_1_n_0 ));
  FDRE \DRPADDR_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[2]_i_1_n_0 ),
        .Q(Q[2]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[3]_i_1_n_0 ),
        .Q(Q[3]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[4]_i_1_n_0 ),
        .Q(Q[4]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[5]_i_1_n_0 ),
        .Q(Q[5]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPADDR_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPADDR[6]_i_1_n_0 ),
        .Q(Q[6]),
        .R(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[0]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_16),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[10]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_6),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[11]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_5),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair477" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[12]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_4),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[13]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_3),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair478" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[14]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_2),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[15]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_1),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair472" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[1]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_15),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[2]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_14),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[3]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_13),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair473" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[4]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_12),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair474" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[5]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_11),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[6]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_10),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair475" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[7]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_9),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[8]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_8),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair476" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \DRPDI[9]_i_1 
       (.I0(drp_state[1]),
        .I1(xpm_handshake_DRP_Config_inst_n_7),
        .I2(drp_state[0]),
        .I3(drp_state[2]),
        .O(\DRPDI[9]_i_1_n_0 ));
  FDRE \DRPDI_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[0]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [0]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[10]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [10]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[11]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [11]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[12]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [12]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[13]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [13]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[14]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [14]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[15]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [15]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[1]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [1]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[2]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [2]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[3]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [3]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[4]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [4]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[5]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [5]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[6]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [6]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[7]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [7]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[8]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [8]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRPDI_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPDI[9]_i_1_n_0 ),
        .Q(\syncstages_ff_reg[0] [9]),
        .R(DRPEN_i_1_n_0));
  LUT3 #(
    .INIT(8'hBE)) 
    DRPEN_i_1
       (.I0(RST),
        .I1(dest_out),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair467" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \DRPEN_inferred__0/i_ 
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in0_in),
        .O(\DRPEN_inferred__0/i__n_0 ));
  FDRE DRPEN_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRPEN_inferred__0/i__n_0 ),
        .Q(DEN),
        .R(DRPEN_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair468" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    DRPWE
       (.I0(drp_state[0]),
        .I1(drp_state[2]),
        .I2(drp_state[1]),
        .I3(p_1_in_0),
        .O(DRPWE_n_0));
  FDRE DRPWE_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRPWE_n_0),
        .Q(DWE),
        .R(DRPEN_i_1_n_0));
  FDRE \DRP_Config_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [0]),
        .Q(DRP_Config_Reg[0]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [9]),
        .Q(DRP_Config_Reg[12]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [10]),
        .Q(DRP_Config_Reg[13]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [11]),
        .Q(DRP_Config_Reg[16]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[17] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [12]),
        .Q(DRP_Config_Reg[17]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[18] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [13]),
        .Q(DRP_Config_Reg[18]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[19] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [14]),
        .Q(DRP_Config_Reg[19]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [1]),
        .Q(DRP_Config_Reg[1]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[20] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [15]),
        .Q(DRP_Config_Reg[20]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[21] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [16]),
        .Q(DRP_Config_Reg[21]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[22] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [17]),
        .Q(DRP_Config_Reg[22]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[23] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [18]),
        .Q(DRP_Config_Reg[23]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[24] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [19]),
        .Q(DRP_Config_Reg[24]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[25] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [20]),
        .Q(DRP_Config_Reg[25]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[26] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [21]),
        .Q(DRP_Config_Reg[26]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[27] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [22]),
        .Q(DRP_Config_Reg[27]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[28] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [23]),
        .Q(DRP_Config_Reg[28]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[29] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [24]),
        .Q(DRP_Config_Reg[29]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [2]),
        .Q(DRP_Config_Reg[2]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[30] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [25]),
        .Q(DRP_Config_Reg[30]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[31] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [26]),
        .Q(DRP_Config_Reg[31]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [3]),
        .Q(DRP_Config_Reg[3]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [4]),
        .Q(DRP_Config_Reg[4]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [5]),
        .Q(DRP_Config_Reg[5]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [6]),
        .Q(DRP_Config_Reg[6]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [7]),
        .Q(DRP_Config_Reg[7]),
        .R(1'b0));
  FDRE \DRP_Config_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(\slv_reg_0x124_reg[31] [8]),
        .Q(DRP_Config_Reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Rsp_Rd_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\axi_araddr_reg[3]_rep ),
        .Q(src_in),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    DRP_Status_Rdy_i_1
       (.I0(DRP_Status_Rdy_reg_0),
        .I1(DRP_Status_sync),
        .I2(DRP_Status_sync_rdy_del),
        .I3(vid_phy_axi4lite_aresetn),
        .I4(\drp_txn_available_q_reg[5] ),
        .O(DRP_Status_Rdy_i_1_n_0));
  FDRE DRP_Status_Rdy_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_Rdy_i_1_n_0),
        .Q(DRP_Status_Rdy_reg_0),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hFFFF1000)) 
    \DRP_Status_Reg[16]_i_1 
       (.I0(drp_state[1]),
        .I1(drp_state[0]),
        .I2(drp_state[2]),
        .I3(DRDY),
        .I4(DRP_Status_Reg[16]),
        .O(\DRP_Status_Reg[16]_i_1_n_0 ));
  FDRE \DRP_Status_Reg_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[0]),
        .Q(DRP_Status_Reg[0]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[10] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[10]),
        .Q(DRP_Status_Reg[10]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[11] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[11]),
        .Q(DRP_Status_Reg[11]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[12] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[12]),
        .Q(DRP_Status_Reg[12]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[13] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[13]),
        .Q(DRP_Status_Reg[13]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[14] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[14]),
        .Q(DRP_Status_Reg[14]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[15] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[15]),
        .Q(DRP_Status_Reg[15]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[16] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\DRP_Status_Reg[16]_i_1_n_0 ),
        .Q(DRP_Status_Reg[16]),
        .R(DRPEN_i_1_n_0));
  FDRE \DRP_Status_Reg_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[1]),
        .Q(DRP_Status_Reg[1]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[2]),
        .Q(DRP_Status_Reg[2]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[3] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[3]),
        .Q(DRP_Status_Reg[3]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[4] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[4]),
        .Q(DRP_Status_Reg[4]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[5] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[5]),
        .Q(DRP_Status_Reg[5]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[6] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[6]),
        .Q(DRP_Status_Reg[6]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[7] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[7]),
        .Q(DRP_Status_Reg[7]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[8] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[8]),
        .Q(DRP_Status_Reg[8]),
        .R(RST));
  FDRE \DRP_Status_Reg_reg[9] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(p_1_in),
        .D(DO[9]),
        .Q(DRP_Status_Reg[9]),
        .R(RST));
  FDRE DRP_Status_sync_rdy_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(DRP_Status_sync),
        .Q(DRP_Status_sync_rdy_del),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    DRP_Txn_Avail_Toggle_i_1
       (.I0(DRP_Txn_Avail_Toggle),
        .O(DRP_Txn_Avail_Toggle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_q_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(dest_out),
        .Q(DRP_Txn_Avail_Toggle_q),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    DRP_Txn_Avail_Toggle_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(drp_txn_available_del),
        .D(DRP_Txn_Avail_Toggle_i_1_n_0),
        .Q(DRP_Txn_Avail_Toggle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \drp_state[0]_i_1 
       (.I0(drp_state[1]),
        .I1(dest_out),
        .I2(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0558FFFFFFFF0558)) 
    \drp_state[1]_i_1 
       (.I0(drp_state[2]),
        .I1(DRDY),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(dest_out),
        .I5(DRP_Txn_Avail_Toggle_q),
        .O(\drp_state[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair479" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \drp_state[1]_i_2 
       (.I0(DRP_Txn_Avail_Toggle_q),
        .I1(dest_out),
        .O(DRP_Txn_Avail_Toggle_pulse));
  LUT6 #(
    .INIT(64'h000000000000AAF2)) 
    \drp_state[2]_i_1 
       (.I0(drp_state[2]),
        .I1(DRDY),
        .I2(drp_state[1]),
        .I3(drp_state[0]),
        .I4(RST),
        .I5(DRP_Txn_Avail_Toggle_pulse),
        .O(\drp_state[2]_i_1_n_0 ));
  FDSE \drp_state_reg[0] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(\drp_state[0]_i_1_n_0 ),
        .Q(drp_state[0]),
        .S(RST));
  FDRE \drp_state_reg[1] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(\drp_state[1]_i_1_n_0 ),
        .D(DRP_Txn_Avail_Toggle_pulse),
        .Q(drp_state[1]),
        .R(RST));
  FDRE \drp_state_reg[2] 
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\drp_state[2]_i_1_n_0 ),
        .Q(drp_state[2]),
        .R(1'b0));
  FDRE drp_txn_available_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(\drp_txn_available_q_reg[5] ),
        .Q(drp_txn_available_del),
        .R(1'b0));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "33" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0__5 xpm_handshake_DRP_Config_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({dest_out,xpm_handshake_DRP_Config_inst_n_1,xpm_handshake_DRP_Config_inst_n_2,xpm_handshake_DRP_Config_inst_n_3,xpm_handshake_DRP_Config_inst_n_4,xpm_handshake_DRP_Config_inst_n_5,xpm_handshake_DRP_Config_inst_n_6,xpm_handshake_DRP_Config_inst_n_7,xpm_handshake_DRP_Config_inst_n_8,xpm_handshake_DRP_Config_inst_n_9,xpm_handshake_DRP_Config_inst_n_10,xpm_handshake_DRP_Config_inst_n_11,xpm_handshake_DRP_Config_inst_n_12,xpm_handshake_DRP_Config_inst_n_13,xpm_handshake_DRP_Config_inst_n_14,xpm_handshake_DRP_Config_inst_n_15,xpm_handshake_DRP_Config_inst_n_16,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[15:14],p_1_in_0,p_1_in0_in,NLW_xpm_handshake_DRP_Config_inst_dest_out_UNCONNECTED[11:7],xpm_handshake_DRP_Config_inst_n_26,xpm_handshake_DRP_Config_inst_n_27,xpm_handshake_DRP_Config_inst_n_28,xpm_handshake_DRP_Config_inst_n_29,xpm_handshake_DRP_Config_inst_n_30,xpm_handshake_DRP_Config_inst_n_31,xpm_handshake_DRP_Config_inst_n_32}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({DRP_Txn_Avail_Toggle,DRP_Config_Reg[31:16],1'b0,1'b0,DRP_Config_Reg[13:12],1'b0,1'b0,1'b0,DRP_Config_Reg[8:0]}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* WIDTH = "32" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1__5 xpm_handshake_DRP_Status_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out({NLW_xpm_handshake_DRP_Status_inst_dest_out_UNCONNECTED[31:18],\axi_rdata_reg[17] [16],DRP_Status_sync,\axi_rdata_reg[17] [15:0]}),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,DRP_Status_Reg}));
  (* DEST_SYNC_FF = "3" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* SIM_ASSERT_CHK = "0" *) 
  (* SRC_INPUT_REG = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "SINGLE" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_single__5 xpm_single_DRP_Rsp_Rd_Toggle_inst
       (.dest_clk(vid_phy_axi4lite_aclk),
        .dest_out(NLW_xpm_single_DRP_Rsp_Rd_Toggle_inst_dest_out_UNCONNECTED),
        .src_clk(vid_phy_axi4lite_aclk),
        .src_in(src_in));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "4" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  exdes_vid_phy_controller_0_xpm_cdc_async_rst__5 xpm_single_drp_reset_RST_inst
       (.dest_arst(RST),
        .dest_clk(vid_phy_axi4lite_aclk),
        .src_arst(p_0_in));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_interrupts" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_interrupts
   (r_gt_status_tx_resetdone_updated_sticky_reg_0,
    D,
    \axi_rdata_reg[31] ,
    irq,
    Q,
    wr_en_2_isr_reg,
    gt_status_tx_resetdone_updated_q,
    dest_out,
    gt_status_rx_resetdone_updated_q,
    \syncstages_ff_reg[2] ,
    gt_status_cpll_lock_updated_q,
    \syncstages_ff_reg[2]_0 ,
    gt_status_qpll_lock_updated_q,
    \syncstages_ff_reg[2]_1 ,
    gt_status_tx_alignment_updated_q,
    \syncstages_ff_reg[2]_2 ,
    gt_status_qpll1_lock_updated_q,
    \syncstages_ff_reg[2]_3 ,
    clkdet_tx_freq_event_updated_q,
    clk_tx_freq_evt_reg,
    clkdet_rx_freq_event_updated_q,
    clk_rx_freq_evt_reg,
    mmcm_tx_usrclk_lock_event_updated_q,
    vid_phy_status_sb_tx_tdata,
    mmcm_rx_usrclk_lock_event_updated_q,
    b0_MMCM_RX_DRP_LOCKED_DLY_reg,
    clkdet_tx_timer_event_updated_q,
    clk_tx_tmr_evt_reg,
    clkdet_rx_timer_event_updated_q,
    clk_rx_tmr_evt_reg,
    vid_phy_axi4lite_aresetn,
    \axi_araddr_reg[6] ,
    \axi_araddr_reg[9] ,
    \axi_araddr_reg[4]_rep ,
    \axi_araddr_reg[6]_0 ,
    \axi_araddr_reg[4]_rep_0 ,
    \axi_araddr_reg[6]_1 ,
    \axi_araddr_reg[4]_rep_1 ,
    \axi_araddr_reg[6]_2 ,
    \axi_araddr_reg[4]_rep_2 ,
    \axi_araddr_reg[6]_3 ,
    \axi_araddr_reg[4]_rep_3 ,
    \axi_araddr_reg[6]_4 ,
    \axi_araddr_reg[4]_rep_4 ,
    \axi_araddr_reg[6]_5 ,
    \axi_araddr_reg[4]_rep_5 ,
    \axi_araddr_reg[6]_6 ,
    \axi_araddr_reg[4]_rep_6 ,
    \axi_araddr_reg[6]_7 ,
    \axi_araddr_reg[4]_rep_7 ,
    \axi_araddr_reg[6]_8 ,
    \axi_araddr_reg[4]_rep_8 ,
    \axi_araddr_reg[6]_9 ,
    \axi_araddr_reg[4]_rep_9 ,
    \axi_araddr_reg[6]_10 ,
    \axi_araddr_reg[4]_rep_10 ,
    \axi_araddr_reg[6]_11 ,
    \slv_reg_0x154_reg[0] ,
    \axi_araddr_reg[4] ,
    \axi_araddr_reg[4]_0 ,
    \axi_araddr_reg[2]_rep__1 ,
    \axi_araddr_reg[3]_rep__1 ,
    \imr_reg_reg[31] ,
    \slv_reg_0x10C_reg[0] ,
    \axi_araddr_reg[6]_12 ,
    \slv_reg_0x154_reg[1] ,
    \axi_araddr_reg[4]_1 ,
    \axi_araddr_reg[4]_2 ,
    \slv_reg_0x10C_reg[1] ,
    \axi_araddr_reg[6]_13 ,
    \slv_reg_0x154_reg[2] ,
    \axi_araddr_reg[4]_3 ,
    \axi_araddr_reg[4]_4 ,
    \slv_reg_0x10C_reg[2] ,
    \axi_araddr_reg[6]_14 ,
    \slv_reg_0x154_reg[3] ,
    \axi_araddr_reg[4]_5 ,
    \axi_araddr_reg[4]_6 ,
    \slv_reg_0x10C_reg[3] ,
    \axi_araddr_reg[6]_15 ,
    \slv_reg_0x154_reg[4] ,
    \axi_araddr_reg[4]_7 ,
    \axi_araddr_reg[4]_8 ,
    \slv_reg_0x10C_reg[4] ,
    \axi_araddr_reg[6]_16 ,
    \slv_reg_0x154_reg[5] ,
    \axi_araddr_reg[4]_9 ,
    \axi_araddr_reg[4]_10 ,
    \slv_reg_0x10C_reg[5] ,
    \axi_araddr_reg[6]_17 ,
    \slv_reg_0x154_reg[6] ,
    \axi_araddr_reg[4]_11 ,
    \axi_araddr_reg[4]_12 ,
    \axi_araddr_reg[2]_rep__0 ,
    \axi_araddr_reg[3]_rep__0 ,
    \slv_reg_0x10C_reg[6] ,
    \axi_araddr_reg[6]_18 ,
    \slv_reg_0x154_reg[7] ,
    \axi_araddr_reg[4]_13 ,
    \axi_araddr_reg[4]_14 ,
    \slv_reg_0x10C_reg[7] ,
    \axi_araddr_reg[6]_19 ,
    \slv_reg_0x154_reg[9] ,
    \axi_araddr_reg[4]_15 ,
    \axi_araddr_reg[4]_16 ,
    \slv_reg_0x10C_reg[9] ,
    \axi_araddr_reg[6]_20 ,
    \slv_reg_0x154_reg[10] ,
    \axi_araddr_reg[4]_17 ,
    \axi_araddr_reg[4]_18 ,
    \slv_reg_0x10C_reg[10] ,
    \axi_araddr_reg[6]_21 ,
    \slv_reg_0x4C_reg[30] ,
    \axi_araddr_reg[4]_19 ,
    \slv_reg_0x154_reg[30] ,
    \slv_reg_0x10C_reg[30] ,
    \axi_araddr_reg[6]_22 ,
    \slv_reg_0x4C_reg[31] ,
    \axi_araddr_reg[4]_20 ,
    \slv_reg_0x154_reg[31] ,
    \slv_reg_0x10C_reg[31] ,
    vid_phy_axi4lite_aclk,
    \slv_reg_0x110_reg[31] ,
    wr_en_2_ier,
    \slv_reg_0x114_reg[31] ,
    wr_en_2_idr);
  output r_gt_status_tx_resetdone_updated_sticky_reg_0;
  output [11:0]D;
  output [11:0]\axi_rdata_reg[31] ;
  output irq;
  input [11:0]Q;
  input wr_en_2_isr_reg;
  input gt_status_tx_resetdone_updated_q;
  input dest_out;
  input gt_status_rx_resetdone_updated_q;
  input \syncstages_ff_reg[2] ;
  input gt_status_cpll_lock_updated_q;
  input \syncstages_ff_reg[2]_0 ;
  input gt_status_qpll_lock_updated_q;
  input \syncstages_ff_reg[2]_1 ;
  input gt_status_tx_alignment_updated_q;
  input \syncstages_ff_reg[2]_2 ;
  input gt_status_qpll1_lock_updated_q;
  input \syncstages_ff_reg[2]_3 ;
  input clkdet_tx_freq_event_updated_q;
  input clk_tx_freq_evt_reg;
  input clkdet_rx_freq_event_updated_q;
  input clk_rx_freq_evt_reg;
  input mmcm_tx_usrclk_lock_event_updated_q;
  input [0:0]vid_phy_status_sb_tx_tdata;
  input mmcm_rx_usrclk_lock_event_updated_q;
  input b0_MMCM_RX_DRP_LOCKED_DLY_reg;
  input clkdet_tx_timer_event_updated_q;
  input clk_tx_tmr_evt_reg;
  input clkdet_rx_timer_event_updated_q;
  input clk_rx_tmr_evt_reg;
  input vid_phy_axi4lite_aresetn;
  input \axi_araddr_reg[6] ;
  input [7:0]\axi_araddr_reg[9] ;
  input \axi_araddr_reg[4]_rep ;
  input \axi_araddr_reg[6]_0 ;
  input \axi_araddr_reg[4]_rep_0 ;
  input \axi_araddr_reg[6]_1 ;
  input \axi_araddr_reg[4]_rep_1 ;
  input \axi_araddr_reg[6]_2 ;
  input \axi_araddr_reg[4]_rep_2 ;
  input \axi_araddr_reg[6]_3 ;
  input \axi_araddr_reg[4]_rep_3 ;
  input \axi_araddr_reg[6]_4 ;
  input \axi_araddr_reg[4]_rep_4 ;
  input \axi_araddr_reg[6]_5 ;
  input \axi_araddr_reg[4]_rep_5 ;
  input \axi_araddr_reg[6]_6 ;
  input \axi_araddr_reg[4]_rep_6 ;
  input \axi_araddr_reg[6]_7 ;
  input \axi_araddr_reg[4]_rep_7 ;
  input \axi_araddr_reg[6]_8 ;
  input \axi_araddr_reg[4]_rep_8 ;
  input \axi_araddr_reg[6]_9 ;
  input \axi_araddr_reg[4]_rep_9 ;
  input \axi_araddr_reg[6]_10 ;
  input \axi_araddr_reg[4]_rep_10 ;
  input \axi_araddr_reg[6]_11 ;
  input \slv_reg_0x154_reg[0] ;
  input \axi_araddr_reg[4] ;
  input \axi_araddr_reg[4]_0 ;
  input \axi_araddr_reg[2]_rep__1 ;
  input \axi_araddr_reg[3]_rep__1 ;
  input [11:0]\imr_reg_reg[31] ;
  input \slv_reg_0x10C_reg[0] ;
  input \axi_araddr_reg[6]_12 ;
  input \slv_reg_0x154_reg[1] ;
  input \axi_araddr_reg[4]_1 ;
  input \axi_araddr_reg[4]_2 ;
  input \slv_reg_0x10C_reg[1] ;
  input \axi_araddr_reg[6]_13 ;
  input \slv_reg_0x154_reg[2] ;
  input \axi_araddr_reg[4]_3 ;
  input \axi_araddr_reg[4]_4 ;
  input \slv_reg_0x10C_reg[2] ;
  input \axi_araddr_reg[6]_14 ;
  input \slv_reg_0x154_reg[3] ;
  input \axi_araddr_reg[4]_5 ;
  input \axi_araddr_reg[4]_6 ;
  input \slv_reg_0x10C_reg[3] ;
  input \axi_araddr_reg[6]_15 ;
  input \slv_reg_0x154_reg[4] ;
  input \axi_araddr_reg[4]_7 ;
  input \axi_araddr_reg[4]_8 ;
  input \slv_reg_0x10C_reg[4] ;
  input \axi_araddr_reg[6]_16 ;
  input \slv_reg_0x154_reg[5] ;
  input \axi_araddr_reg[4]_9 ;
  input \axi_araddr_reg[4]_10 ;
  input \slv_reg_0x10C_reg[5] ;
  input \axi_araddr_reg[6]_17 ;
  input \slv_reg_0x154_reg[6] ;
  input \axi_araddr_reg[4]_11 ;
  input \axi_araddr_reg[4]_12 ;
  input \axi_araddr_reg[2]_rep__0 ;
  input \axi_araddr_reg[3]_rep__0 ;
  input \slv_reg_0x10C_reg[6] ;
  input \axi_araddr_reg[6]_18 ;
  input \slv_reg_0x154_reg[7] ;
  input \axi_araddr_reg[4]_13 ;
  input \axi_araddr_reg[4]_14 ;
  input \slv_reg_0x10C_reg[7] ;
  input \axi_araddr_reg[6]_19 ;
  input \slv_reg_0x154_reg[9] ;
  input \axi_araddr_reg[4]_15 ;
  input \axi_araddr_reg[4]_16 ;
  input \slv_reg_0x10C_reg[9] ;
  input \axi_araddr_reg[6]_20 ;
  input \slv_reg_0x154_reg[10] ;
  input \axi_araddr_reg[4]_17 ;
  input \axi_araddr_reg[4]_18 ;
  input \slv_reg_0x10C_reg[10] ;
  input \axi_araddr_reg[6]_21 ;
  input \slv_reg_0x4C_reg[30] ;
  input \axi_araddr_reg[4]_19 ;
  input \slv_reg_0x154_reg[30] ;
  input \slv_reg_0x10C_reg[30] ;
  input \axi_araddr_reg[6]_22 ;
  input \slv_reg_0x4C_reg[31] ;
  input \axi_araddr_reg[4]_20 ;
  input \slv_reg_0x154_reg[31] ;
  input \slv_reg_0x10C_reg[31] ;
  input vid_phy_axi4lite_aclk;
  input [11:0]\slv_reg_0x110_reg[31] ;
  input wr_en_2_ier;
  input [11:0]\slv_reg_0x114_reg[31] ;
  input wr_en_2_idr;

  wire [11:0]D;
  wire [11:0]Q;
  wire \axi_araddr_reg[2]_rep__0 ;
  wire \axi_araddr_reg[2]_rep__1 ;
  wire \axi_araddr_reg[3]_rep__0 ;
  wire \axi_araddr_reg[3]_rep__1 ;
  wire \axi_araddr_reg[4] ;
  wire \axi_araddr_reg[4]_0 ;
  wire \axi_araddr_reg[4]_1 ;
  wire \axi_araddr_reg[4]_10 ;
  wire \axi_araddr_reg[4]_11 ;
  wire \axi_araddr_reg[4]_12 ;
  wire \axi_araddr_reg[4]_13 ;
  wire \axi_araddr_reg[4]_14 ;
  wire \axi_araddr_reg[4]_15 ;
  wire \axi_araddr_reg[4]_16 ;
  wire \axi_araddr_reg[4]_17 ;
  wire \axi_araddr_reg[4]_18 ;
  wire \axi_araddr_reg[4]_19 ;
  wire \axi_araddr_reg[4]_2 ;
  wire \axi_araddr_reg[4]_20 ;
  wire \axi_araddr_reg[4]_3 ;
  wire \axi_araddr_reg[4]_4 ;
  wire \axi_araddr_reg[4]_5 ;
  wire \axi_araddr_reg[4]_6 ;
  wire \axi_araddr_reg[4]_7 ;
  wire \axi_araddr_reg[4]_8 ;
  wire \axi_araddr_reg[4]_9 ;
  wire \axi_araddr_reg[4]_rep ;
  wire \axi_araddr_reg[4]_rep_0 ;
  wire \axi_araddr_reg[4]_rep_1 ;
  wire \axi_araddr_reg[4]_rep_10 ;
  wire \axi_araddr_reg[4]_rep_2 ;
  wire \axi_araddr_reg[4]_rep_3 ;
  wire \axi_araddr_reg[4]_rep_4 ;
  wire \axi_araddr_reg[4]_rep_5 ;
  wire \axi_araddr_reg[4]_rep_6 ;
  wire \axi_araddr_reg[4]_rep_7 ;
  wire \axi_araddr_reg[4]_rep_8 ;
  wire \axi_araddr_reg[4]_rep_9 ;
  wire \axi_araddr_reg[6] ;
  wire \axi_araddr_reg[6]_0 ;
  wire \axi_araddr_reg[6]_1 ;
  wire \axi_araddr_reg[6]_10 ;
  wire \axi_araddr_reg[6]_11 ;
  wire \axi_araddr_reg[6]_12 ;
  wire \axi_araddr_reg[6]_13 ;
  wire \axi_araddr_reg[6]_14 ;
  wire \axi_araddr_reg[6]_15 ;
  wire \axi_araddr_reg[6]_16 ;
  wire \axi_araddr_reg[6]_17 ;
  wire \axi_araddr_reg[6]_18 ;
  wire \axi_araddr_reg[6]_19 ;
  wire \axi_araddr_reg[6]_2 ;
  wire \axi_araddr_reg[6]_20 ;
  wire \axi_araddr_reg[6]_21 ;
  wire \axi_araddr_reg[6]_22 ;
  wire \axi_araddr_reg[6]_3 ;
  wire \axi_araddr_reg[6]_4 ;
  wire \axi_araddr_reg[6]_5 ;
  wire \axi_araddr_reg[6]_6 ;
  wire \axi_araddr_reg[6]_7 ;
  wire \axi_araddr_reg[6]_8 ;
  wire \axi_araddr_reg[6]_9 ;
  wire [7:0]\axi_araddr_reg[9] ;
  wire \axi_rdata[0]_i_10_n_0 ;
  wire \axi_rdata[0]_i_5_n_0 ;
  wire \axi_rdata[10]_i_10_n_0 ;
  wire \axi_rdata[10]_i_5_n_0 ;
  wire \axi_rdata[1]_i_10_n_0 ;
  wire \axi_rdata[1]_i_5_n_0 ;
  wire \axi_rdata[2]_i_10_n_0 ;
  wire \axi_rdata[2]_i_5_n_0 ;
  wire \axi_rdata[30]_i_16_n_0 ;
  wire \axi_rdata[30]_i_5_n_0 ;
  wire \axi_rdata[31]_i_17_n_0 ;
  wire \axi_rdata[31]_i_6_n_0 ;
  wire \axi_rdata[3]_i_10_n_0 ;
  wire \axi_rdata[3]_i_5_n_0 ;
  wire \axi_rdata[4]_i_10_n_0 ;
  wire \axi_rdata[4]_i_5_n_0 ;
  wire \axi_rdata[5]_i_10_n_0 ;
  wire \axi_rdata[5]_i_5_n_0 ;
  wire \axi_rdata[6]_i_10_n_0 ;
  wire \axi_rdata[6]_i_5_n_0 ;
  wire \axi_rdata[7]_i_10_n_0 ;
  wire \axi_rdata[7]_i_5_n_0 ;
  wire \axi_rdata[9]_i_10_n_0 ;
  wire \axi_rdata[9]_i_5_n_0 ;
  wire \axi_rdata_reg[0]_i_2_n_0 ;
  wire \axi_rdata_reg[10]_i_2_n_0 ;
  wire \axi_rdata_reg[1]_i_2_n_0 ;
  wire \axi_rdata_reg[2]_i_2_n_0 ;
  wire \axi_rdata_reg[30]_i_2_n_0 ;
  wire \axi_rdata_reg[30]_i_9_n_0 ;
  wire [11:0]\axi_rdata_reg[31] ;
  wire \axi_rdata_reg[31]_i_10_n_0 ;
  wire \axi_rdata_reg[31]_i_3_n_0 ;
  wire \axi_rdata_reg[3]_i_2_n_0 ;
  wire \axi_rdata_reg[4]_i_2_n_0 ;
  wire \axi_rdata_reg[5]_i_2_n_0 ;
  wire \axi_rdata_reg[6]_i_2_n_0 ;
  wire \axi_rdata_reg[7]_i_2_n_0 ;
  wire \axi_rdata_reg[9]_i_2_n_0 ;
  wire b0_MMCM_RX_DRP_LOCKED_DLY_reg;
  wire clk_rx_freq_evt_reg;
  wire clk_rx_tmr_evt_reg;
  wire clk_tx_freq_evt_reg;
  wire clk_tx_tmr_evt_reg;
  wire clkdet_rx_freq_event_updated_q;
  wire clkdet_rx_timer_event_updated_q;
  wire clkdet_tx_freq_event_updated_q;
  wire clkdet_tx_timer_event_updated_q;
  wire dest_out;
  wire gt_status_cpll_lock_updated_q;
  wire gt_status_qpll1_lock_updated_q;
  wire gt_status_qpll_lock_updated_q;
  wire gt_status_rx_resetdone_updated_q;
  wire gt_status_tx_alignment_updated_q;
  wire gt_status_tx_resetdone_updated_q;
  wire [11:0]\imr_reg_reg[31] ;
  wire irq;
  wire irq0;
  wire irq_i_2_n_0;
  wire irq_i_3_n_0;
  wire irq_i_4_n_0;
  wire irq_i_5_n_0;
  wire irq_i_6_n_0;
  wire [31:0]isr_read;
  wire mmcm_rx_usrclk_lock_event_updated_q;
  wire mmcm_tx_usrclk_lock_event_updated_q;
  wire r_clkdet_mask_rx_freq_event_updated_i_1_n_0;
  wire r_clkdet_mask_rx_timer_event_updated_i_1_n_0;
  wire r_clkdet_mask_tx_freq_event_updated_i_1_n_0;
  wire r_clkdet_mask_tx_timer_event_updated_i_1_n_0;
  wire r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0;
  wire r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0;
  wire r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0;
  wire r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0;
  wire r_gt_mask_cpll_lock_updated_i_1_n_0;
  wire r_gt_mask_qpll1_lock_updated_i_1_n_0;
  wire r_gt_mask_qpll_lock_updated_i_1_n_0;
  wire r_gt_mask_rx_resetdone_updated_i_1_n_0;
  wire r_gt_mask_tx_alignment_updated_i_1_n_0;
  wire r_gt_mask_tx_resetdone_updated_i_1_n_0;
  wire r_gt_status_cpll_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_qpll1_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_qpll_lock_updated_sticky_i_1_n_0;
  wire r_gt_status_rx_resetdone_updated_sticky_i_1_n_0;
  wire r_gt_status_tx_alignment_updated_sticky_i_1_n_0;
  wire r_gt_status_tx_resetdone_updated_sticky_i_1_n_0;
  wire r_gt_status_tx_resetdone_updated_sticky_reg_0;
  wire r_mmcm_mask_rx_usrclk_lock_updated_i_1_n_0;
  wire r_mmcm_mask_tx_usrclk_lock_updated_i_1_n_0;
  wire r_mmcm_status_rx_usrclk_lock_updated_sticky_i_1_n_0;
  wire r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1_n_0;
  wire \slv_reg_0x10C_reg[0] ;
  wire \slv_reg_0x10C_reg[10] ;
  wire \slv_reg_0x10C_reg[1] ;
  wire \slv_reg_0x10C_reg[2] ;
  wire \slv_reg_0x10C_reg[30] ;
  wire \slv_reg_0x10C_reg[31] ;
  wire \slv_reg_0x10C_reg[3] ;
  wire \slv_reg_0x10C_reg[4] ;
  wire \slv_reg_0x10C_reg[5] ;
  wire \slv_reg_0x10C_reg[6] ;
  wire \slv_reg_0x10C_reg[7] ;
  wire \slv_reg_0x10C_reg[9] ;
  wire [11:0]\slv_reg_0x110_reg[31] ;
  wire [11:0]\slv_reg_0x114_reg[31] ;
  wire \slv_reg_0x154_reg[0] ;
  wire \slv_reg_0x154_reg[10] ;
  wire \slv_reg_0x154_reg[1] ;
  wire \slv_reg_0x154_reg[2] ;
  wire \slv_reg_0x154_reg[30] ;
  wire \slv_reg_0x154_reg[31] ;
  wire \slv_reg_0x154_reg[3] ;
  wire \slv_reg_0x154_reg[4] ;
  wire \slv_reg_0x154_reg[5] ;
  wire \slv_reg_0x154_reg[6] ;
  wire \slv_reg_0x154_reg[7] ;
  wire \slv_reg_0x154_reg[9] ;
  wire \slv_reg_0x4C_reg[30] ;
  wire \slv_reg_0x4C_reg[31] ;
  wire \syncstages_ff_reg[2] ;
  wire \syncstages_ff_reg[2]_0 ;
  wire \syncstages_ff_reg[2]_1 ;
  wire \syncstages_ff_reg[2]_2 ;
  wire \syncstages_ff_reg[2]_3 ;
  wire vid_phy_axi4lite_aclk;
  wire vid_phy_axi4lite_aresetn;
  wire [0:0]vid_phy_status_sb_tx_tdata;
  wire wr_en_2_idr;
  wire wr_en_2_ier;
  wire wr_en_2_isr_reg;

  LUT1 #(
    .INIT(2'h1)) 
    axi_awready_i_1
       (.I0(vid_phy_axi4lite_aresetn),
        .O(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[0]_i_1 
       (.I0(\axi_rdata_reg[0]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6] ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [0]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[0]_i_10 
       (.I0(isr_read[0]),
        .I1(\axi_araddr_reg[2]_rep__1 ),
        .I2(\axi_araddr_reg[3]_rep__1 ),
        .I3(\imr_reg_reg[31] [0]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[0] ),
        .O(\axi_rdata[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[0]_i_5 
       (.I0(\slv_reg_0x154_reg[0] ),
        .I1(\axi_rdata[0]_i_10_n_0 ),
        .I2(\axi_araddr_reg[9] [6]),
        .I3(\axi_araddr_reg[4] ),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_0 ),
        .O(\axi_rdata[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[10]_i_1 
       (.I0(\axi_rdata_reg[10]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6]_2 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_2 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [9]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[10]_i_10 
       (.I0(isr_read[10]),
        .I1(\axi_araddr_reg[2]_rep__0 ),
        .I2(\axi_araddr_reg[3]_rep__0 ),
        .I3(\imr_reg_reg[31] [9]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[10] ),
        .O(\axi_rdata[10]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[10]_i_5 
       (.I0(\slv_reg_0x154_reg[10] ),
        .I1(\axi_rdata[10]_i_10_n_0 ),
        .I2(\axi_araddr_reg[9] [6]),
        .I3(\axi_araddr_reg[4]_17 ),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_18 ),
        .O(\axi_rdata[10]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[1]_i_1 
       (.I0(\axi_rdata_reg[1]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6]_10 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_10 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [1]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[1]_i_10 
       (.I0(isr_read[1]),
        .I1(\axi_araddr_reg[2]_rep__1 ),
        .I2(\axi_araddr_reg[3]_rep__1 ),
        .I3(\imr_reg_reg[31] [1]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[1] ),
        .O(\axi_rdata[1]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[1]_i_5 
       (.I0(\slv_reg_0x154_reg[1] ),
        .I1(\axi_rdata[1]_i_10_n_0 ),
        .I2(\axi_araddr_reg[9] [6]),
        .I3(\axi_araddr_reg[4]_1 ),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_2 ),
        .O(\axi_rdata[1]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[2]_i_1 
       (.I0(\axi_rdata_reg[2]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6]_9 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_9 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [2]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[2]_i_10 
       (.I0(isr_read[2]),
        .I1(\axi_araddr_reg[2]_rep__1 ),
        .I2(\axi_araddr_reg[3]_rep__1 ),
        .I3(\imr_reg_reg[31] [2]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[2] ),
        .O(\axi_rdata[2]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[2]_i_5 
       (.I0(\slv_reg_0x154_reg[2] ),
        .I1(\axi_rdata[2]_i_10_n_0 ),
        .I2(\axi_araddr_reg[9] [6]),
        .I3(\axi_araddr_reg[4]_3 ),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_4 ),
        .O(\axi_rdata[2]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[30]_i_1 
       (.I0(\axi_rdata_reg[30]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6]_1 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_1 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [10]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[30]_i_16 
       (.I0(isr_read[30]),
        .I1(\axi_araddr_reg[9] [0]),
        .I2(\axi_araddr_reg[9] [1]),
        .I3(\imr_reg_reg[31] [10]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[30] ),
        .O(\axi_rdata[30]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \axi_rdata[30]_i_5 
       (.I0(\axi_rdata_reg[30]_i_9_n_0 ),
        .I1(\axi_araddr_reg[9] [6]),
        .I2(\slv_reg_0x4C_reg[30] ),
        .I3(\axi_araddr_reg[9] [2]),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_19 ),
        .O(\axi_rdata[30]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[31]_i_17 
       (.I0(isr_read[31]),
        .I1(\axi_araddr_reg[9] [0]),
        .I2(\axi_araddr_reg[9] [1]),
        .I3(\imr_reg_reg[31] [11]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[31] ),
        .O(\axi_rdata[31]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[31]_i_2 
       (.I0(\axi_rdata_reg[31]_i_3_n_0 ),
        .I1(\axi_araddr_reg[6]_0 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_0 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [11]));
  LUT6 #(
    .INIT(64'h88B8BBBB88B88888)) 
    \axi_rdata[31]_i_6 
       (.I0(\axi_rdata_reg[31]_i_10_n_0 ),
        .I1(\axi_araddr_reg[9] [6]),
        .I2(\slv_reg_0x4C_reg[31] ),
        .I3(\axi_araddr_reg[9] [2]),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_20 ),
        .O(\axi_rdata[31]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[3]_i_1 
       (.I0(\axi_rdata_reg[3]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6]_8 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_8 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [3]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[3]_i_10 
       (.I0(isr_read[3]),
        .I1(\axi_araddr_reg[2]_rep__1 ),
        .I2(\axi_araddr_reg[3]_rep__1 ),
        .I3(\imr_reg_reg[31] [3]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[3] ),
        .O(\axi_rdata[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[3]_i_5 
       (.I0(\slv_reg_0x154_reg[3] ),
        .I1(\axi_rdata[3]_i_10_n_0 ),
        .I2(\axi_araddr_reg[9] [6]),
        .I3(\axi_araddr_reg[4]_5 ),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_6 ),
        .O(\axi_rdata[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[4]_i_1 
       (.I0(\axi_rdata_reg[4]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6]_7 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_7 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [4]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[4]_i_10 
       (.I0(isr_read[4]),
        .I1(\axi_araddr_reg[2]_rep__1 ),
        .I2(\axi_araddr_reg[3]_rep__1 ),
        .I3(\imr_reg_reg[31] [4]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[4] ),
        .O(\axi_rdata[4]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[4]_i_5 
       (.I0(\slv_reg_0x154_reg[4] ),
        .I1(\axi_rdata[4]_i_10_n_0 ),
        .I2(\axi_araddr_reg[9] [6]),
        .I3(\axi_araddr_reg[4]_7 ),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_8 ),
        .O(\axi_rdata[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[5]_i_1 
       (.I0(\axi_rdata_reg[5]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6]_6 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_6 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [5]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[5]_i_10 
       (.I0(isr_read[5]),
        .I1(\axi_araddr_reg[2]_rep__1 ),
        .I2(\axi_araddr_reg[3]_rep__1 ),
        .I3(\imr_reg_reg[31] [5]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[5] ),
        .O(\axi_rdata[5]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[5]_i_5 
       (.I0(\slv_reg_0x154_reg[5] ),
        .I1(\axi_rdata[5]_i_10_n_0 ),
        .I2(\axi_araddr_reg[9] [6]),
        .I3(\axi_araddr_reg[4]_9 ),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_10 ),
        .O(\axi_rdata[5]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[6]_i_1 
       (.I0(\axi_rdata_reg[6]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6]_5 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_5 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [6]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[6]_i_10 
       (.I0(isr_read[6]),
        .I1(\axi_araddr_reg[2]_rep__0 ),
        .I2(\axi_araddr_reg[3]_rep__0 ),
        .I3(\imr_reg_reg[31] [6]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[6] ),
        .O(\axi_rdata[6]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[6]_i_5 
       (.I0(\slv_reg_0x154_reg[6] ),
        .I1(\axi_rdata[6]_i_10_n_0 ),
        .I2(\axi_araddr_reg[9] [6]),
        .I3(\axi_araddr_reg[4]_11 ),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_12 ),
        .O(\axi_rdata[6]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[7]_i_1 
       (.I0(\axi_rdata_reg[7]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6]_4 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_4 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [7]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[7]_i_10 
       (.I0(isr_read[7]),
        .I1(\axi_araddr_reg[2]_rep__0 ),
        .I2(\axi_araddr_reg[3]_rep__0 ),
        .I3(\imr_reg_reg[31] [7]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[7] ),
        .O(\axi_rdata[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[7]_i_5 
       (.I0(\slv_reg_0x154_reg[7] ),
        .I1(\axi_rdata[7]_i_10_n_0 ),
        .I2(\axi_araddr_reg[9] [6]),
        .I3(\axi_araddr_reg[4]_13 ),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_14 ),
        .O(\axi_rdata[7]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00CA00CA0FCA00CA)) 
    \axi_rdata[9]_i_1 
       (.I0(\axi_rdata_reg[9]_i_2_n_0 ),
        .I1(\axi_araddr_reg[6]_3 ),
        .I2(\axi_araddr_reg[9] [7]),
        .I3(\axi_araddr_reg[9] [5]),
        .I4(\axi_araddr_reg[4]_rep_3 ),
        .I5(\axi_araddr_reg[9] [3]),
        .O(\axi_rdata_reg[31] [8]));
  LUT6 #(
    .INIT(64'hB080FFFFB0800000)) 
    \axi_rdata[9]_i_10 
       (.I0(isr_read[9]),
        .I1(\axi_araddr_reg[2]_rep__0 ),
        .I2(\axi_araddr_reg[3]_rep__0 ),
        .I3(\imr_reg_reg[31] [8]),
        .I4(\axi_araddr_reg[9] [2]),
        .I5(\slv_reg_0x10C_reg[9] ),
        .O(\axi_rdata[9]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \axi_rdata[9]_i_5 
       (.I0(\slv_reg_0x154_reg[9] ),
        .I1(\axi_rdata[9]_i_10_n_0 ),
        .I2(\axi_araddr_reg[9] [6]),
        .I3(\axi_araddr_reg[4]_15 ),
        .I4(\axi_araddr_reg[9] [4]),
        .I5(\axi_araddr_reg[4]_16 ),
        .O(\axi_rdata[9]_i_5_n_0 ));
  MUXF7 \axi_rdata_reg[0]_i_2 
       (.I0(\axi_rdata[0]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_11 ),
        .O(\axi_rdata_reg[0]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[10]_i_2 
       (.I0(\axi_rdata[10]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_20 ),
        .O(\axi_rdata_reg[10]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[1]_i_2 
       (.I0(\axi_rdata[1]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_12 ),
        .O(\axi_rdata_reg[1]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[2]_i_2 
       (.I0(\axi_rdata[2]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_13 ),
        .O(\axi_rdata_reg[2]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[30]_i_2 
       (.I0(\axi_rdata[30]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_21 ),
        .O(\axi_rdata_reg[30]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[30]_i_9 
       (.I0(\axi_rdata[30]_i_16_n_0 ),
        .I1(\slv_reg_0x154_reg[30] ),
        .O(\axi_rdata_reg[30]_i_9_n_0 ),
        .S(\axi_araddr_reg[9] [4]));
  MUXF7 \axi_rdata_reg[31]_i_10 
       (.I0(\axi_rdata[31]_i_17_n_0 ),
        .I1(\slv_reg_0x154_reg[31] ),
        .O(\axi_rdata_reg[31]_i_10_n_0 ),
        .S(\axi_araddr_reg[9] [4]));
  MUXF7 \axi_rdata_reg[31]_i_3 
       (.I0(\axi_rdata[31]_i_6_n_0 ),
        .I1(\axi_araddr_reg[6]_22 ),
        .O(\axi_rdata_reg[31]_i_3_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[3]_i_2 
       (.I0(\axi_rdata[3]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_14 ),
        .O(\axi_rdata_reg[3]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[4]_i_2 
       (.I0(\axi_rdata[4]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_15 ),
        .O(\axi_rdata_reg[4]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[5]_i_2 
       (.I0(\axi_rdata[5]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_16 ),
        .O(\axi_rdata_reg[5]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[6]_i_2 
       (.I0(\axi_rdata[6]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_17 ),
        .O(\axi_rdata_reg[6]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[7]_i_2 
       (.I0(\axi_rdata[7]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_18 ),
        .O(\axi_rdata_reg[7]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  MUXF7 \axi_rdata_reg[9]_i_2 
       (.I0(\axi_rdata[9]_i_5_n_0 ),
        .I1(\axi_araddr_reg[6]_19 ),
        .O(\axi_rdata_reg[9]_i_2_n_0 ),
        .S(\axi_araddr_reg[9] [3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    irq_i_1
       (.I0(irq_i_2_n_0),
        .I1(D[0]),
        .I2(isr_read[0]),
        .I3(D[5]),
        .I4(isr_read[5]),
        .I5(irq_i_3_n_0),
        .O(irq0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_2
       (.I0(D[7]),
        .I1(isr_read[7]),
        .I2(D[11]),
        .I3(isr_read[31]),
        .O(irq_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBAFFBABA)) 
    irq_i_3
       (.I0(irq_i_4_n_0),
        .I1(D[6]),
        .I2(isr_read[6]),
        .I3(D[10]),
        .I4(isr_read[30]),
        .I5(irq_i_5_n_0),
        .O(irq_i_3_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_4
       (.I0(D[9]),
        .I1(isr_read[10]),
        .I2(D[8]),
        .I3(isr_read[9]),
        .O(irq_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFFF22F2)) 
    irq_i_5
       (.I0(isr_read[3]),
        .I1(D[3]),
        .I2(isr_read[4]),
        .I3(D[4]),
        .I4(irq_i_6_n_0),
        .O(irq_i_5_n_0));
  LUT4 #(
    .INIT(16'h4F44)) 
    irq_i_6
       (.I0(D[2]),
        .I1(isr_read[2]),
        .I2(D[1]),
        .I3(isr_read[1]),
        .O(irq_i_6_n_0));
  FDRE irq_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(irq0),
        .Q(irq),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_rx_freq_event_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [7]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [7]),
        .I3(wr_en_2_idr),
        .I4(D[7]),
        .O(r_clkdet_mask_rx_freq_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_rx_freq_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_rx_freq_event_updated_i_1_n_0),
        .Q(D[7]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_rx_timer_event_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [11]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [11]),
        .I3(wr_en_2_idr),
        .I4(D[11]),
        .O(r_clkdet_mask_rx_timer_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_rx_timer_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_rx_timer_event_updated_i_1_n_0),
        .Q(D[11]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_tx_freq_event_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [6]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [6]),
        .I3(wr_en_2_idr),
        .I4(D[6]),
        .O(r_clkdet_mask_tx_freq_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_tx_freq_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_tx_freq_event_updated_i_1_n_0),
        .Q(D[6]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_clkdet_mask_tx_timer_event_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [10]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [10]),
        .I3(wr_en_2_idr),
        .I4(D[10]),
        .O(r_clkdet_mask_tx_timer_event_updated_i_1_n_0));
  FDSE r_clkdet_mask_tx_timer_event_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_mask_tx_timer_event_updated_i_1_n_0),
        .Q(D[10]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    r_clkdet_status_rx_freq_event_updated_sticky_i_1
       (.I0(Q[7]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[7]),
        .I3(clkdet_rx_freq_event_updated_q),
        .I4(clk_rx_freq_evt_reg),
        .O(r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_rx_freq_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_rx_freq_event_updated_sticky_i_1_n_0),
        .Q(isr_read[7]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    r_clkdet_status_rx_timer_event_updated_sticky_i_1
       (.I0(Q[11]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[31]),
        .I3(clkdet_rx_timer_event_updated_q),
        .I4(clk_rx_tmr_evt_reg),
        .O(r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_rx_timer_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_rx_timer_event_updated_sticky_i_1_n_0),
        .Q(isr_read[31]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    r_clkdet_status_tx_freq_event_updated_sticky_i_1
       (.I0(Q[6]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[6]),
        .I3(clkdet_tx_freq_event_updated_q),
        .I4(clk_tx_freq_evt_reg),
        .O(r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_tx_freq_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_tx_freq_event_updated_sticky_i_1_n_0),
        .Q(isr_read[6]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    r_clkdet_status_tx_timer_event_updated_sticky_i_1
       (.I0(Q[10]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[30]),
        .I3(clkdet_tx_timer_event_updated_q),
        .I4(clk_tx_tmr_evt_reg),
        .O(r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0));
  FDRE r_clkdet_status_tx_timer_event_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_clkdet_status_tx_timer_event_updated_sticky_i_1_n_0),
        .Q(isr_read[30]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_cpll_lock_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [2]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [2]),
        .I3(wr_en_2_idr),
        .I4(D[2]),
        .O(r_gt_mask_cpll_lock_updated_i_1_n_0));
  FDSE r_gt_mask_cpll_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_cpll_lock_updated_i_1_n_0),
        .Q(D[2]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_qpll1_lock_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [5]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [5]),
        .I3(wr_en_2_idr),
        .I4(D[5]),
        .O(r_gt_mask_qpll1_lock_updated_i_1_n_0));
  FDSE r_gt_mask_qpll1_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_qpll1_lock_updated_i_1_n_0),
        .Q(D[5]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_qpll_lock_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [3]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [3]),
        .I3(wr_en_2_idr),
        .I4(D[3]),
        .O(r_gt_mask_qpll_lock_updated_i_1_n_0));
  FDSE r_gt_mask_qpll_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_qpll_lock_updated_i_1_n_0),
        .Q(D[3]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_rx_resetdone_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [1]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [1]),
        .I3(wr_en_2_idr),
        .I4(D[1]),
        .O(r_gt_mask_rx_resetdone_updated_i_1_n_0));
  FDSE r_gt_mask_rx_resetdone_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_rx_resetdone_updated_i_1_n_0),
        .Q(D[1]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_tx_alignment_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [4]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [4]),
        .I3(wr_en_2_idr),
        .I4(D[4]),
        .O(r_gt_mask_tx_alignment_updated_i_1_n_0));
  FDSE r_gt_mask_tx_alignment_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_tx_alignment_updated_i_1_n_0),
        .Q(D[4]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_gt_mask_tx_resetdone_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [0]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [0]),
        .I3(wr_en_2_idr),
        .I4(D[0]),
        .O(r_gt_mask_tx_resetdone_updated_i_1_n_0));
  FDSE r_gt_mask_tx_resetdone_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_mask_tx_resetdone_updated_i_1_n_0),
        .Q(D[0]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FFFF70)) 
    r_gt_status_cpll_lock_updated_sticky_i_1
       (.I0(Q[2]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[2]),
        .I3(gt_status_cpll_lock_updated_q),
        .I4(\syncstages_ff_reg[2]_0 ),
        .O(r_gt_status_cpll_lock_updated_sticky_i_1_n_0));
  FDRE r_gt_status_cpll_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_cpll_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[2]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FFFF70)) 
    r_gt_status_qpll1_lock_updated_sticky_i_1
       (.I0(Q[5]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[5]),
        .I3(gt_status_qpll1_lock_updated_q),
        .I4(\syncstages_ff_reg[2]_3 ),
        .O(r_gt_status_qpll1_lock_updated_sticky_i_1_n_0));
  FDRE r_gt_status_qpll1_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_qpll1_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[5]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FFFF70)) 
    r_gt_status_qpll_lock_updated_sticky_i_1
       (.I0(Q[3]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[3]),
        .I3(gt_status_qpll_lock_updated_q),
        .I4(\syncstages_ff_reg[2]_1 ),
        .O(r_gt_status_qpll_lock_updated_sticky_i_1_n_0));
  FDRE r_gt_status_qpll_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_qpll_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[3]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FFFF70)) 
    r_gt_status_rx_resetdone_updated_sticky_i_1
       (.I0(Q[1]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[1]),
        .I3(gt_status_rx_resetdone_updated_q),
        .I4(\syncstages_ff_reg[2] ),
        .O(r_gt_status_rx_resetdone_updated_sticky_i_1_n_0));
  FDRE r_gt_status_rx_resetdone_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_rx_resetdone_updated_sticky_i_1_n_0),
        .Q(isr_read[1]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FFFF70)) 
    r_gt_status_tx_alignment_updated_sticky_i_1
       (.I0(Q[4]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[4]),
        .I3(gt_status_tx_alignment_updated_q),
        .I4(\syncstages_ff_reg[2]_2 ),
        .O(r_gt_status_tx_alignment_updated_sticky_i_1_n_0));
  FDRE r_gt_status_tx_alignment_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_tx_alignment_updated_sticky_i_1_n_0),
        .Q(isr_read[4]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FFFF70)) 
    r_gt_status_tx_resetdone_updated_sticky_i_1
       (.I0(Q[0]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[0]),
        .I3(gt_status_tx_resetdone_updated_q),
        .I4(dest_out),
        .O(r_gt_status_tx_resetdone_updated_sticky_i_1_n_0));
  FDRE r_gt_status_tx_resetdone_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_gt_status_tx_resetdone_updated_sticky_i_1_n_0),
        .Q(isr_read[0]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_mmcm_mask_rx_usrclk_lock_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [9]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [9]),
        .I3(wr_en_2_idr),
        .I4(D[9]),
        .O(r_mmcm_mask_rx_usrclk_lock_updated_i_1_n_0));
  FDSE r_mmcm_mask_rx_usrclk_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_mmcm_mask_rx_usrclk_lock_updated_i_1_n_0),
        .Q(D[9]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h77777000)) 
    r_mmcm_mask_tx_usrclk_lock_updated_i_1
       (.I0(\slv_reg_0x110_reg[31] [8]),
        .I1(wr_en_2_ier),
        .I2(\slv_reg_0x114_reg[31] [8]),
        .I3(wr_en_2_idr),
        .I4(D[8]),
        .O(r_mmcm_mask_tx_usrclk_lock_updated_i_1_n_0));
  FDSE r_mmcm_mask_tx_usrclk_lock_updated_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_mmcm_mask_tx_usrclk_lock_updated_i_1_n_0),
        .Q(D[8]),
        .S(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    r_mmcm_status_rx_usrclk_lock_updated_sticky_i_1
       (.I0(Q[9]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[10]),
        .I3(mmcm_rx_usrclk_lock_event_updated_q),
        .I4(b0_MMCM_RX_DRP_LOCKED_DLY_reg),
        .O(r_mmcm_status_rx_usrclk_lock_updated_sticky_i_1_n_0));
  FDRE r_mmcm_status_rx_usrclk_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_mmcm_status_rx_usrclk_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[10]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
  LUT5 #(
    .INIT(32'h70FF7070)) 
    r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1
       (.I0(Q[8]),
        .I1(wr_en_2_isr_reg),
        .I2(isr_read[9]),
        .I3(mmcm_tx_usrclk_lock_event_updated_q),
        .I4(vid_phy_status_sb_tx_tdata),
        .O(r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1_n_0));
  FDRE r_mmcm_status_tx_usrclk_lock_updated_sticky_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(r_mmcm_status_tx_usrclk_lock_updated_sticky_i_1_n_0),
        .Q(isr_read[9]),
        .R(r_gt_status_tx_resetdone_updated_sticky_reg_0));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_lib_edge_v1_0" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_lib_edge_v1_0
   (clk_rx_freq_evt_reg,
    clk_rx_freq_lock,
    vid_phy_axi4lite_aclk,
    clk_rx_freq_evt_reg_0,
    wr_en_2_isr,
    \slv_reg_0x11C_reg[7] ,
    i_reg_clkdet_run);
  output clk_rx_freq_evt_reg;
  input clk_rx_freq_lock;
  input vid_phy_axi4lite_aclk;
  input clk_rx_freq_evt_reg_0;
  input wr_en_2_isr;
  input [0:0]\slv_reg_0x11C_reg[7] ;
  input i_reg_clkdet_run;

  wire clk_a_del;
  wire clk_rx_freq_evt_reg;
  wire clk_rx_freq_evt_reg_0;
  wire clk_rx_freq_lock;
  wire i_reg_clkdet_run;
  wire [0:0]\slv_reg_0x11C_reg[7] ;
  wire vid_phy_axi4lite_aclk;
  wire wr_en_2_isr;

  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_freq_lock),
        .Q(clk_a_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00BEBEBE00000000)) 
    clk_rx_freq_evt_i_1
       (.I0(clk_rx_freq_evt_reg_0),
        .I1(clk_rx_freq_lock),
        .I2(clk_a_del),
        .I3(wr_en_2_isr),
        .I4(\slv_reg_0x11C_reg[7] ),
        .I5(i_reg_clkdet_run),
        .O(clk_rx_freq_evt_reg));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_lib_edge_v1_0" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_lib_edge_v1_0_0
   (clk_a_del_reg_0,
    clk_a_del_reg_1,
    clk_a_del_reg_2,
    clk_a_del_reg_3,
    clk_rx_tmr_evt0__0,
    vid_phy_axi4lite_aclk,
    Q,
    clkdet_ctrl_rx_tmr_clr_del);
  output clk_a_del_reg_0;
  output clk_a_del_reg_1;
  output clk_a_del_reg_2;
  output clk_a_del_reg_3;
  output clk_rx_tmr_evt0__0;
  input vid_phy_axi4lite_aclk;
  input [31:0]Q;
  input clkdet_ctrl_rx_tmr_clr_del;

  wire [31:0]Q;
  wire clk_a_del;
  wire clk_a_del_reg_0;
  wire clk_a_del_reg_1;
  wire clk_a_del_reg_2;
  wire clk_a_del_reg_3;
  wire \clk_rx_tmr[31]_i_10_n_0 ;
  wire \clk_rx_tmr[31]_i_11_n_0 ;
  wire \clk_rx_tmr[31]_i_8_n_0 ;
  wire \clk_rx_tmr[31]_i_9_n_0 ;
  wire clk_rx_tmr_end;
  wire clk_rx_tmr_evt0__0;
  wire clkdet_ctrl_rx_tmr_clr_del;
  wire vid_phy_axi4lite_aclk;

  LUT4 #(
    .INIT(16'h0001)) 
    clk_a_del_i_1__0
       (.I0(clk_a_del_reg_0),
        .I1(clk_a_del_reg_1),
        .I2(clk_a_del_reg_2),
        .I3(clk_a_del_reg_3),
        .O(clk_rx_tmr_end));
  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_rx_tmr_end),
        .Q(clk_a_del),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_tmr[31]_i_10 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\clk_rx_tmr[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_tmr[31]_i_11 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(\clk_rx_tmr[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_tmr[31]_i_4 
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\clk_rx_tmr[31]_i_8_n_0 ),
        .O(clk_a_del_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_tmr[31]_i_5 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(\clk_rx_tmr[31]_i_9_n_0 ),
        .O(clk_a_del_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_tmr[31]_i_6 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\clk_rx_tmr[31]_i_10_n_0 ),
        .O(clk_a_del_reg_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_rx_tmr[31]_i_7 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\clk_rx_tmr[31]_i_11_n_0 ),
        .O(clk_a_del_reg_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_tmr[31]_i_8 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(\clk_rx_tmr[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_rx_tmr[31]_i_9 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[24]),
        .I3(Q[25]),
        .O(\clk_rx_tmr[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    clk_rx_tmr_evt_i_2
       (.I0(clk_a_del_reg_0),
        .I1(clk_a_del_reg_1),
        .I2(clk_a_del_reg_2),
        .I3(clk_a_del_reg_3),
        .I4(clk_a_del),
        .I5(clkdet_ctrl_rx_tmr_clr_del),
        .O(clk_rx_tmr_evt0__0));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_lib_edge_v1_0" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_lib_edge_v1_0_1
   (clk_tx_freq_evt_reg,
    clk_tx_freq_lock_reg,
    vid_phy_axi4lite_aclk,
    clk_tx_freq_evt_reg_0,
    wr_en_2_isr,
    \slv_reg_0x11C_reg[6] ,
    i_reg_clkdet_run);
  output clk_tx_freq_evt_reg;
  input clk_tx_freq_lock_reg;
  input vid_phy_axi4lite_aclk;
  input clk_tx_freq_evt_reg_0;
  input wr_en_2_isr;
  input [0:0]\slv_reg_0x11C_reg[6] ;
  input i_reg_clkdet_run;

  wire clk_a_del;
  wire clk_tx_freq_evt_reg;
  wire clk_tx_freq_evt_reg_0;
  wire clk_tx_freq_lock_reg;
  wire i_reg_clkdet_run;
  wire [0:0]\slv_reg_0x11C_reg[6] ;
  wire vid_phy_axi4lite_aclk;
  wire wr_en_2_isr;

  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_freq_lock_reg),
        .Q(clk_a_del),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00BEBEBE00000000)) 
    clk_tx_freq_evt_i_1
       (.I0(clk_tx_freq_evt_reg_0),
        .I1(clk_tx_freq_lock_reg),
        .I2(clk_a_del),
        .I3(wr_en_2_isr),
        .I4(\slv_reg_0x11C_reg[6] ),
        .I5(i_reg_clkdet_run),
        .O(clk_tx_freq_evt_reg));
endmodule

(* ORIG_REF_NAME = "vid_phy_controller_v2_2_1_lib_edge_v1_0" *) 
module exdes_vid_phy_controller_0_vid_phy_controller_v2_2_1_lib_edge_v1_0_2
   (clk_a_del_reg_0,
    clk_a_del_reg_1,
    clk_a_del_reg_2,
    clk_a_del_reg_3,
    clk_tx_tmr_evt0__0,
    vid_phy_axi4lite_aclk,
    Q,
    clkdet_ctrl_tx_tmr_clr_del);
  output clk_a_del_reg_0;
  output clk_a_del_reg_1;
  output clk_a_del_reg_2;
  output clk_a_del_reg_3;
  output clk_tx_tmr_evt0__0;
  input vid_phy_axi4lite_aclk;
  input [31:0]Q;
  input clkdet_ctrl_tx_tmr_clr_del;

  wire [31:0]Q;
  wire clk_a_del;
  wire clk_a_del_reg_0;
  wire clk_a_del_reg_1;
  wire clk_a_del_reg_2;
  wire clk_a_del_reg_3;
  wire \clk_tx_tmr[31]_i_10_n_0 ;
  wire \clk_tx_tmr[31]_i_11_n_0 ;
  wire \clk_tx_tmr[31]_i_8_n_0 ;
  wire \clk_tx_tmr[31]_i_9_n_0 ;
  wire clk_tx_tmr_end;
  wire clk_tx_tmr_evt0__0;
  wire clkdet_ctrl_tx_tmr_clr_del;
  wire vid_phy_axi4lite_aclk;

  LUT4 #(
    .INIT(16'h0001)) 
    clk_a_del_i_1
       (.I0(clk_a_del_reg_0),
        .I1(clk_a_del_reg_1),
        .I2(clk_a_del_reg_2),
        .I3(clk_a_del_reg_3),
        .O(clk_tx_tmr_end));
  FDRE clk_a_del_reg
       (.C(vid_phy_axi4lite_aclk),
        .CE(1'b1),
        .D(clk_tx_tmr_end),
        .Q(clk_a_del),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_tx_tmr[31]_i_10 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\clk_tx_tmr[31]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_tx_tmr[31]_i_11 
       (.I0(Q[10]),
        .I1(Q[11]),
        .I2(Q[8]),
        .I3(Q[9]),
        .O(\clk_tx_tmr[31]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_tx_tmr[31]_i_4 
       (.I0(Q[21]),
        .I1(Q[20]),
        .I2(Q[23]),
        .I3(Q[22]),
        .I4(\clk_tx_tmr[31]_i_8_n_0 ),
        .O(clk_a_del_reg_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_tx_tmr[31]_i_5 
       (.I0(Q[29]),
        .I1(Q[28]),
        .I2(Q[30]),
        .I3(Q[31]),
        .I4(\clk_tx_tmr[31]_i_9_n_0 ),
        .O(clk_a_del_reg_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_tx_tmr[31]_i_6 
       (.I0(Q[5]),
        .I1(Q[4]),
        .I2(Q[7]),
        .I3(Q[6]),
        .I4(\clk_tx_tmr[31]_i_10_n_0 ),
        .O(clk_a_del_reg_2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \clk_tx_tmr[31]_i_7 
       (.I0(Q[13]),
        .I1(Q[12]),
        .I2(Q[15]),
        .I3(Q[14]),
        .I4(\clk_tx_tmr[31]_i_11_n_0 ),
        .O(clk_a_del_reg_3));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_tx_tmr[31]_i_8 
       (.I0(Q[18]),
        .I1(Q[19]),
        .I2(Q[16]),
        .I3(Q[17]),
        .O(\clk_tx_tmr[31]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \clk_tx_tmr[31]_i_9 
       (.I0(Q[26]),
        .I1(Q[27]),
        .I2(Q[24]),
        .I3(Q[25]),
        .O(\clk_tx_tmr[31]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    clk_tx_tmr_evt_i_2
       (.I0(clk_a_del_reg_0),
        .I1(clk_a_del_reg_1),
        .I2(clk_a_del_reg_2),
        .I3(clk_a_del_reg_3),
        .I4(clk_a_del),
        .I5(clkdet_ctrl_tx_tmr_clr_del),
        .O(clk_tx_tmr_evt0__0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "4" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [3:0]src_in;
  input dest_clk;
  output [3:0]dest_out;

  wire [3:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [3:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[3:0];
  assign dest_out[3:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "33" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized0__9
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [32:0]src_in;
  input dest_clk;
  output [32:0]dest_out;

  wire [32:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [32:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[32:0];
  assign dest_out[32:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[32]),
        .Q(\syncstages_ff[0] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [32]),
        .Q(\syncstages_ff[1] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][32] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [32]),
        .Q(\syncstages_ff[2] [32]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "32" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized1__9
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [31:0]src_in;
  input dest_clk;
  output [31:0]dest_out;

  wire [31:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [31:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[31:0];
  assign dest_out[31:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[18]),
        .Q(\syncstages_ff[0] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[19]),
        .Q(\syncstages_ff[0] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[20]),
        .Q(\syncstages_ff[0] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[21]),
        .Q(\syncstages_ff[0] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[22]),
        .Q(\syncstages_ff[0] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[23]),
        .Q(\syncstages_ff[0] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[24]),
        .Q(\syncstages_ff[0] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[25]),
        .Q(\syncstages_ff[0] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[26]),
        .Q(\syncstages_ff[0] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[27]),
        .Q(\syncstages_ff[0] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[28]),
        .Q(\syncstages_ff[0] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[29]),
        .Q(\syncstages_ff[0] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[30]),
        .Q(\syncstages_ff[0] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[31]),
        .Q(\syncstages_ff[0] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [18]),
        .Q(\syncstages_ff[1] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [19]),
        .Q(\syncstages_ff[1] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [20]),
        .Q(\syncstages_ff[1] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [21]),
        .Q(\syncstages_ff[1] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [22]),
        .Q(\syncstages_ff[1] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [23]),
        .Q(\syncstages_ff[1] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [24]),
        .Q(\syncstages_ff[1] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [25]),
        .Q(\syncstages_ff[1] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [26]),
        .Q(\syncstages_ff[1] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [27]),
        .Q(\syncstages_ff[1] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [28]),
        .Q(\syncstages_ff[1] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [29]),
        .Q(\syncstages_ff[1] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [30]),
        .Q(\syncstages_ff[1] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [31]),
        .Q(\syncstages_ff[1] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][18] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [18]),
        .Q(\syncstages_ff[2] [18]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][19] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [19]),
        .Q(\syncstages_ff[2] [19]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][20] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [20]),
        .Q(\syncstages_ff[2] [20]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][21] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [21]),
        .Q(\syncstages_ff[2] [21]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][22] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [22]),
        .Q(\syncstages_ff[2] [22]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][23] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [23]),
        .Q(\syncstages_ff[2] [23]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][24] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [24]),
        .Q(\syncstages_ff[2] [24]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][25] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [25]),
        .Q(\syncstages_ff[2] [25]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][26] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [26]),
        .Q(\syncstages_ff[2] [26]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][27] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [27]),
        .Q(\syncstages_ff[2] [27]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][28] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [28]),
        .Q(\syncstages_ff[2] [28]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][29] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [29]),
        .Q(\syncstages_ff[2] [29]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][30] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [30]),
        .Q(\syncstages_ff[2] [30]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][31] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [31]),
        .Q(\syncstages_ff[2] [31]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized2__1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized2__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized2__3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "18" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized2__4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [17:0]src_in;
  input dest_clk;
  output [17:0]dest_out;

  wire [17:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [17:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[17:0];
  assign dest_out[17:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[10]),
        .Q(\syncstages_ff[0] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[11]),
        .Q(\syncstages_ff[0] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[12]),
        .Q(\syncstages_ff[0] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[13]),
        .Q(\syncstages_ff[0] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[14]),
        .Q(\syncstages_ff[0] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[15]),
        .Q(\syncstages_ff[0] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[16]),
        .Q(\syncstages_ff[0] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[17]),
        .Q(\syncstages_ff[0] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[5]),
        .Q(\syncstages_ff[0] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[6]),
        .Q(\syncstages_ff[0] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[7]),
        .Q(\syncstages_ff[0] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[8]),
        .Q(\syncstages_ff[0] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[9]),
        .Q(\syncstages_ff[0] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [10]),
        .Q(\syncstages_ff[1] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [11]),
        .Q(\syncstages_ff[1] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [12]),
        .Q(\syncstages_ff[1] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [13]),
        .Q(\syncstages_ff[1] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [14]),
        .Q(\syncstages_ff[1] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [15]),
        .Q(\syncstages_ff[1] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [16]),
        .Q(\syncstages_ff[1] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [17]),
        .Q(\syncstages_ff[1] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [5]),
        .Q(\syncstages_ff[1] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [6]),
        .Q(\syncstages_ff[1] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [7]),
        .Q(\syncstages_ff[1] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [8]),
        .Q(\syncstages_ff[1] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [9]),
        .Q(\syncstages_ff[1] [9]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][10] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [10]),
        .Q(\syncstages_ff[2] [10]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][11] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [11]),
        .Q(\syncstages_ff[2] [11]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][12] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [12]),
        .Q(\syncstages_ff[2] [12]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][13] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [13]),
        .Q(\syncstages_ff[2] [13]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][14] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [14]),
        .Q(\syncstages_ff[2] [14]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][15] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [15]),
        .Q(\syncstages_ff[2] [15]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][16] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [16]),
        .Q(\syncstages_ff[2] [16]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][17] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [17]),
        .Q(\syncstages_ff[2] [17]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][5] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [5]),
        .Q(\syncstages_ff[2] [5]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][6] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [6]),
        .Q(\syncstages_ff[2] [6]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][7] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [7]),
        .Q(\syncstages_ff[2] [7]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][8] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [8]),
        .Q(\syncstages_ff[2] [8]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][9] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [9]),
        .Q(\syncstages_ff[2] [9]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized3
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [4:0]src_in;
  input dest_clk;
  output [4:0]dest_out;

  wire [4:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[4:0];
  assign dest_out[4:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized3__1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [4:0]src_in;
  input dest_clk;
  output [4:0]dest_out;

  wire [4:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[4:0];
  assign dest_out[4:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "5" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized3__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [4:0]src_in;
  input dest_clk;
  output [4:0]dest_out;

  wire [4:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [4:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[4:0];
  assign dest_out[4:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[3]),
        .Q(\syncstages_ff[0] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[4]),
        .Q(\syncstages_ff[0] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [3]),
        .Q(\syncstages_ff[1] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [4]),
        .Q(\syncstages_ff[1] [4]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [3]),
        .Q(\syncstages_ff[2] [3]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][4] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [4]),
        .Q(\syncstages_ff[2] [4]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized4
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[2:0];
  assign dest_out[2:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized4__1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[2:0];
  assign dest_out[2:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "3" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized4__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [2:0]src_in;
  input dest_clk;
  output [2:0]dest_out;

  wire [2:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [2:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[2:0];
  assign dest_out[2:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[2]),
        .Q(\syncstages_ff[0] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [2]),
        .Q(\syncstages_ff[1] [2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [2]),
        .Q(\syncstages_ff[2] [2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire [1:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[1:0];
  assign dest_out[1:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized5__1
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire [1:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[1:0];
  assign dest_out[1:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_array_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* WIDTH = "2" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ARRAY_SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_array_single__parameterized5__2
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input [1:0]src_in;
  input dest_clk;
  output [1:0]dest_out;

  wire [1:0]async_path_bit;
  wire dest_clk;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[0] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[1] ;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ARRAY_SINGLE" *) wire [1:0]\syncstages_ff[2] ;

  assign async_path_bit = src_in[1:0];
  assign dest_out[1:0] = \syncstages_ff[2] ;
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[0]),
        .Q(\syncstages_ff[0] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[0][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(async_path_bit[1]),
        .Q(\syncstages_ff[0] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [0]),
        .Q(\syncstages_ff[1] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[1][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[0] [1]),
        .Q(\syncstages_ff[1] [1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [0]),
        .Q(\syncstages_ff[2] [0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ARRAY_SINGLE" *) 
  FDRE \syncstages_ff_reg[2][1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(\syncstages_ff[1] [1]),
        .Q(\syncstages_ff[2] [1]),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module exdes_vid_phy_controller_0_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module exdes_vid_phy_controller_0_xpm_cdc_async_rst__5
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module exdes_vid_phy_controller_0_xpm_cdc_async_rst__6
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module exdes_vid_phy_controller_0_xpm_cdc_async_rst__7
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module exdes_vid_phy_controller_0_xpm_cdc_async_rst__8
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "4" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module exdes_vid_phy_controller_0_xpm_cdc_async_rst__9
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [3:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[3];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[3] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[2]),
        .PRE(src_arst),
        .Q(arststages_ff[3]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module exdes_vid_phy_controller_0_xpm_cdc_async_rst__parameterized0
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [2:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module exdes_vid_phy_controller_0_xpm_cdc_async_rst__parameterized0__1
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [2:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* xpm_cdc = "ASYNC_RST" *) 
module exdes_vid_phy_controller_0_xpm_cdc_async_rst__parameterized0__2
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [2:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[1]),
        .PRE(src_arst),
        .Q(arststages_ff[2]));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__10
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__11
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__12
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__13
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__14
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__15
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__16
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__17
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__18
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__19
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__20
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__21
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__22
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__23
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__24
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__25
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__26
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__27
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__28
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__29
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__30
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__31
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__32
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__33
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__34
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__35
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__36
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__37
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__38
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__39
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__40
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__41
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__42
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__43
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__44
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__45
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__46
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__47
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__48
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__49
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__5
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__50
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__51
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__52
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__53
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__54
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__55
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__56
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__57
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__58
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__59
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__6
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__60
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__61
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__7
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__8
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule

(* DEST_SYNC_FF = "3" *) (* INIT_SYNC_FF = "0" *) (* ORIG_REF_NAME = "xpm_cdc_single" *) 
(* SIM_ASSERT_CHK = "0" *) (* SRC_INPUT_REG = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* xpm_cdc = "SINGLE" *) 
module exdes_vid_phy_controller_0_xpm_cdc_single__9
   (src_clk,
    src_in,
    dest_clk,
    dest_out);
  input src_clk;
  input src_in;
  input dest_clk;
  output dest_out;

  wire dest_clk;
  wire src_in;
  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "SINGLE" *) wire [2:0]syncstages_ff;

  assign dest_out = syncstages_ff[2];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(src_in),
        .Q(syncstages_ff[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[0]),
        .Q(syncstages_ff[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "SINGLE" *) 
  FDRE \syncstages_ff_reg[2] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(syncstages_ff[1]),
        .Q(syncstages_ff[2]),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
