<stg><name>dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config6></name>


<trans_list>

<trans id="112" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val

]]></Node>
<StgValue><ssdm name="data_2_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:4 %data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val

]]></Node>
<StgValue><ssdm name="data_0_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="25" op_0_bw="16">
<![CDATA[
entry:5 %sext_ln70 = sext i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln70"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="26" op_0_bw="16">
<![CDATA[
entry:6 %sext_ln42 = sext i16 %data_0_val_read

]]></Node>
<StgValue><ssdm name="sext_ln42"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:7 %mul_ln73 = mul i26 %sext_ln42, i26 67108587

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:9 %mul_ln73_33 = mul i26 %sext_ln42, i26 341

]]></Node>
<StgValue><ssdm name="mul_ln73_33"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:11 %mul_ln42 = mul i26 %sext_ln42, i26 641

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:13 %mul_ln73_34 = mul i25 %sext_ln70, i25 33554202

]]></Node>
<StgValue><ssdm name="mul_ln73_34"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="26" op_0_bw="16">
<![CDATA[
entry:42 %sext_ln70_19 = sext i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln70_19"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:47 %mul_ln42_17 = mul i26 %sext_ln70_19, i26 538

]]></Node>
<StgValue><ssdm name="mul_ln42_17"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:3 %data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val

]]></Node>
<StgValue><ssdm name="data_1_val_read"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:7 %mul_ln73 = mul i26 %sext_ln42, i26 67108587

]]></Node>
<StgValue><ssdm name="mul_ln73"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:8 %trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:9 %mul_ln73_33 = mul i26 %sext_ln42, i26 341

]]></Node>
<StgValue><ssdm name="mul_ln73_33"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:10 %trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_33, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_s"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:11 %mul_ln42 = mul i26 %sext_ln42, i26 641

]]></Node>
<StgValue><ssdm name="mul_ln42"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:12 %trunc_ln42_47 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_47"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:13 %mul_ln73_34 = mul i25 %sext_ln70, i25 33554202

]]></Node>
<StgValue><ssdm name="mul_ln73_34"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:14 %trunc_ln42_48 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_34, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_48"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:16 %mul_ln73_35 = mul i25 %sext_ln70, i25 33554266

]]></Node>
<StgValue><ssdm name="mul_ln73_35"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="24" op_0_bw="16">
<![CDATA[
entry:26 %sext_ln70_18 = sext i16 %data_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln70_18"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="26" op_0_bw="16">
<![CDATA[
entry:27 %sext_ln73_3 = sext i16 %data_1_val_read

]]></Node>
<StgValue><ssdm name="sext_ln73_3"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:28 %mul_ln42_13 = mul i26 %sext_ln73_3, i26 67108147

]]></Node>
<StgValue><ssdm name="mul_ln42_13"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:30 %mul_ln73_36 = mul i24 %sext_ln70_18, i24 16777122

]]></Node>
<StgValue><ssdm name="mul_ln73_36"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:33 %mul_ln42_14 = mul i26 %sext_ln73_3, i26 647

]]></Node>
<StgValue><ssdm name="mul_ln42_14"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:35 %mul_ln73_37 = mul i24 %sext_ln70_18, i24 16777135

]]></Node>
<StgValue><ssdm name="mul_ln73_37"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:47 %mul_ln42_17 = mul i26 %sext_ln70_19, i26 538

]]></Node>
<StgValue><ssdm name="mul_ln42_17"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:48 %trunc_ln42_58 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_17, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_58"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="20" op_0_bw="20" op_1_bw="16" op_2_bw="4">
<![CDATA[
entry:49 %shl_ln73_3 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %data_2_val_read, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln73_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="21" op_0_bw="20">
<![CDATA[
entry:50 %sext_ln73_4 = sext i20 %shl_ln73_3

]]></Node>
<StgValue><ssdm name="sext_ln73_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
entry:51 %sub_ln73_3 = sub i21 0, i21 %sext_ln73_4

]]></Node>
<StgValue><ssdm name="sub_ln73_3"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="11" op_1_bw="21" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:52 %trunc_ln42_59 = partselect i11 @_ssdm_op_PartSelect.i11.i21.i32.i32, i21 %sub_ln73_3, i32 10, i32 20

]]></Node>
<StgValue><ssdm name="trunc_ln42_59"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:16 %mul_ln73_35 = mul i25 %sext_ln70, i25 33554266

]]></Node>
<StgValue><ssdm name="mul_ln73_35"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:17 %trunc_ln42_49 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_35, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_49"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:28 %mul_ln42_13 = mul i26 %sext_ln73_3, i26 67108147

]]></Node>
<StgValue><ssdm name="mul_ln42_13"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:29 %trunc_ln42_51 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_13, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_51"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:30 %mul_ln73_36 = mul i24 %sext_ln70_18, i24 16777122

]]></Node>
<StgValue><ssdm name="mul_ln73_36"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:31 %trunc_ln42_52 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_36, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln42_52"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:33 %mul_ln42_14 = mul i26 %sext_ln73_3, i26 647

]]></Node>
<StgValue><ssdm name="mul_ln42_14"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:34 %trunc_ln42_53 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_14, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_53"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
entry:35 %mul_ln73_37 = mul i24 %sext_ln70_18, i24 16777135

]]></Node>
<StgValue><ssdm name="mul_ln73_37"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="14" op_0_bw="14" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:36 %trunc_ln42_54 = partselect i14 @_ssdm_op_PartSelect.i14.i24.i32.i32, i24 %mul_ln73_37, i32 10, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln42_54"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:38 %mul_ln42_15 = mul i26 %sext_ln73_3, i26 67108153

]]></Node>
<StgValue><ssdm name="mul_ln42_15"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:40 %mul_ln42_16 = mul i26 %sext_ln73_3, i26 67108046

]]></Node>
<StgValue><ssdm name="mul_ln42_16"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="16">
<![CDATA[
entry:43 %sext_ln70_20 = sext i16 %data_2_val_read

]]></Node>
<StgValue><ssdm name="sext_ln70_20"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:44 %mul_ln73_38 = mul i25 %sext_ln70_20, i25 33554252

]]></Node>
<StgValue><ssdm name="mul_ln73_38"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="11">
<![CDATA[
entry:53 %sext_ln73_6 = sext i11 %trunc_ln42_59

]]></Node>
<StgValue><ssdm name="sext_ln73_6"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:54 %mul_ln73_39 = mul i25 %sext_ln70_20, i25 33554258

]]></Node>
<StgValue><ssdm name="mul_ln73_39"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:57 %mul_ln73_40 = mul i26 %sext_ln70_19, i26 67108381

]]></Node>
<StgValue><ssdm name="mul_ln73_40"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:64 %add_ln58_50 = add i16 %trunc_ln42_58, i16 65329

]]></Node>
<StgValue><ssdm name="add_ln58_50"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry:67 %add_ln58_53 = add i12 %sext_ln73_6, i12 4015

]]></Node>
<StgValue><ssdm name="add_ln58_53"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="14">
<![CDATA[
entry:32 %sext_ln42_12 = sext i14 %trunc_ln42_52

]]></Node>
<StgValue><ssdm name="sext_ln42_12"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:38 %mul_ln42_15 = mul i26 %sext_ln73_3, i26 67108153

]]></Node>
<StgValue><ssdm name="mul_ln42_15"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:39 %trunc_ln42_55 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_15, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_55"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:40 %mul_ln42_16 = mul i26 %sext_ln73_3, i26 67108046

]]></Node>
<StgValue><ssdm name="mul_ln42_16"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:41 %trunc_ln42_56 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln42_16, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_56"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:44 %mul_ln73_38 = mul i25 %sext_ln70_20, i25 33554252

]]></Node>
<StgValue><ssdm name="mul_ln73_38"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:45 %trunc_ln42_57 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_38, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_57"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:54 %mul_ln73_39 = mul i25 %sext_ln70_20, i25 33554258

]]></Node>
<StgValue><ssdm name="mul_ln73_39"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="15" op_0_bw="15" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:55 %trunc_ln42_60 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %mul_ln73_39, i32 10, i32 24

]]></Node>
<StgValue><ssdm name="trunc_ln42_60"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:57 %mul_ln73_40 = mul i26 %sext_ln70_19, i26 67108381

]]></Node>
<StgValue><ssdm name="mul_ln73_40"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:58 %trunc_ln42_61 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_40, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_61"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:59 %mul_ln73_41 = mul i26 %sext_ln70_19, i26 67108572

]]></Node>
<StgValue><ssdm name="mul_ln73_41"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:63 %add_ln58_49 = add i16 %trunc_ln42_s, i16 %sext_ln42_12

]]></Node>
<StgValue><ssdm name="add_ln58_49"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:65 %add_ln58_51 = add i16 %add_ln58_50, i16 %add_ln58_49

]]></Node>
<StgValue><ssdm name="add_ln58_51"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:66 %add_ln58_52 = add i16 %trunc_ln42_47, i16 %trunc_ln42_53

]]></Node>
<StgValue><ssdm name="add_ln58_52"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="12">
<![CDATA[
entry:68 %sext_ln58 = sext i12 %add_ln58_53

]]></Node>
<StgValue><ssdm name="sext_ln58"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:69 %add_ln58_54 = add i16 %sext_ln58, i16 %add_ln58_52

]]></Node>
<StgValue><ssdm name="add_ln58_54"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="15">
<![CDATA[
entry:15 %sext_ln42_10 = sext i15 %trunc_ln42_48

]]></Node>
<StgValue><ssdm name="sext_ln42_10"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="15">
<![CDATA[
entry:18 %sext_ln42_11 = sext i15 %trunc_ln42_49

]]></Node>
<StgValue><ssdm name="sext_ln42_11"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="25" op_0_bw="25" op_1_bw="16" op_2_bw="9">
<![CDATA[
entry:19 %shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %data_0_val_read, i9 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="26" op_0_bw="25">
<![CDATA[
entry:20 %sext_ln73 = sext i25 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln73"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:21 %sub_ln73 = sub i26 0, i26 %sext_ln73

]]></Node>
<StgValue><ssdm name="sub_ln73"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="21" op_0_bw="21" op_1_bw="16" op_2_bw="5">
<![CDATA[
entry:22 %shl_ln73_2 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %data_0_val_read, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln73_2"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="26" op_0_bw="21">
<![CDATA[
entry:23 %sext_ln73_2 = sext i21 %shl_ln73_2

]]></Node>
<StgValue><ssdm name="sext_ln73_2"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:24 %sub_ln73_2 = sub i26 %sub_ln73, i26 %sext_ln73_2

]]></Node>
<StgValue><ssdm name="sub_ln73_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:25 %trunc_ln42_50 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %sub_ln73_2, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_50"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="14">
<![CDATA[
entry:37 %sext_ln42_13 = sext i14 %trunc_ln42_54

]]></Node>
<StgValue><ssdm name="sext_ln42_13"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="15">
<![CDATA[
entry:46 %sext_ln42_14 = sext i15 %trunc_ln42_57

]]></Node>
<StgValue><ssdm name="sext_ln42_14"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="15">
<![CDATA[
entry:56 %sext_ln42_15 = sext i15 %trunc_ln42_60

]]></Node>
<StgValue><ssdm name="sext_ln42_15"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
entry:59 %mul_ln73_41 = mul i26 %sext_ln70_19, i26 67108572

]]></Node>
<StgValue><ssdm name="mul_ln73_41"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:60 %trunc_ln42_62 = partselect i16 @_ssdm_op_PartSelect.i16.i26.i32.i32, i26 %mul_ln73_41, i32 10, i32 25

]]></Node>
<StgValue><ssdm name="trunc_ln42_62"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:61 %add_ln58 = add i16 %trunc_ln, i16 %sext_ln42_14

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:62 %add_ln58_48 = add i16 %add_ln58, i16 %trunc_ln42_51

]]></Node>
<StgValue><ssdm name="add_ln58_48"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:70 %add_ln58_55 = add i16 %sext_ln42_10, i16 %sext_ln42_15

]]></Node>
<StgValue><ssdm name="add_ln58_55"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:71 %add_ln58_56 = add i16 %add_ln58_55, i16 %sext_ln42_13

]]></Node>
<StgValue><ssdm name="add_ln58_56"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:72 %add_ln58_57 = add i16 %sext_ln42_11, i16 %trunc_ln42_61

]]></Node>
<StgValue><ssdm name="add_ln58_57"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:73 %add_ln58_58 = add i16 %add_ln58_57, i16 %trunc_ln42_55

]]></Node>
<StgValue><ssdm name="add_ln58_58"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry:1 %specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 5, void @empty_1, void @empty_0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln33"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:74 %add_ln58_59 = add i16 %trunc_ln42_50, i16 %trunc_ln42_62

]]></Node>
<StgValue><ssdm name="add_ln58_59"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:75 %add_ln58_60 = add i16 %add_ln58_59, i16 %trunc_ln42_56

]]></Node>
<StgValue><ssdm name="add_ln58_60"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry:76 %mrv = insertvalue i96 <undef>, i16 %add_ln58_48

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry:77 %mrv_1 = insertvalue i96 %mrv, i16 %add_ln58_51

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry:78 %mrv_2 = insertvalue i96 %mrv_1, i16 %add_ln58_54

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry:79 %mrv_3 = insertvalue i96 %mrv_2, i16 %add_ln58_56

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry:80 %mrv_4 = insertvalue i96 %mrv_3, i16 %add_ln58_58

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="96" op_0_bw="96" op_1_bw="16">
<![CDATA[
entry:81 %mrv_5 = insertvalue i96 %mrv_4, i16 %add_ln58_60

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="96">
<![CDATA[
entry:82 %ret_ln68 = ret i96 %mrv_5

]]></Node>
<StgValue><ssdm name="ret_ln68"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
