{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701107826867 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701107826868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 11:57:06 2023 " "Processing started: Mon Nov 27 11:57:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701107826868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107826868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107826868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701107827453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701107827454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_project_vga/vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_project_vga/vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "mini_project_vga/VGA_top_level.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837692 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "mini_project_vga/VGA_top_level.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_project_vga/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_project_vga/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "mini_project_vga/vga_sync.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837694 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "mini_project_vga/vga_sync.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_project_vga/pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_project_vga/pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "mini_project_vga/pixelGenerator.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837697 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "mini_project_vga/pixelGenerator.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_project_vga/colorrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_project_vga/colorrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 colorrom-SYN " "Found design unit 1: colorrom-SYN" {  } { { "mini_project_vga/colorROM.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837700 ""} { "Info" "ISGN_ENTITY_NAME" "1 colorROM " "Found entity 1: colorROM" {  } { { "mini_project_vga/colorROM.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score/score_stop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score/score_stop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_stop-behavioral " "Found design unit 1: score_stop-behavioral" {  } { { "score/score_stop.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/score/score_stop.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837702 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_stop " "Found entity 1: score_stop" {  } { { "score/score_stop.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/score/score_stop.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tanks/tanks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tanks/tanks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavioral " "Found design unit 1: tank-behavioral" {  } { { "tanks/tanks.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tanks/tanks.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837704 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tanks/tanks.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tanks/tanks.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_speed/tank_speed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_speed/tank_speed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_speed-behavioral " "Found design unit 1: tank_speed-behavioral" {  } { { "tank_speed/tank_speed.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tank_speed/tank_speed.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837707 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_speed " "Found entity 1: tank_speed" {  } { { "tank_speed/tank_speed.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/tank_speed/tank_speed.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score/score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score/score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score-behavioral " "Found design unit 1: score-behavioral" {  } { { "score/score.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/score/score.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837709 ""} { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score/score.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/score/score.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2/ps2.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837712 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2/ps2.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "ps2/oneshot.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837714 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "ps2/oneshot.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2/keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2/keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "ps2/keyboard.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837717 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "ps2/keyboard.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd/de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837719 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gamestate/gamestate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gamestate/gamestate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gamestate-behavioral " "Found design unit 1: gamestate-behavioral" {  } { { "gamestate/gamestate.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/gamestate/gamestate.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837722 ""} { "Info" "ISGN_ENTITY_NAME" "1 gamestate " "Found entity 1: gamestate" {  } { { "gamestate/gamestate.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/gamestate/gamestate.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_score/score_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file display_score/score_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_const " "Found design unit 1: score_const" {  } { { "display_score/score_const.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/score_const.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837725 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 score_const-body " "Found design unit 2: score_const-body" {  } { { "display_score/score_const.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/score_const.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_score/leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_score/leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "display_score/leddcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/leddcd.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837728 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "display_score/leddcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/leddcd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_score/display_score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display_score/display_score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display_score-structural " "Found design unit 1: display_score-structural" {  } { { "display_score/display_score.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/display_score.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837730 ""} { "Info" "ISGN_ENTITY_NAME" "1 display_score " "Found entity 1: display_score" {  } { { "display_score/display_score.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/display_score/display_score.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullets/tank_const.vhd 2 0 " "Found 2 design units, including 0 entities, in source file bullets/tank_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_const " "Found design unit 1: tank_const" {  } { { "bullets/tank_const.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/tank_const.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837732 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_const-body " "Found design unit 2: tank_const-body" {  } { { "bullets/tank_const.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/tank_const.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullets/bullets.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullets/bullets.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet-behavioral " "Found design unit 1: bullet-behavioral" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837735 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-structural " "Found design unit 1: top-structural" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837738 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107837738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107837738 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701107837891 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inter_key top.vhd(178) " "Verilog HDL or VHDL warning at top.vhd(178): object \"inter_key\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701107837893 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:keyboard\"" {  } { { "top.vhd" "keyboard" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837968 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist3 ps2.vhd(50) " "Verilog HDL or VHDL warning at ps2.vhd(50): object \"hist3\" assigned a value but never read" {  } { { "ps2/ps2.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701107837969 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist2 ps2.vhd(51) " "Verilog HDL or VHDL warning at ps2.vhd(51): object \"hist2\" assigned a value but never read" {  } { { "ps2/ps2.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701107837969 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist1 ps2.vhd(52) " "Verilog HDL or VHDL warning at ps2.vhd(52): object \"hist1\" assigned a value but never read" {  } { { "ps2/ps2.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701107837969 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist0 ps2.vhd(53) " "Verilog HDL or VHDL warning at ps2.vhd(53): object \"hist0\" assigned a value but never read" {  } { { "ps2/ps2.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701107837969 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_code ps2.vhd(54) " "Verilog HDL or VHDL warning at ps2.vhd(54): object \"scan_code\" assigned a value but never read" {  } { { "ps2/ps2.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701107837969 "|top|ps2:keyboard"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_readyo ps2.vhd(55) " "Verilog HDL or VHDL warning at ps2.vhd(55): object \"scan_readyo\" assigned a value but never read" {  } { { "ps2/ps2.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701107837969 "|top|ps2:keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:keyboard\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:keyboard\|keyboard:u1\"" {  } { { "ps2/ps2.vhd" "u1" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:keyboard\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:keyboard\|oneshot:pulser\"" {  } { { "ps2/ps2.vhd" "pulser" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd ps2:keyboard\|leddcd:speeddisp1 " "Elaborating entity \"leddcd\" for hierarchy \"ps2:keyboard\|leddcd:speeddisp1\"" {  } { { "ps2/ps2.vhd" "speeddisp1" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank_speed tank_speed:move_tank1 " "Elaborating entity \"tank_speed\" for hierarchy \"tank_speed:move_tank1\"" {  } { { "top.vhd" "move_tank1" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank1 " "Elaborating entity \"tank\" for hierarchy \"tank:tank1\"" {  } { { "top.vhd" "tank1" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet1 " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet1\"" {  } { { "top.vhd" "bullet1" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837980 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_tank_x bullets.vhd(84) " "VHDL Process Statement warning at bullets.vhd(84): signal \"curr_tank_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701107837981 "|top|bullet:bullet1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_tank_y bullets.vhd(86) " "VHDL Process Statement warning at bullets.vhd(86): signal \"curr_tank_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701107837981 "|top|bullet:bullet1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_tank_y bullets.vhd(87) " "VHDL Process Statement warning at bullets.vhd(87): signal \"curr_tank_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701107837981 "|top|bullet:bullet1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_tank_y bullets.vhd(89) " "VHDL Process Statement warning at bullets.vhd(89): signal \"curr_tank_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701107837981 "|top|bullet:bullet1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_hit bullets.vhd(94) " "VHDL Process Statement warning at bullets.vhd(94): signal \"internal_hit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701107837981 "|top|bullet:bullet1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_tank_x bullets.vhd(97) " "VHDL Process Statement warning at bullets.vhd(97): signal \"curr_tank_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701107837981 "|top|bullet:bullet1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_tank_y bullets.vhd(99) " "VHDL Process Statement warning at bullets.vhd(99): signal \"curr_tank_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701107837981 "|top|bullet:bullet1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_tank_y bullets.vhd(100) " "VHDL Process Statement warning at bullets.vhd(100): signal \"curr_tank_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701107837981 "|top|bullet:bullet1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "curr_tank_y bullets.vhd(102) " "VHDL Process Statement warning at bullets.vhd(102): signal \"curr_tank_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1701107837981 "|top|bullet:bullet1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:tank1score " "Elaborating entity \"score\" for hierarchy \"score:tank1score\"" {  } { { "top.vhd" "tank1score" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gamestate gamestate:state " "Elaborating entity \"gamestate\" for hierarchy \"gamestate:state\"" {  } { { "top.vhd" "state" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_stop score_stop:stop " "Elaborating entity \"score_stop\" for hierarchy \"score_stop:stop\"" {  } { { "top.vhd" "stop" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:vga " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:vga\"" {  } { { "top.vhd" "vga" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:vga\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\"" {  } { { "mini_project_vga/VGA_top_level.vhd" "videoGen" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colorROM VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors " "Elaborating entity \"colorROM\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\"" {  } { { "mini_project_vga/pixelGenerator.vhd" "colors" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107837990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "mini_project_vga/colorROM.vhd" "altsyncram_component" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107838039 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\"" {  } { { "mini_project_vga/colorROM.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107838041 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file colorROM.mif " "Parameter \"init_file\" = \"colorROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 30 " "Parameter \"width_a\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1701107838041 ""}  } { { "mini_project_vga/colorROM.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1701107838041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b481.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b481.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b481 " "Found entity 1: altsyncram_b481" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107838108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107838108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b481 VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated " "Elaborating entity \"altsyncram_b481\" for hierarchy \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107838109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:vga\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:vga\|VGA_SYNC:videoSync\"" {  } { { "mini_project_vga/VGA_top_level.vhd" "videoSync" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107838286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:lcd " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:lcd\"" {  } { { "top.vhd" "lcd" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107838288 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(9) " "VHDL Signal Declaration warning at de2lcd.vhd(9): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701107838289 "|top|de2lcd:lcd"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init de2lcd.vhd(47) " "VHDL Process Statement warning at de2lcd.vhd(47): inferring latch(es) for signal or variable \"init\", which holds its previous value in one or more paths through the process" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1701107838289 "|top|de2lcd:lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init de2lcd.vhd(51) " "Inferred latch for \"init\" at de2lcd.vhd(51)" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107838290 "|top|de2lcd:lcd"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[8\] " "Synthesized away node \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf" 195 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mini_project_vga/colorROM.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 84 0 0 } } { "mini_project_vga/pixelGenerator.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd" 71 0 0 } } { "mini_project_vga/VGA_top_level.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd" 60 0 0 } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107838402 "|top|VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[9\] " "Synthesized away node \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf" 215 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mini_project_vga/colorROM.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 84 0 0 } } { "mini_project_vga/pixelGenerator.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd" 71 0 0 } } { "mini_project_vga/VGA_top_level.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd" 60 0 0 } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107838402 "|top|VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[18\] " "Synthesized away node \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf" 395 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mini_project_vga/colorROM.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 84 0 0 } } { "mini_project_vga/pixelGenerator.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd" 71 0 0 } } { "mini_project_vga/VGA_top_level.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd" 60 0 0 } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107838402 "|top|VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[19\] " "Synthesized away node \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf" 415 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mini_project_vga/colorROM.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 84 0 0 } } { "mini_project_vga/pixelGenerator.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd" 71 0 0 } } { "mini_project_vga/VGA_top_level.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd" 60 0 0 } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107838402 "|top|VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[28\] " "Synthesized away node \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf" 595 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mini_project_vga/colorROM.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 84 0 0 } } { "mini_project_vga/pixelGenerator.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd" 71 0 0 } } { "mini_project_vga/VGA_top_level.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd" 60 0 0 } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107838402 "|top|VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[29\] " "Synthesized away node \"VGA_top_level:vga\|pixelGenerator:videoGen\|colorROM:colors\|altsyncram:altsyncram_component\|altsyncram_b481:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_b481.tdf" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/db/altsyncram_b481.tdf" 615 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "mini_project_vga/colorROM.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/colorROM.vhd" 84 0 0 } } { "mini_project_vga/pixelGenerator.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/pixelGenerator.vhd" 71 0 0 } } { "mini_project_vga/VGA_top_level.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/mini_project_vga/VGA_top_level.vhd" 60 0 0 } } { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 335 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107838402 "|top|VGA_top_level:vga|pixelGenerator:videoGen|colorROM:colors|altsyncram:altsyncram_component|altsyncram_b481:auto_generated|ram_block1a29"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1701107838402 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1701107838402 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ps2/ps2.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 95 -1 0 } } { "ps2/ps2.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/ps2/ps2.vhd" 114 -1 0 } } { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701107839383 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701107839383 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|curr_bullet_x\[9\] bullet:bullet1\|curr_bullet_x\[9\]~_emulated bullet:bullet1\|curr_bullet_x\[9\]~1 " "Register \"bullet:bullet1\|curr_bullet_x\[9\]\" is converted into an equivalent circuit using register \"bullet:bullet1\|curr_bullet_x\[9\]~_emulated\" and latch \"bullet:bullet1\|curr_bullet_x\[9\]~1\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|curr_bullet_x[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|curr_bullet_x\[8\] bullet:bullet1\|curr_bullet_x\[8\]~_emulated bullet:bullet1\|curr_bullet_x\[8\]~5 " "Register \"bullet:bullet1\|curr_bullet_x\[8\]\" is converted into an equivalent circuit using register \"bullet:bullet1\|curr_bullet_x\[8\]~_emulated\" and latch \"bullet:bullet1\|curr_bullet_x\[8\]~5\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|curr_bullet_x[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|curr_bullet_x\[7\] bullet:bullet1\|curr_bullet_x\[7\]~_emulated bullet:bullet1\|curr_bullet_x\[7\]~9 " "Register \"bullet:bullet1\|curr_bullet_x\[7\]\" is converted into an equivalent circuit using register \"bullet:bullet1\|curr_bullet_x\[7\]~_emulated\" and latch \"bullet:bullet1\|curr_bullet_x\[7\]~9\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|curr_bullet_x[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|curr_bullet_x\[6\] bullet:bullet1\|curr_bullet_x\[6\]~_emulated bullet:bullet1\|curr_bullet_x\[6\]~13 " "Register \"bullet:bullet1\|curr_bullet_x\[6\]\" is converted into an equivalent circuit using register \"bullet:bullet1\|curr_bullet_x\[6\]~_emulated\" and latch \"bullet:bullet1\|curr_bullet_x\[6\]~13\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|curr_bullet_x[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|curr_bullet_x\[5\] bullet:bullet1\|curr_bullet_x\[5\]~_emulated bullet:bullet1\|curr_bullet_x\[5\]~17 " "Register \"bullet:bullet1\|curr_bullet_x\[5\]\" is converted into an equivalent circuit using register \"bullet:bullet1\|curr_bullet_x\[5\]~_emulated\" and latch \"bullet:bullet1\|curr_bullet_x\[5\]~17\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|curr_bullet_x[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|curr_bullet_x\[4\] bullet:bullet1\|curr_bullet_x\[4\]~_emulated bullet:bullet1\|curr_bullet_x\[4\]~21 " "Register \"bullet:bullet1\|curr_bullet_x\[4\]\" is converted into an equivalent circuit using register \"bullet:bullet1\|curr_bullet_x\[4\]~_emulated\" and latch \"bullet:bullet1\|curr_bullet_x\[4\]~21\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|curr_bullet_x[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|curr_bullet_x\[3\] bullet:bullet1\|curr_bullet_x\[3\]~_emulated bullet:bullet1\|curr_bullet_x\[3\]~25 " "Register \"bullet:bullet1\|curr_bullet_x\[3\]\" is converted into an equivalent circuit using register \"bullet:bullet1\|curr_bullet_x\[3\]~_emulated\" and latch \"bullet:bullet1\|curr_bullet_x\[3\]~25\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|curr_bullet_x[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|curr_bullet_x\[2\] bullet:bullet1\|curr_bullet_x\[2\]~_emulated bullet:bullet1\|curr_bullet_x\[2\]~29 " "Register \"bullet:bullet1\|curr_bullet_x\[2\]\" is converted into an equivalent circuit using register \"bullet:bullet1\|curr_bullet_x\[2\]~_emulated\" and latch \"bullet:bullet1\|curr_bullet_x\[2\]~29\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|curr_bullet_x[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|curr_bullet_x\[1\] bullet:bullet1\|curr_bullet_x\[1\]~_emulated bullet:bullet1\|curr_bullet_x\[1\]~33 " "Register \"bullet:bullet1\|curr_bullet_x\[1\]\" is converted into an equivalent circuit using register \"bullet:bullet1\|curr_bullet_x\[1\]~_emulated\" and latch \"bullet:bullet1\|curr_bullet_x\[1\]~33\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|curr_bullet_x[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|curr_bullet_x\[0\] bullet:bullet1\|curr_bullet_x\[0\]~_emulated bullet:bullet1\|curr_bullet_x\[0\]~37 " "Register \"bullet:bullet1\|curr_bullet_x\[0\]\" is converted into an equivalent circuit using register \"bullet:bullet1\|curr_bullet_x\[0\]~_emulated\" and latch \"bullet:bullet1\|curr_bullet_x\[0\]~37\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|curr_bullet_x[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|curr_bullet_x\[9\] bullet:bullet2\|curr_bullet_x\[9\]~_emulated bullet:bullet2\|curr_bullet_x\[9\]~1 " "Register \"bullet:bullet2\|curr_bullet_x\[9\]\" is converted into an equivalent circuit using register \"bullet:bullet2\|curr_bullet_x\[9\]~_emulated\" and latch \"bullet:bullet2\|curr_bullet_x\[9\]~1\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|curr_bullet_x[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|curr_bullet_x\[8\] bullet:bullet2\|curr_bullet_x\[8\]~_emulated bullet:bullet2\|curr_bullet_x\[8\]~5 " "Register \"bullet:bullet2\|curr_bullet_x\[8\]\" is converted into an equivalent circuit using register \"bullet:bullet2\|curr_bullet_x\[8\]~_emulated\" and latch \"bullet:bullet2\|curr_bullet_x\[8\]~5\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|curr_bullet_x[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|curr_bullet_x\[7\] bullet:bullet2\|curr_bullet_x\[7\]~_emulated bullet:bullet2\|curr_bullet_x\[7\]~9 " "Register \"bullet:bullet2\|curr_bullet_x\[7\]\" is converted into an equivalent circuit using register \"bullet:bullet2\|curr_bullet_x\[7\]~_emulated\" and latch \"bullet:bullet2\|curr_bullet_x\[7\]~9\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|curr_bullet_x[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|curr_bullet_x\[6\] bullet:bullet2\|curr_bullet_x\[6\]~_emulated bullet:bullet2\|curr_bullet_x\[6\]~13 " "Register \"bullet:bullet2\|curr_bullet_x\[6\]\" is converted into an equivalent circuit using register \"bullet:bullet2\|curr_bullet_x\[6\]~_emulated\" and latch \"bullet:bullet2\|curr_bullet_x\[6\]~13\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|curr_bullet_x[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|curr_bullet_x\[5\] bullet:bullet2\|curr_bullet_x\[5\]~_emulated bullet:bullet2\|curr_bullet_x\[5\]~17 " "Register \"bullet:bullet2\|curr_bullet_x\[5\]\" is converted into an equivalent circuit using register \"bullet:bullet2\|curr_bullet_x\[5\]~_emulated\" and latch \"bullet:bullet2\|curr_bullet_x\[5\]~17\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|curr_bullet_x[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|curr_bullet_x\[4\] bullet:bullet2\|curr_bullet_x\[4\]~_emulated bullet:bullet2\|curr_bullet_x\[4\]~21 " "Register \"bullet:bullet2\|curr_bullet_x\[4\]\" is converted into an equivalent circuit using register \"bullet:bullet2\|curr_bullet_x\[4\]~_emulated\" and latch \"bullet:bullet2\|curr_bullet_x\[4\]~21\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|curr_bullet_x[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|curr_bullet_x\[3\] bullet:bullet2\|curr_bullet_x\[3\]~_emulated bullet:bullet2\|curr_bullet_x\[3\]~25 " "Register \"bullet:bullet2\|curr_bullet_x\[3\]\" is converted into an equivalent circuit using register \"bullet:bullet2\|curr_bullet_x\[3\]~_emulated\" and latch \"bullet:bullet2\|curr_bullet_x\[3\]~25\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|curr_bullet_x[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|curr_bullet_x\[2\] bullet:bullet2\|curr_bullet_x\[2\]~_emulated bullet:bullet2\|curr_bullet_x\[2\]~29 " "Register \"bullet:bullet2\|curr_bullet_x\[2\]\" is converted into an equivalent circuit using register \"bullet:bullet2\|curr_bullet_x\[2\]~_emulated\" and latch \"bullet:bullet2\|curr_bullet_x\[2\]~29\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|curr_bullet_x[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|curr_bullet_x\[1\] bullet:bullet2\|curr_bullet_x\[1\]~_emulated bullet:bullet2\|curr_bullet_x\[1\]~33 " "Register \"bullet:bullet2\|curr_bullet_x\[1\]\" is converted into an equivalent circuit using register \"bullet:bullet2\|curr_bullet_x\[1\]~_emulated\" and latch \"bullet:bullet2\|curr_bullet_x\[1\]~33\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|curr_bullet_x[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|curr_bullet_x\[0\] bullet:bullet2\|curr_bullet_x\[0\]~_emulated bullet:bullet2\|curr_bullet_x\[0\]~37 " "Register \"bullet:bullet2\|curr_bullet_x\[0\]\" is converted into an equivalent circuit using register \"bullet:bullet2\|curr_bullet_x\[0\]~_emulated\" and latch \"bullet:bullet2\|curr_bullet_x\[0\]~37\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 81 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|curr_bullet_x[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet1\|internal_bullet_valid bullet:bullet1\|internal_bullet_valid~_emulated bullet:bullet1\|internal_bullet_valid~1 " "Register \"bullet:bullet1\|internal_bullet_valid\" is converted into an equivalent circuit using register \"bullet:bullet1\|internal_bullet_valid~_emulated\" and latch \"bullet:bullet1\|internal_bullet_valid~1\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet1|internal_bullet_valid"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bullet:bullet2\|internal_bullet_valid bullet:bullet2\|internal_bullet_valid~_emulated bullet:bullet2\|internal_bullet_valid~1 " "Register \"bullet:bullet2\|internal_bullet_valid\" is converted into an equivalent circuit using register \"bullet:bullet2\|internal_bullet_valid~_emulated\" and latch \"bullet:bullet2\|internal_bullet_valid~1\"" {  } { { "bullets/bullets.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/bullets/bullets.vhd" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1701107839384 "|top|bullet:bullet2|internal_bullet_valid"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1701107839384 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[0\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[0\]~synth\"" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107839663 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[1\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[1\]~synth\"" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107839663 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[2\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[2\]~synth\"" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107839663 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[3\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[3\]~synth\"" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107839663 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[4\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[4\]~synth\"" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107839663 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[5\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[5\]~synth\"" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107839663 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[6\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[6\]~synth\"" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107839663 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd\|DATA_BUS\[7\]~synth " "Node \"de2lcd:lcd\|DATA_BUS\[7\]~synth\"" {  } { { "lcd/de2lcd.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/lcd/de2lcd.vhd" 11 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107839663 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701107839663 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "inter_speed1disp\[1\] GND " "Pin \"inter_speed1disp\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701107839663 "|top|inter_speed1disp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inter_speed2disp\[1\] GND " "Pin \"inter_speed2disp\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701107839663 "|top|inter_speed2disp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on VCC " "Pin \"lcd_on\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701107839663 "|top|lcd_on"} { "Warning" "WMLS_MLS_STUCK_PIN" "sec_led GND " "Pin \"sec_led\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701107839663 "|top|sec_led"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701107839663 "|top|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "p1_score\[1\] GND " "Pin \"p1_score\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701107839663 "|top|p1_score[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "p2_score\[1\] GND " "Pin \"p2_score\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701107839663 "|top|p2_score[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701107839663 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701107839853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701107841034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107841034 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "top.vhd" "" { Text "C:/Users/nickm/OneDrive/CE355/fpga_tank_game/top.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701107841166 "|top|rst_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701107841166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1047 " "Implemented 1047 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701107841166 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701107841166 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1701107841166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "946 " "Implemented 946 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701107841166 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1701107841166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701107841166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701107841195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 11:57:21 2023 " "Processing ended: Mon Nov 27 11:57:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701107841195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701107841195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701107841195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107841195 ""}
