// SPDX-License-Identifier: GPL-2.0
/*
 * Caninos Labrador DRM/KMS driver
 * Copyright (c) 2018-2020 LSI-TEC - Caninos Loucos
 * Edgar Bernardi Righi <edgar.righi@lsitec.org.br>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <drm/drmP.h>
#include <drm/drm_atomic.h>
#include <drm/drm_atomic_helper.h>
#include <drm/drm_crtc_helper.h>
#include <drm/drm_plane_helper.h>
#include <drm/drm_gem_framebuffer_helper.h>
#include <drm/drm_gem_cma_helper.h>
#include <drm/drm_fb_cma_helper.h>

#include "gfx_drv.h"

#define REG_MASK(start, end) (((1 << ((start) - (end) + 1)) - 1) << (end))
#define REG_VAL(val, start, end) (((val) << (end)) & REG_MASK(start, end))
#define REG_GET_VAL(val, start, end) (((val) & REG_MASK(start, end)) >> (end))
#define REG_SET_VAL(orig, val, start, end) (((orig) & ~REG_MASK(start, end))\
						 | REG_VAL(val, start, end))

#define RECOMMENDED_PRELINE_TIME (60)

int caninos_de_calculate_preline(struct videomode *mode)
{
    int preline_num;
    
    preline_num = mode->xres + mode->hfp + mode->hbp + mode->hsw;
    preline_num *= mode->pixclock;
    
    if (preline_num != 0)
    {
        preline_num = RECOMMENDED_PRELINE_TIME * 1000000 + preline_num / 2;
        preline_num /= preline_num;
    }
	
    preline_num -= mode->vfp;
    preline_num = (preline_num <= 0 ? 1 : preline_num);
    
    return preline_num;
}

static int caninos_crtc_enable_vblank(struct drm_crtc *crtc)
{
    struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
    
    // Clear pending irq
    writel(0x1, pipe->base + DE_IRQSTATUS);

    // Enable path 0 vblank irq
    writel(0x1, pipe->base + DE_IRQENABLE);

    return 0;
}

static void caninos_crtc_disable_vblank(struct drm_crtc *crtc)
{
    struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
    
    // Disable path 0 vblank irq
    writel(0x0, pipe->base + DE_IRQENABLE);

    // Clear pending irq
    writel(0x1, pipe->base + DE_IRQSTATUS);
}

static void caninos_video_fb_addr_set(struct drm_crtc *crtc, u32 paddr)
{
	struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
	writel(paddr, pipe->base + DE_SL_FB(0, 0));
}

static void caninos_video_pitch_set(struct drm_crtc *crtc, u32 pitch)
{
	struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
	writel(pitch, pipe->base + DE_SL_STR(0, 0));
}

static int caninos_drm_color_mode_to_hw_mode(u32 color_mode)
{
	int hw_format = 0;
	
	switch (color_mode)
	{
	case DRM_FORMAT_ARGB8888:
	case DRM_FORMAT_XRGB8888:
		hw_format = 0;
		break;
		
	case DRM_FORMAT_ABGR8888: 
	case DRM_FORMAT_XBGR8888:
		hw_format = 1;
		break;
		
	case DRM_FORMAT_RGBA8888:
	case DRM_FORMAT_RGBX8888:
		hw_format = 2;
		break;
		
	case DRM_FORMAT_BGRA8888:
	case DRM_FORMAT_BGRX8888:
		hw_format = 3;
		break;
	}
	return hw_format;
}

static void caninos_video_format_set(struct drm_crtc *crtc, u32 color_mode)
{
	struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
	int hw_format = 0;
	u32 val;
	
	hw_format = caninos_drm_color_mode_to_hw_mode(color_mode);
	
	val = readl(pipe->base + DE_SL_CFG(0, 0));
	
	val = REG_SET_VAL(val, hw_format, DE_SL_CFG_FMT_END_BIT,
	                  DE_SL_CFG_FMT_BEGIN_BIT);
	
	writel(val, pipe->base + DE_SL_CFG(0, 0));
}

static void caninos_video_rotate_set(struct drm_crtc *crtc, bool rotate)
{
	struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
	u32 val;
	
	val = readl(pipe->base + DE_ML_CFG(0));

	val = REG_SET_VAL(val, (rotate ? 1 : 0), 
	                  DE_ML_ROT180_BIT, DE_ML_ROT180_BIT);
	
	writel(val, pipe->base + DE_ML_CFG(0));
}

static int caninos_video_crop_set(struct drm_crtc *crtc,
                                  u32 sl_width, u32 sl_height,
                                  u32 ml_width, u32 ml_height)
{
	struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
	u32 val;
	
	/* ml -> macro layer */
	
	if ((sl_width > DE_PATH_SIZE_WIDTH) || (sl_height > DE_PATH_SIZE_HEIGHT)) {
		return -EINVAL;
	}
	
	if ((ml_width > DE_PATH_SIZE_WIDTH) || (ml_height > DE_PATH_SIZE_HEIGHT)) {
		return -EINVAL;
	}
	
	val = REG_VAL(sl_height - 1, DE_PATH_SIZE_HEIGHT_END_BIT,
	              DE_PATH_SIZE_HEIGHT_BEGIN_BIT) | 
	      REG_VAL(sl_width - 1, DE_PATH_SIZE_WIDTH_END_BIT,
	              DE_PATH_SIZE_WIDTH_BEGIN_BIT);
	
	writel(val, pipe->base + DE_SL_CROPSIZE(0, 0));

	val = REG_VAL(ml_height - 1, DE_PATH_SIZE_HEIGHT_END_BIT,
	              DE_PATH_SIZE_HEIGHT_BEGIN_BIT) | 
	      REG_VAL(ml_width - 1, DE_PATH_SIZE_WIDTH_END_BIT,
	              DE_PATH_SIZE_WIDTH_BEGIN_BIT);
	
	writel(val, pipe->base + DE_ML_ISIZE(0));
	
	return 0;
}

static void caninos_video_display_set(struct drm_crtc *crtc,
                                      u32 sl_x, u32 sl_y,
                                      u32 ml_x, u32 ml_y,
                                      u32 out_width, u32 out_height)
{
	struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
	u32 val;
	
	val = REG_VAL(sl_y, DE_PATH_SIZE_HEIGHT_END_BIT,
	              DE_PATH_SIZE_HEIGHT_BEGIN_BIT) |
	      REG_VAL(sl_x, DE_PATH_SIZE_WIDTH_END_BIT,
	              DE_PATH_SIZE_WIDTH_BEGIN_BIT);
	
	writel(val, pipe->base + DE_SL_COOR(0, 0));
	
	val = REG_VAL(ml_y, DE_PATH_SIZE_HEIGHT_END_BIT,
	              DE_PATH_SIZE_HEIGHT_BEGIN_BIT) |
	      REG_VAL(ml_x, DE_PATH_SIZE_WIDTH_END_BIT,
	              DE_PATH_SIZE_WIDTH_BEGIN_BIT);
	
	writel(val, pipe->base + DE_PATH_COOR(0, 0));

	val = REG_VAL(out_height - 1, DE_PATH_SIZE_HEIGHT_END_BIT,
	              DE_PATH_SIZE_HEIGHT_BEGIN_BIT) |
	      REG_VAL(out_width - 1, DE_PATH_SIZE_WIDTH_END_BIT,
	              DE_PATH_SIZE_WIDTH_BEGIN_BIT);
	
	writel(val, pipe->base + DE_SCALER_OSZIE(0));
}

enum caninos_blending_type
{
	CANINOS_BLENDING_NONE = 0,
	CANINOS_BLENDING_COVERAGE = 1,
};

static void caninos_video_alpha_set(struct drm_crtc *crtc,
                                    enum caninos_blending_type blending,
                                    u8 alpha)
{
	struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
	u32 val;
	
	if (blending == CANINOS_BLENDING_NONE) {
		alpha = 0xff;
	}
	
	val = readl(pipe->base + DE_SL_CFG(0, 0));
	
	/* set global alpha */
	
	val = REG_SET_VAL(val, alpha, DE_SL_CFG_GLOBAL_ALPHA_END_BIT,
	                  DE_SL_CFG_GLOBAL_ALPHA_BEGIN_BIT);
	
	if (blending == CANINOS_BLENDING_COVERAGE)
	{
		val = REG_SET_VAL(val, 1, DE_SL_CFG_DATA_MODE_BIT,
		                  DE_SL_CFG_DATA_MODE_BIT);
	}
	else
	{
		val = REG_SET_VAL(val, 0, DE_SL_CFG_DATA_MODE_BIT,
		                  DE_SL_CFG_DATA_MODE_BIT);
	}
	writel(val, pipe->base + DE_SL_CFG(0, 0));
}

static void caninos_de_path_enable(struct drm_crtc *crtc, bool enable)
{
	struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
	u32 val;
	
	val = readl(pipe->base + DE_PATH_EN(0));
	val = REG_SET_VAL(val, enable ? 1 : 0,
	                  DE_PATH_ENABLE_BIT, DE_PATH_ENABLE_BIT);
	writel(val, pipe->base + DE_PATH_EN(0));
}

static void caninos_de_path_set_go(struct drm_crtc *crtc)
{
	struct caninos_gfx *pipe = container_of(crtc, struct caninos_gfx, crtc);
	u32 val;
	
	val = readl(pipe->base + DE_PATH_FCR(0));
    val |= BIT(DE_PATH_FCR_BIT);
    writel(val, pipe->base + DE_PATH_FCR(0));
}

static void caninos_de_video_apply_info(struct drm_crtc *crtc,
                                        int width, int height)
{	
	caninos_video_pitch_set(crtc, width * 4);
	caninos_video_format_set(crtc, DRM_FORMAT_XRGB8888);
	caninos_video_rotate_set(crtc, false);
	caninos_video_crop_set(crtc, width, height, width, height);
	caninos_video_display_set(crtc, 0, 0, 0, 0, width, height);
	caninos_video_alpha_set(crtc, CANINOS_BLENDING_NONE, 0x0);
}

static int caninos_connector_get_modes(struct drm_connector *connector)
{
    struct drm_device *drm = connector->dev;
    int count, max_width, max_height;
    
    max_width = drm->mode_config.max_width;
    max_height = drm->mode_config.max_height;
    
    count = drm_add_modes_noedid(connector, max_width, max_height);
    
    if (count) {
        drm_set_preferred_mode(connector, max_width, max_height);
    }
    
    return count;
}

static void caninos_crtc_enable(struct drm_crtc *crtc, 
                                struct drm_crtc_state *old_state)
{
    caninos_de_path_enable(crtc, true);
    drm_crtc_vblank_on(crtc);
}

static void caninos_crtc_disable(struct drm_crtc *crtc,
                                 struct drm_crtc_state *old_state)
{
    caninos_de_path_enable(crtc, false);
    drm_crtc_vblank_off(crtc);
}

static enum drm_mode_status caninos_crtc_mode_valid(struct drm_crtc *crtc,
        const struct drm_display_mode *mode)
{
    int w = mode->hdisplay, h = mode->vdisplay;
    int vrefresh = drm_mode_vrefresh(mode);
    
    if ((w == 640) && (h == 480) && (vrefresh == 60)) {
    	return MODE_OK;
    }
    if ((w == 720) && (h == 480) && (vrefresh == 60)) {
    	return MODE_OK;
    }
    if ((w == 720) && (h == 576) && (vrefresh == 50)) {
    	return MODE_OK;
    }
    if ((w == 1280) && (h == 720) && ((vrefresh == 60) || (vrefresh == 50))) {
    	return MODE_OK;
    }
    if ((w == 1920) && (h == 1080) && ((vrefresh == 60) || (vrefresh == 50))) {
    	return MODE_OK;
    }
    return MODE_BAD;
}

static void caninos_crtc_mode_set_nofb(struct drm_crtc *crtc)
{
    struct drm_display_mode *mode = &crtc->state->adjusted_mode;
    int width = mode->hdisplay, height = mode->vdisplay;
    caninos_de_video_apply_info(crtc, width, height);
}

irqreturn_t caninos_gfx_irq_handler(int irq, void *data)
{
    struct drm_device *drm = data;
    struct caninos_gfx *pipe = drm->dev_private;
    u32 val;

    val = readl(pipe->base + DE_IRQSTATUS);

    if (val & 0x1)
    {
        drm_crtc_handle_vblank(&pipe->crtc);
        writel(val, pipe->base + DE_IRQSTATUS);
        return IRQ_HANDLED;
    }

    return IRQ_NONE;
}

static void caninos_plane_atomic_update(struct drm_plane *plane,
                                        struct drm_plane_state *old_pstate)
{
    struct caninos_gfx *pipe = container_of(plane, struct caninos_gfx, plane);
    struct drm_crtc *crtc = &pipe->crtc;
    struct drm_framebuffer *fb = pipe->plane.state->fb;
    struct drm_pending_vblank_event *event;
    struct drm_gem_cma_object *gem;

    spin_lock_irq(&crtc->dev->event_lock);
    
    event = crtc->state->event;

    if (event)
    {
        crtc->state->event = NULL;

        if (drm_crtc_vblank_get(crtc) == 0) {
            drm_crtc_arm_vblank_event(crtc, event);
        }
        else {
            drm_crtc_send_vblank_event(crtc, event);
        }
    }
    
    spin_unlock_irq(&crtc->dev->event_lock);
    
    if (!fb) {
        return;
    }

    gem = drm_fb_cma_get_gem_obj(fb, 0);
    
    if (!gem) {
        return;
    }
    
    caninos_video_fb_addr_set(crtc, gem->paddr);
    
    caninos_de_path_set_go(crtc);
}

static int caninos_crtc_check(struct drm_crtc *crtc,
                              struct drm_crtc_state *state)
{
    bool has_primary = state->plane_mask & drm_plane_mask(crtc->primary);
    
    /* We always want to have an active plane with an active CRTC */
    if (has_primary != state->enable) {
        return -EINVAL;
    }
    return drm_atomic_add_affected_planes(state->state, crtc);
}

static int caninos_plane_atomic_check(struct drm_plane *plane,
                                      struct drm_plane_state *plane_state)
{
    struct caninos_gfx *pipe = container_of(plane, struct caninos_gfx, plane);
    struct drm_crtc_state *crtc_state;
    int ret;
    
    crtc_state = drm_atomic_get_new_crtc_state(plane_state->state, &pipe->crtc);

    ret = drm_atomic_helper_check_plane_state(plane_state, crtc_state,
                                              DRM_PLANE_HELPER_NO_SCALING,
                                              DRM_PLANE_HELPER_NO_SCALING,
                                              false, true);
    return ret;
}


static const struct drm_mode_config_funcs caninos_mode_config_funcs = {
    .fb_create = drm_gem_fb_create,
    .atomic_check = drm_atomic_helper_check,
    .atomic_commit = drm_atomic_helper_commit,
};

static const struct drm_plane_helper_funcs caninos_plane_helper_funcs = {
    .prepare_fb = drm_gem_fb_prepare_fb,
    .atomic_check = caninos_plane_atomic_check,
    .atomic_update = caninos_plane_atomic_update,
};

static const struct drm_plane_funcs caninos_plane_funcs = {
    .update_plane = drm_atomic_helper_update_plane,
    .disable_plane = drm_atomic_helper_disable_plane,
    .destroy = drm_plane_cleanup,
    .reset = drm_atomic_helper_plane_reset,
    .atomic_duplicate_state = drm_atomic_helper_plane_duplicate_state,
    .atomic_destroy_state = drm_atomic_helper_plane_destroy_state,
};

static const struct drm_crtc_helper_funcs caninos_crtc_helper_funcs = {
    .mode_valid = caninos_crtc_mode_valid,
    .atomic_check = caninos_crtc_check,
    .atomic_enable = caninos_crtc_enable,
    .atomic_disable = caninos_crtc_disable,
    .mode_set_nofb = caninos_crtc_mode_set_nofb,
};

static const struct drm_crtc_funcs caninos_crtc_funcs = {
    .reset = drm_atomic_helper_crtc_reset,
    .destroy = drm_crtc_cleanup,
    .set_config = drm_atomic_helper_set_config,
    .page_flip = drm_atomic_helper_page_flip,
    .atomic_duplicate_state = drm_atomic_helper_crtc_duplicate_state,
    .atomic_destroy_state = drm_atomic_helper_crtc_destroy_state,
    .enable_vblank = caninos_crtc_enable_vblank,
    .disable_vblank = caninos_crtc_disable_vblank,
};

static const struct drm_encoder_funcs caninos_encoder_funcs = {
    .destroy = drm_encoder_cleanup,
};

static const struct drm_connector_funcs caninos_connector_funcs = {
    .reset = drm_atomic_helper_connector_reset,
    .fill_modes = drm_helper_probe_single_connector_modes,
    .destroy = drm_connector_cleanup,
    .atomic_duplicate_state	= drm_atomic_helper_connector_duplicate_state,
    .atomic_destroy_state = drm_atomic_helper_connector_destroy_state,
};

static const struct drm_connector_helper_funcs caninos_connector_helper_funcs =
{
    .get_modes = caninos_connector_get_modes,
};

static const uint32_t caninos_formats[] = {
	DRM_FORMAT_XRGB8888,
};

int caninos_gfx_pipe_init(struct drm_device *drm)
{
    struct caninos_gfx *priv = drm->dev_private;
    
    struct drm_connector *connector = &priv->connector;
    struct drm_encoder *encoder = &priv->encoder;
	struct drm_plane *plane = &priv->plane;
	struct drm_crtc *crtc = &priv->crtc;
	int ret;
    
    drm_mode_config_init(drm);
    
    drm->mode_config.min_width = 640;
    drm->mode_config.min_height = 480;
    drm->mode_config.max_width = 1920;
    drm->mode_config.max_height = 1080;
    
    drm->mode_config.funcs = &caninos_mode_config_funcs;
    
    ret = drm_vblank_init(drm, 1);
    
    if (ret) {
        return ret;
    }
    
	drm_connector_init(drm, connector, &caninos_connector_funcs,
	                   DRM_MODE_CONNECTOR_HDMIA);
	
    drm_connector_helper_add(connector, &caninos_connector_helper_funcs);
    
    drm_plane_helper_add(plane, &caninos_plane_helper_funcs);
    
    ret = drm_universal_plane_init(drm, &priv->plane, 0, &caninos_plane_funcs,
                                   caninos_formats, ARRAY_SIZE(caninos_formats),
                                   NULL, DRM_PLANE_TYPE_PRIMARY, NULL);
    
    if (ret) {
        return ret;
    }
    
    drm_crtc_helper_add(crtc, &caninos_crtc_helper_funcs);
    
    ret = drm_crtc_init_with_planes(drm, crtc, plane, NULL,
                                    &caninos_crtc_funcs, NULL);
    
    if (ret) {
        return ret;
    }
    
    encoder->possible_crtcs = drm_crtc_mask(crtc);
    
    ret = drm_encoder_init(drm, encoder, &caninos_encoder_funcs,
                           DRM_MODE_ENCODER_NONE, NULL);
    
    if (ret) {
        return ret;
    }
    
    return drm_connector_attach_encoder(connector, encoder);
}

