verilog work "Half_adder.v"
verilog work "Tesbench11.v"
verilog work "C:/Xilinx/14.5/ISE_DS/ISE//verilog/src/glbl.v"
