Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 01:40:59 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.029        0.000                      0                 1061        0.046        0.000                      0                 1061        3.750        0.000                       0                   415  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.029        0.000                      0                 1057        0.046        0.000                      0                 1057        3.750        0.000                       0                   415  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.704        0.000                      0                    4        0.689        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.377ns  (logic 3.108ns (33.146%)  route 6.269ns (66.854%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[1]/Q
                         net (fo=295, routed)         0.798     6.393    sm/Q[0]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  sm/D_accel_timer_q[3]_i_13/O
                         net (fo=5, routed)           0.524     7.041    sm/D_accel_timer_q[3]_i_13_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.165 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.663     7.829    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.953 r  sm/out_sig0_carry__0_i_33/O
                         net (fo=1, routed)           0.000     7.953    sm/out_sig0_carry__0_i_33_n_0
    SLICE_X52Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     8.167 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.293     8.460    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I5_O)        0.297     8.757 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.395     9.152    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.276 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.491     9.767    sm/M_sm_bsel[0]
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.124     9.891 r  sm/out_sig0_carry_i_20/O
                         net (fo=6, routed)           1.096    10.988    L_reg/out_sig0_inferred__0/i__carry_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.112    alum/ram_reg_i_91_0[2]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.510 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.510    alum/out_sig0_carry_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.624    alum/out_sig0_carry__0_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.958 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.530    12.487    sm/ram_reg_i_21_1[5]
    SLICE_X46Y90         LUT5 (Prop_lut5_I3_O)        0.303    12.790 f  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.496    13.287    sm/ram_reg_i_70_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  sm/ram_reg_i_25/O
                         net (fo=3, routed)           0.548    13.959    sm/D_registers_q_reg[5][9]
    SLICE_X49Y91         LUT5 (Prop_lut5_I4_O)        0.124    14.083 r  sm/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.433    14.516    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.516    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 3.108ns (33.149%)  route 6.268ns (66.851%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[1]/Q
                         net (fo=295, routed)         0.798     6.393    sm/Q[0]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  sm/D_accel_timer_q[3]_i_13/O
                         net (fo=5, routed)           0.524     7.041    sm/D_accel_timer_q[3]_i_13_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.165 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.663     7.829    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.953 r  sm/out_sig0_carry__0_i_33/O
                         net (fo=1, routed)           0.000     7.953    sm/out_sig0_carry__0_i_33_n_0
    SLICE_X52Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     8.167 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.293     8.460    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I5_O)        0.297     8.757 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.395     9.152    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.276 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.491     9.767    sm/M_sm_bsel[0]
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.124     9.891 r  sm/out_sig0_carry_i_20/O
                         net (fo=6, routed)           1.096    10.988    L_reg/out_sig0_inferred__0/i__carry_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.112    alum/ram_reg_i_91_0[2]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.510 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.510    alum/out_sig0_carry_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.624    alum/out_sig0_carry__0_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.958 r  alum/out_sig0_carry__1/O[1]
                         net (fo=1, routed)           0.530    12.487    sm/ram_reg_i_21_1[5]
    SLICE_X46Y90         LUT5 (Prop_lut5_I3_O)        0.303    12.790 f  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.496    13.287    sm/ram_reg_i_70_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.411 r  sm/ram_reg_i_25/O
                         net (fo=3, routed)           0.453    13.864    display/ram_reg_2
    SLICE_X46Y91         LUT5 (Prop_lut5_I2_O)        0.124    13.988 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.527    14.515    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.515    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.054ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.354ns  (logic 2.341ns (25.027%)  route 7.013ns (74.973%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=104, routed)         1.319     6.911    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.035 r  sm/out_sig0_carry_i_60/O
                         net (fo=1, routed)           0.938     7.973    sm/out_sig0_carry_i_60_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.097 r  sm/out_sig0_carry_i_39/O
                         net (fo=49, routed)          0.434     8.531    sm/out_sig0_carry_i_39_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.655 r  sm/out_sig0_carry_i_25/O
                         net (fo=26, routed)          0.580     9.235    L_reg/M_sm_ra1[0]
    SLICE_X50Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.359 f  L_reg/out_sig0_carry_i_12/O
                         net (fo=11, routed)          0.956    10.315    L_reg/out_sig0_carry_i_12_n_0
    SLICE_X46Y86         LUT3 (Prop_lut3_I0_O)        0.124    10.439 r  L_reg/i__carry_i_2__1/O
                         net (fo=1, routed)           0.581    11.020    alum/ram_reg_i_91_1[2]
    SLICE_X48Y88         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.418 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.418    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.731 r  alum/out_sig0_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.731    12.461    sm/ram_reg_i_21_0[3]
    SLICE_X46Y89         LUT5 (Prop_lut5_I1_O)        0.306    12.767 f  sm/ram_reg_i_74/O
                         net (fo=1, routed)           0.162    12.929    sm/ram_reg_i_74_n_0
    SLICE_X46Y89         LUT6 (Prop_lut6_I5_O)        0.124    13.053 r  sm/ram_reg_i_29/O
                         net (fo=3, routed)           0.573    13.626    sm/D_registers_q_reg[5][7]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124    13.750 r  sm/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.740    14.490    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.490    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.310ns  (logic 2.372ns (25.478%)  route 6.938ns (74.522%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=104, routed)         1.319     6.911    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.035 r  sm/out_sig0_carry_i_60/O
                         net (fo=1, routed)           0.938     7.973    sm/out_sig0_carry_i_60_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.097 r  sm/out_sig0_carry_i_39/O
                         net (fo=49, routed)          0.434     8.531    sm/out_sig0_carry_i_39_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.655 r  sm/out_sig0_carry_i_25/O
                         net (fo=26, routed)          0.723     9.378    L_reg/M_sm_ra1[0]
    SLICE_X51Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.502 f  L_reg/out_sig0_carry__0_i_13/O
                         net (fo=8, routed)           0.780    10.282    L_reg/D_registers_q_reg[3][5]_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.124    10.406 r  L_reg/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.694    11.100    alum/ram_reg_i_80_0[1]
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.607 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.607    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.846 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.701    12.547    sm/ram_reg_i_21_0[6]
    SLICE_X45Y92         LUT5 (Prop_lut5_I1_O)        0.302    12.849 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.298    13.147    sm/ram_reg_i_68_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.599    13.871    sm/D_registers_q_reg[5][10]
    SLICE_X49Y92         LUT5 (Prop_lut5_I4_O)        0.124    13.995 r  sm/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.451    14.446    brams/bram2/ram_reg_1[10]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.446    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.259ns  (logic 3.030ns (32.724%)  route 6.229ns (67.276%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[1]/Q
                         net (fo=295, routed)         0.798     6.393    sm/Q[0]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  sm/D_accel_timer_q[3]_i_13/O
                         net (fo=5, routed)           0.524     7.041    sm/D_accel_timer_q[3]_i_13_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.165 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.663     7.829    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.953 r  sm/out_sig0_carry__0_i_33/O
                         net (fo=1, routed)           0.000     7.953    sm/out_sig0_carry__0_i_33_n_0
    SLICE_X52Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     8.167 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.293     8.460    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I5_O)        0.297     8.757 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.395     9.152    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.276 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.360     9.636    sm/M_sm_bsel[0]
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  sm/out_sig0_carry_i_19/O
                         net (fo=24, routed)          1.326    11.086    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X47Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.210 r  L_reg/out_sig0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.210    alum/ram_reg_i_72_0[1]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.760 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.760    alum/out_sig0_carry__1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.982 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.680    12.662    alum/p_1_in
    SLICE_X50Y91         LUT3 (Prop_lut3_I2_O)        0.299    12.961 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.283    13.245    sm/D_registers_q_reg[7][12]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.369 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.309    13.677    sm/ram_reg_i_18_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I3_O)        0.124    13.801 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.597    14.398    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.398    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.255ns  (logic 3.030ns (32.740%)  route 6.225ns (67.260%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT3=1 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[1]/Q
                         net (fo=295, routed)         0.798     6.393    sm/Q[0]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  sm/D_accel_timer_q[3]_i_13/O
                         net (fo=5, routed)           0.524     7.041    sm/D_accel_timer_q[3]_i_13_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.165 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.663     7.829    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.953 r  sm/out_sig0_carry__0_i_33/O
                         net (fo=1, routed)           0.000     7.953    sm/out_sig0_carry__0_i_33_n_0
    SLICE_X52Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     8.167 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.293     8.460    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I5_O)        0.297     8.757 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.395     9.152    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.276 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.360     9.636    sm/M_sm_bsel[0]
    SLICE_X51Y88         LUT2 (Prop_lut2_I0_O)        0.124     9.760 r  sm/out_sig0_carry_i_19/O
                         net (fo=24, routed)          1.326    11.086    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X47Y90         LUT5 (Prop_lut5_I1_O)        0.124    11.210 r  L_reg/out_sig0_carry__1_i_7/O
                         net (fo=1, routed)           0.000    11.210    alum/ram_reg_i_72_0[1]
    SLICE_X47Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.760 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.760    alum/out_sig0_carry__1_n_0
    SLICE_X47Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.982 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.680    12.662    alum/p_1_in
    SLICE_X50Y91         LUT3 (Prop_lut3_I2_O)        0.299    12.961 f  alum/ram_reg_i_56/O
                         net (fo=1, routed)           0.283    13.245    sm/D_registers_q_reg[7][12]
    SLICE_X53Y91         LUT6 (Prop_lut6_I0_O)        0.124    13.369 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.304    13.672    sm/ram_reg_i_18_n_0
    SLICE_X51Y91         LUT6 (Prop_lut6_I5_O)        0.124    13.796 r  sm/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.597    14.394    brams/bram2/ram_reg_1[12]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.245ns  (logic 2.898ns (31.345%)  route 6.347ns (68.655%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[1]/Q
                         net (fo=295, routed)         0.798     6.393    sm/Q[0]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  sm/D_accel_timer_q[3]_i_13/O
                         net (fo=5, routed)           0.524     7.041    sm/D_accel_timer_q[3]_i_13_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.165 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.663     7.829    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.953 r  sm/out_sig0_carry__0_i_33/O
                         net (fo=1, routed)           0.000     7.953    sm/out_sig0_carry__0_i_33_n_0
    SLICE_X52Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     8.167 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.293     8.460    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I5_O)        0.297     8.757 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.395     9.152    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.276 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.491     9.767    sm/M_sm_bsel[0]
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.124     9.891 r  sm/out_sig0_carry_i_20/O
                         net (fo=6, routed)           1.096    10.988    L_reg/out_sig0_inferred__0/i__carry_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.112    alum/ram_reg_i_91_0[2]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.510 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.510    alum/out_sig0_carry_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.749 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.524    12.273    sm/ram_reg_i_21_1[2]
    SLICE_X46Y89         LUT5 (Prop_lut5_I3_O)        0.302    12.575 f  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.427    13.002    sm/ram_reg_i_76_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.459    13.585    display/ram_reg_5
    SLICE_X44Y90         LUT5 (Prop_lut5_I2_O)        0.124    13.709 r  display/ram_reg_i_7/O
                         net (fo=1, routed)           0.676    14.384    brams/bram1/ADDRARDADDR[6]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.384    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.240ns  (logic 3.090ns (33.440%)  route 6.150ns (66.560%))
  Logic Levels:           14  (CARRY4=3 LUT2=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[1]/Q
                         net (fo=295, routed)         0.798     6.393    sm/Q[0]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  sm/D_accel_timer_q[3]_i_13/O
                         net (fo=5, routed)           0.524     7.041    sm/D_accel_timer_q[3]_i_13_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.165 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.663     7.829    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.953 r  sm/out_sig0_carry__0_i_33/O
                         net (fo=1, routed)           0.000     7.953    sm/out_sig0_carry__0_i_33_n_0
    SLICE_X52Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     8.167 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.293     8.460    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I5_O)        0.297     8.757 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.395     9.152    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.276 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.491     9.767    sm/M_sm_bsel[0]
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.124     9.891 r  sm/out_sig0_carry_i_20/O
                         net (fo=6, routed)           1.096    10.988    L_reg/out_sig0_inferred__0/i__carry_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.112    alum/ram_reg_i_91_0[2]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.510 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.510    alum/out_sig0_carry_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.624 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.624    alum/out_sig0_carry__0_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.937 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.567    12.504    sm/ram_reg_i_21_1[7]
    SLICE_X46Y91         LUT5 (Prop_lut5_I3_O)        0.306    12.810 f  sm/ram_reg_i_66/O
                         net (fo=1, routed)           0.303    13.113    sm/ram_reg_i_66_n_0
    SLICE_X46Y90         LUT6 (Prop_lut6_I5_O)        0.124    13.237 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.335    13.572    display/ram_reg
    SLICE_X46Y89         LUT5 (Prop_lut5_I2_O)        0.124    13.696 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.683    14.379    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.483    14.888    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y36         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y36         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.544    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.379    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 2.898ns (31.391%)  route 6.334ns (68.609%))
  Logic Levels:           13  (CARRY4=2 LUT2=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X53Y87         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  sm/D_states_q_reg[1]/Q
                         net (fo=295, routed)         0.798     6.393    sm/Q[0]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.124     6.517 f  sm/D_accel_timer_q[3]_i_13/O
                         net (fo=5, routed)           0.524     7.041    sm/D_accel_timer_q[3]_i_13_n_0
    SLICE_X52Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.165 r  sm/out_sig0_carry__0_i_38/O
                         net (fo=1, routed)           0.663     7.829    sm/out_sig0_carry__0_i_38_n_0
    SLICE_X52Y87         LUT5 (Prop_lut5_I2_O)        0.124     7.953 r  sm/out_sig0_carry__0_i_33/O
                         net (fo=1, routed)           0.000     7.953    sm/out_sig0_carry__0_i_33_n_0
    SLICE_X52Y87         MUXF7 (Prop_muxf7_I1_O)      0.214     8.167 r  sm/out_sig0_carry__0_i_29/O
                         net (fo=1, routed)           0.293     8.460    sm/out_sig0_carry__0_i_29_n_0
    SLICE_X53Y88         LUT6 (Prop_lut6_I5_O)        0.297     8.757 r  sm/out_sig0_carry__0_i_25/O
                         net (fo=1, routed)           0.395     9.152    sm/out_sig0_carry__0_i_25_n_0
    SLICE_X51Y88         LUT6 (Prop_lut6_I5_O)        0.124     9.276 r  sm/out_sig0_carry__0_i_18/O
                         net (fo=15, routed)          0.491     9.767    sm/M_sm_bsel[0]
    SLICE_X53Y89         LUT2 (Prop_lut2_I0_O)        0.124     9.891 r  sm/out_sig0_carry_i_20/O
                         net (fo=6, routed)           1.096    10.988    L_reg/out_sig0_inferred__0/i__carry_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I5_O)        0.124    11.112 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.112    alum/ram_reg_i_91_0[2]
    SLICE_X47Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.510 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.510    alum/out_sig0_carry_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.749 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.524    12.273    sm/ram_reg_i_21_1[2]
    SLICE_X46Y89         LUT5 (Prop_lut5_I3_O)        0.302    12.575 f  sm/ram_reg_i_76/O
                         net (fo=1, routed)           0.427    13.002    sm/ram_reg_i_76_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I5_O)        0.124    13.126 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.313    13.440    sm/D_registers_q_reg[3][6]
    SLICE_X45Y89         LUT5 (Prop_lut5_I4_O)        0.124    13.564 r  sm/ram_reg_i_7__0/O
                         net (fo=1, routed)           0.807    14.371    brams/bram2/ram_reg_1[6]
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.483    14.888    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y37         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.145    
                         clock uncertainty           -0.035    15.110    
    RAMB18_X1Y37         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    14.544    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.544    
                         arrival time                         -14.371    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 2.372ns (24.580%)  route 7.278ns (75.420%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X53Y84         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=104, routed)         1.319     6.911    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X52Y89         LUT6 (Prop_lut6_I1_O)        0.124     7.035 r  sm/out_sig0_carry_i_60/O
                         net (fo=1, routed)           0.938     7.973    sm/out_sig0_carry_i_60_n_0
    SLICE_X53Y86         LUT6 (Prop_lut6_I2_O)        0.124     8.097 r  sm/out_sig0_carry_i_39/O
                         net (fo=49, routed)          0.434     8.531    sm/out_sig0_carry_i_39_n_0
    SLICE_X51Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.655 r  sm/out_sig0_carry_i_25/O
                         net (fo=26, routed)          0.723     9.378    L_reg/M_sm_ra1[0]
    SLICE_X51Y85         LUT6 (Prop_lut6_I4_O)        0.124     9.502 f  L_reg/out_sig0_carry__0_i_13/O
                         net (fo=8, routed)           0.780    10.282    L_reg/D_registers_q_reg[3][5]_1
    SLICE_X53Y89         LUT3 (Prop_lut3_I0_O)        0.124    10.406 r  L_reg/i__carry__0_i_3__2/O
                         net (fo=1, routed)           0.694    11.100    alum/ram_reg_i_80_0[1]
    SLICE_X48Y89         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.607 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.607    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.846 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.701    12.547    sm/ram_reg_i_21_0[6]
    SLICE_X45Y92         LUT5 (Prop_lut5_I1_O)        0.302    12.849 f  sm/ram_reg_i_68/O
                         net (fo=1, routed)           0.298    13.147    sm/ram_reg_i_68_n_0
    SLICE_X46Y92         LUT6 (Prop_lut6_I5_O)        0.124    13.271 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.524    13.795    sm/D_registers_q_reg[5][10]
    SLICE_X44Y88         LUT5 (Prop_lut5_I4_O)        0.124    13.919 r  sm/D_registers_q[7][10]_i_1/O
                         net (fo=8, routed)           0.867    14.786    L_reg/D[10]
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.432    14.836    L_reg/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  L_reg/D_registers_q_reg[3][10]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X43Y85         FDRE (Setup_fdre_C_D)       -0.067    14.992    L_reg/D_registers_q_reg[3][10]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -14.786    
  -------------------------------------------------------------------
                         slack                                  0.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.587     1.531    sr3/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.900    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.855     2.044    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.587     1.531    sr3/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.900    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.855     2.044    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.587     1.531    sr3/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.900    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.855     2.044    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.165%)  route 0.228ns (61.835%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.587     1.531    sr3/clk_IBUF_BUFG
    SLICE_X61Y83         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.900    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.855     2.044    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X60Y83         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.544    
    SLICE_X60Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.854    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.561     1.505    sr2/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.241     1.886    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.561     1.505    sr2/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.241     1.886    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.561     1.505    sr2/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.241     1.886    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.945%)  route 0.241ns (63.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.561     1.505    sr2/clk_IBUF_BUFG
    SLICE_X57Y83         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.241     1.886    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.827     2.017    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y83         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.518    
    SLICE_X56Y83         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.828    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    sr1/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.946    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.858     2.047    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.548    
    SLICE_X60Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.858    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.117%)  route 0.272ns (65.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    sr1/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.272     1.946    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X60Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.858     2.047    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X60Y87         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.548    
    SLICE_X60Y87         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.858    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y37   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y85   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y88   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X44Y88   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y87   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y83   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.689ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.704ns (18.231%)  route 3.157ns (81.769%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=104, routed)         0.962     6.554    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.678 r  sm/D_debug_dff_q[6]_i_3/O
                         net (fo=14, routed)          1.808     8.486    sm/D_debug_dff_q[6]_i_3_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.610 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     8.997    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    14.702    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.704ns (18.231%)  route 3.157ns (81.769%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=104, routed)         0.962     6.554    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.678 r  sm/D_debug_dff_q[6]_i_3/O
                         net (fo=14, routed)          1.808     8.486    sm/D_debug_dff_q[6]_i_3_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.610 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     8.997    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    14.702    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.704ns (18.231%)  route 3.157ns (81.769%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=104, routed)         0.962     6.554    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.678 r  sm/D_debug_dff_q[6]_i_3/O
                         net (fo=14, routed)          1.808     8.486    sm/D_debug_dff_q[6]_i_3_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.610 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     8.997    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    14.702    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 0.704ns (18.231%)  route 3.157ns (81.769%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    sm/clk_IBUF_BUFG
    SLICE_X57Y84         FDRE                                         r  sm/D_states_q_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.456     5.592 f  sm/D_states_q_reg[6]_rep__0/Q
                         net (fo=104, routed)         0.962     6.554    sm/D_states_q_reg[6]_rep__0_n_0
    SLICE_X52Y83         LUT2 (Prop_lut2_I1_O)        0.124     6.678 r  sm/D_debug_dff_q[6]_i_3/O
                         net (fo=14, routed)          1.808     8.486    sm/D_debug_dff_q[6]_i_3_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.124     8.610 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.387     8.997    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    14.702    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -8.997    
  -------------------------------------------------------------------
                         slack                                  5.704    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.539%)  route 0.444ns (70.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.325     1.966    sm/D_states_q[4]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.011 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.130    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X55Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.539%)  route 0.444ns (70.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.325     1.966    sm/D_states_q[4]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.011 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.130    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X55Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.539%)  route 0.444ns (70.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.325     1.966    sm/D_states_q[4]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.011 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.130    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X55Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.630ns  (logic 0.186ns (29.539%)  route 0.444ns (70.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.557     1.501    sm/clk_IBUF_BUFG
    SLICE_X51Y81         FDRE                                         r  sm/D_states_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sm/D_states_q_reg[4]/Q
                         net (fo=16, routed)          0.325     1.966    sm/D_states_q[4]
    SLICE_X55Y82         LUT6 (Prop_lut6_I2_O)        0.045     2.011 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.119     2.130    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X55Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.130    
  -------------------------------------------------------------------
                         slack                                  0.689    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.177ns  (logic 11.778ns (33.483%)  route 23.399ns (66.517%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=3 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.248     7.902    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.150     8.052 r  L_reg/L_79f4260b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.310     8.361    L_reg/L_79f4260b_remainder0__0_carry_i_19_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.689 f  L_reg/L_79f4260b_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.940     9.630    L_reg/L_79f4260b_remainder0__0_carry_i_14_n_0
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.146     9.776 f  L_reg/L_79f4260b_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.858    10.634    L_reg/L_79f4260b_remainder0__0_carry_i_11__0_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.354    10.988 r  L_reg/L_79f4260b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.863    11.851    L_reg/L_79f4260b_remainder0__0_carry_i_9_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.179 r  L_reg/L_79f4260b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.179    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.729 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.992    14.055    L_reg/L_79f4260b_remainder0[5]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.303    14.358 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=3, routed)           0.678    15.036    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    15.160 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           1.612    16.773    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.152    16.925 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.302    17.226    L_reg/i__carry_i_11__0_n_0
    SLICE_X46Y67         LUT2 (Prop_lut2_I1_O)        0.341    17.567 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.305    17.872    L_reg/i__carry__0_i_16_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.331    18.203 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.805    19.008    L_reg/i__carry__0_i_9_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.132 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.814    19.946    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.070 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.070    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.471 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.471    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.805 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.862    21.667    L_reg/L_79f4260b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.303    21.970 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.921    23.891    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    24.015 f  L_reg/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.820    24.835    L_reg/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152    24.987 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.676    25.663    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.326    25.989 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    27.041    L_reg/i__carry_i_12_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124    27.165 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.165    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.715 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.715    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.829 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.829    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.943 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.943    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.165 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.987    29.152    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.299    29.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.171    29.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.746 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.049    30.796    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.124    30.920 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.031    31.950    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.152    32.102 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.188    33.291    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I2_O)        0.360    33.651 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.914    36.565    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    40.313 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.313    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.798ns  (logic 11.509ns (33.073%)  route 23.289ns (66.927%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=3 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.248     7.902    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.150     8.052 r  L_reg/L_79f4260b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.310     8.361    L_reg/L_79f4260b_remainder0__0_carry_i_19_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.689 f  L_reg/L_79f4260b_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.940     9.630    L_reg/L_79f4260b_remainder0__0_carry_i_14_n_0
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.146     9.776 f  L_reg/L_79f4260b_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.858    10.634    L_reg/L_79f4260b_remainder0__0_carry_i_11__0_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.354    10.988 r  L_reg/L_79f4260b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.863    11.851    L_reg/L_79f4260b_remainder0__0_carry_i_9_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.179 r  L_reg/L_79f4260b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.179    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.729 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.992    14.055    L_reg/L_79f4260b_remainder0[5]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.303    14.358 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=3, routed)           0.678    15.036    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    15.160 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           1.612    16.773    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.152    16.925 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.302    17.226    L_reg/i__carry_i_11__0_n_0
    SLICE_X46Y67         LUT2 (Prop_lut2_I1_O)        0.341    17.567 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.305    17.872    L_reg/i__carry__0_i_16_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.331    18.203 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.805    19.008    L_reg/i__carry__0_i_9_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.132 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.814    19.946    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.070 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.070    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.471 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.471    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.805 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.862    21.667    L_reg/L_79f4260b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.303    21.970 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.921    23.891    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    24.015 f  L_reg/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.820    24.835    L_reg/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152    24.987 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.676    25.663    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.326    25.989 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    27.041    L_reg/i__carry_i_12_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124    27.165 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.165    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.715 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.715    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.829 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.829    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.943 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.943    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.165 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.987    29.152    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.299    29.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.171    29.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.746 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.049    30.796    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.124    30.920 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.031    31.950    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.152    32.102 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.188    33.291    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I1_O)        0.332    33.623 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.805    36.428    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    39.934 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.934    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.775ns  (logic 11.524ns (33.139%)  route 23.251ns (66.861%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=3 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.248     7.902    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.150     8.052 r  L_reg/L_79f4260b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.310     8.361    L_reg/L_79f4260b_remainder0__0_carry_i_19_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.689 f  L_reg/L_79f4260b_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.940     9.630    L_reg/L_79f4260b_remainder0__0_carry_i_14_n_0
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.146     9.776 f  L_reg/L_79f4260b_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.858    10.634    L_reg/L_79f4260b_remainder0__0_carry_i_11__0_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.354    10.988 r  L_reg/L_79f4260b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.863    11.851    L_reg/L_79f4260b_remainder0__0_carry_i_9_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.179 r  L_reg/L_79f4260b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.179    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.729 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.992    14.055    L_reg/L_79f4260b_remainder0[5]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.303    14.358 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=3, routed)           0.678    15.036    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    15.160 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           1.612    16.773    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.152    16.925 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.302    17.226    L_reg/i__carry_i_11__0_n_0
    SLICE_X46Y67         LUT2 (Prop_lut2_I1_O)        0.341    17.567 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.305    17.872    L_reg/i__carry__0_i_16_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.331    18.203 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.805    19.008    L_reg/i__carry__0_i_9_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.132 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.814    19.946    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.070 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.070    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.471 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.471    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.805 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.862    21.667    L_reg/L_79f4260b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.303    21.970 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.921    23.891    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    24.015 f  L_reg/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.820    24.835    L_reg/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152    24.987 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.676    25.663    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.326    25.989 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    27.041    L_reg/i__carry_i_12_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124    27.165 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.165    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.715 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.715    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.829 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.829    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.943 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.943    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.165 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.987    29.152    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.299    29.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.171    29.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.746 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.049    30.796    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.124    30.920 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.031    31.950    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.152    32.102 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.198    33.301    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I2_O)        0.332    33.633 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.756    36.389    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    39.911 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    39.911    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.769ns  (logic 11.519ns (33.130%)  route 23.250ns (66.870%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=4 LUT4=6 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.248     7.902    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.150     8.052 r  L_reg/L_79f4260b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.310     8.361    L_reg/L_79f4260b_remainder0__0_carry_i_19_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.689 f  L_reg/L_79f4260b_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.940     9.630    L_reg/L_79f4260b_remainder0__0_carry_i_14_n_0
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.146     9.776 f  L_reg/L_79f4260b_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.858    10.634    L_reg/L_79f4260b_remainder0__0_carry_i_11__0_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.354    10.988 r  L_reg/L_79f4260b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.863    11.851    L_reg/L_79f4260b_remainder0__0_carry_i_9_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.179 r  L_reg/L_79f4260b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.179    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.729 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.992    14.055    L_reg/L_79f4260b_remainder0[5]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.303    14.358 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=3, routed)           0.678    15.036    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    15.160 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           1.612    16.773    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.152    16.925 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.302    17.226    L_reg/i__carry_i_11__0_n_0
    SLICE_X46Y67         LUT2 (Prop_lut2_I1_O)        0.341    17.567 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.305    17.872    L_reg/i__carry__0_i_16_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.331    18.203 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.805    19.008    L_reg/i__carry__0_i_9_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.132 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.814    19.946    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.070 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.070    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.471 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.471    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.805 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.862    21.667    L_reg/L_79f4260b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.303    21.970 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.921    23.891    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    24.015 f  L_reg/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.820    24.835    L_reg/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152    24.987 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.676    25.663    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.326    25.989 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    27.041    L_reg/i__carry_i_12_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124    27.165 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.165    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.715 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.715    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.829 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.829    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.943 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.943    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.165 f  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.987    29.152    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.299    29.451 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.171    29.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.746 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.049    30.796    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.124    30.920 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.031    31.950    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.152    32.102 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.783    32.886    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y63         LUT3 (Prop_lut3_I0_O)        0.332    33.218 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.170    36.388    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.905 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.905    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.761ns  (logic 11.726ns (33.734%)  route 23.035ns (66.266%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=3 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.248     7.902    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.150     8.052 r  L_reg/L_79f4260b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.310     8.361    L_reg/L_79f4260b_remainder0__0_carry_i_19_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.689 f  L_reg/L_79f4260b_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.940     9.630    L_reg/L_79f4260b_remainder0__0_carry_i_14_n_0
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.146     9.776 f  L_reg/L_79f4260b_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.858    10.634    L_reg/L_79f4260b_remainder0__0_carry_i_11__0_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.354    10.988 r  L_reg/L_79f4260b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.863    11.851    L_reg/L_79f4260b_remainder0__0_carry_i_9_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.179 r  L_reg/L_79f4260b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.179    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.729 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.992    14.055    L_reg/L_79f4260b_remainder0[5]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.303    14.358 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=3, routed)           0.678    15.036    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    15.160 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           1.612    16.773    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.152    16.925 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.302    17.226    L_reg/i__carry_i_11__0_n_0
    SLICE_X46Y67         LUT2 (Prop_lut2_I1_O)        0.341    17.567 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.305    17.872    L_reg/i__carry__0_i_16_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.331    18.203 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.805    19.008    L_reg/i__carry__0_i_9_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.132 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.814    19.946    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.070 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.070    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.471 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.471    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.805 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.862    21.667    L_reg/L_79f4260b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.303    21.970 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.921    23.891    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    24.015 f  L_reg/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.820    24.835    L_reg/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152    24.987 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.676    25.663    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.326    25.989 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    27.041    L_reg/i__carry_i_12_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124    27.165 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.165    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.715 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.715    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.829 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.829    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.943 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.943    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.165 f  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.987    29.152    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.299    29.451 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.171    29.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.746 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.049    30.796    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.124    30.920 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.031    31.950    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.152    32.102 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.198    33.301    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I1_O)        0.358    33.659 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.540    36.199    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.698    39.897 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.897    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.753ns  (logic 11.767ns (33.858%)  route 22.986ns (66.142%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=3 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.248     7.902    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.150     8.052 r  L_reg/L_79f4260b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.310     8.361    L_reg/L_79f4260b_remainder0__0_carry_i_19_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.689 f  L_reg/L_79f4260b_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.940     9.630    L_reg/L_79f4260b_remainder0__0_carry_i_14_n_0
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.146     9.776 f  L_reg/L_79f4260b_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.858    10.634    L_reg/L_79f4260b_remainder0__0_carry_i_11__0_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.354    10.988 r  L_reg/L_79f4260b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.863    11.851    L_reg/L_79f4260b_remainder0__0_carry_i_9_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.179 r  L_reg/L_79f4260b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.179    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.729 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.992    14.055    L_reg/L_79f4260b_remainder0[5]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.303    14.358 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=3, routed)           0.678    15.036    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    15.160 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           1.612    16.773    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.152    16.925 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.302    17.226    L_reg/i__carry_i_11__0_n_0
    SLICE_X46Y67         LUT2 (Prop_lut2_I1_O)        0.341    17.567 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.305    17.872    L_reg/i__carry__0_i_16_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.331    18.203 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.805    19.008    L_reg/i__carry__0_i_9_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.132 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.814    19.946    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.070 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.070    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.471 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.471    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.805 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.862    21.667    L_reg/L_79f4260b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.303    21.970 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.921    23.891    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    24.015 f  L_reg/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.820    24.835    L_reg/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152    24.987 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.676    25.663    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.326    25.989 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    27.041    L_reg/i__carry_i_12_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124    27.165 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.165    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.715 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.715    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.829 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.829    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.943 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.943    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.165 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.987    29.152    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.299    29.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.171    29.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.746 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.049    30.796    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.124    30.920 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.031    31.950    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.152    32.102 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.766    32.869    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I3_O)        0.361    33.230 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.924    36.153    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    39.889 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.889    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.346ns  (logic 11.525ns (33.555%)  route 22.821ns (66.445%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=3 LUT4=7 LUT5=5 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.552     5.136    L_reg/clk_IBUF_BUFG
    SLICE_X42Y89         FDRE                                         r  L_reg/D_registers_q_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     5.654 r  L_reg/D_registers_q_reg[2][9]/Q
                         net (fo=18, routed)          2.248     7.902    L_reg/D_registers_q_reg[2][11]_0[9]
    SLICE_X42Y68         LUT3 (Prop_lut3_I1_O)        0.150     8.052 r  L_reg/L_79f4260b_remainder0__0_carry_i_19/O
                         net (fo=1, routed)           0.310     8.361    L_reg/L_79f4260b_remainder0__0_carry_i_19_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I5_O)        0.328     8.689 f  L_reg/L_79f4260b_remainder0__0_carry_i_14/O
                         net (fo=2, routed)           0.940     9.630    L_reg/L_79f4260b_remainder0__0_carry_i_14_n_0
    SLICE_X46Y69         LUT2 (Prop_lut2_I0_O)        0.146     9.776 f  L_reg/L_79f4260b_remainder0__0_carry_i_11__0/O
                         net (fo=6, routed)           0.858    10.634    L_reg/L_79f4260b_remainder0__0_carry_i_11__0_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I0_O)        0.354    10.988 r  L_reg/L_79f4260b_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.863    11.851    L_reg/L_79f4260b_remainder0__0_carry_i_9_n_0
    SLICE_X44Y67         LUT4 (Prop_lut4_I2_O)        0.328    12.179 r  L_reg/L_79f4260b_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.179    aseg_driver/decimal_renderer/i__carry_i_6__4[1]
    SLICE_X44Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.729 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.729    aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.063 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry__0/O[1]
                         net (fo=5, routed)           0.992    14.055    L_reg/L_79f4260b_remainder0[5]
    SLICE_X42Y68         LUT5 (Prop_lut5_I2_O)        0.303    14.358 r  L_reg/i__carry__0_i_21__0/O
                         net (fo=3, routed)           0.678    15.036    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X43Y68         LUT6 (Prop_lut6_I4_O)        0.124    15.160 f  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           1.612    16.773    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I1_O)        0.152    16.925 r  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.302    17.226    L_reg/i__carry_i_11__0_n_0
    SLICE_X46Y67         LUT2 (Prop_lut2_I1_O)        0.341    17.567 r  L_reg/i__carry__0_i_16/O
                         net (fo=2, routed)           0.305    17.872    L_reg/i__carry__0_i_16_n_0
    SLICE_X46Y67         LUT3 (Prop_lut3_I2_O)        0.331    18.203 f  L_reg/i__carry__0_i_9/O
                         net (fo=2, routed)           0.805    19.008    L_reg/i__carry__0_i_9_n_0
    SLICE_X46Y68         LUT4 (Prop_lut4_I3_O)        0.124    19.132 r  L_reg/i__carry__0_i_1/O
                         net (fo=2, routed)           0.814    19.946    L_reg/D_registers_q_reg[2][8]_0[3]
    SLICE_X45Y68         LUT6 (Prop_lut6_I5_O)        0.124    20.070 r  L_reg/i__carry__0_i_5__3/O
                         net (fo=1, routed)           0.000    20.070    aseg_driver/decimal_renderer/i__carry__0_i_6__4_0[3]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.471 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.471    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.805 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.862    21.667    L_reg/L_79f4260b_remainder0_inferred__1/i__carry__2[1]
    SLICE_X45Y66         LUT5 (Prop_lut5_I1_O)        0.303    21.970 r  L_reg/i__carry__0_i_18/O
                         net (fo=13, routed)          1.921    23.891    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X50Y65         LUT6 (Prop_lut6_I1_O)        0.124    24.015 f  L_reg/aseg_OBUF[10]_inst_i_27/O
                         net (fo=2, routed)           0.820    24.835    L_reg/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X48Y65         LUT4 (Prop_lut4_I3_O)        0.152    24.987 f  L_reg/aseg_OBUF[10]_inst_i_11/O
                         net (fo=2, routed)           0.676    25.663    L_reg/aseg_OBUF[10]_inst_i_11_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I0_O)        0.326    25.989 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           1.052    27.041    L_reg/i__carry_i_12_n_0
    SLICE_X47Y64         LUT4 (Prop_lut4_I0_O)        0.124    27.165 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    27.165    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_0[1]
    SLICE_X47Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.715 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.715    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.829 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.829    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.943 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.943    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X47Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.165 r  aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.987    29.152    aseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.299    29.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.171    29.622    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_39_n_0
    SLICE_X46Y65         LUT5 (Prop_lut5_I4_O)        0.124    29.746 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_28/O
                         net (fo=3, routed)           1.049    30.796    L_reg/aseg_OBUF[10]_inst_i_7_0
    SLICE_X49Y64         LUT4 (Prop_lut4_I2_O)        0.124    30.920 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           1.031    31.950    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X49Y64         LUT5 (Prop_lut5_I4_O)        0.152    32.102 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.766    32.869    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X52Y63         LUT4 (Prop_lut4_I2_O)        0.332    33.201 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.759    35.959    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    39.482 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.482    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.056ns  (logic 10.778ns (31.647%)  route 23.278ns (68.353%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.206     6.799    L_reg/Q[7]
    SLICE_X42Y88         LUT3 (Prop_lut3_I2_O)        0.124     6.923 r  L_reg/L_79f4260b_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           1.217     8.140    L_reg/L_79f4260b_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.264 r  L_reg/L_79f4260b_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           1.267     9.531    L_reg/L_79f4260b_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.655 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.886    10.541    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X40Y86         LUT4 (Prop_lut4_I2_O)        0.152    10.693 r  L_reg/L_79f4260b_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.216    11.909    L_reg/L_79f4260b_remainder0__0_carry_i_9__1_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I2_O)        0.326    12.235 r  L_reg/L_79f4260b_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.235    timerseg_driver/decimal_renderer/i__carry__0_i_26_0[1]
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.785    timerseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.098 f  timerseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.982    14.081    L_reg/L_79f4260b_remainder0_3[7]
    SLICE_X39Y90         LUT5 (Prop_lut5_I1_O)        0.306    14.387 f  L_reg/i__carry__0_i_20__2/O
                         net (fo=7, routed)           0.859    15.246    L_reg/i__carry__0_i_20__2_n_0
    SLICE_X42Y90         LUT4 (Prop_lut4_I0_O)        0.150    15.396 f  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           0.986    16.382    L_reg/i__carry__0_i_24_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.328    16.710 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=3, routed)           0.961    17.671    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150    17.821 r  L_reg/i__carry__0_i_16__2/O
                         net (fo=2, routed)           0.824    18.645    L_reg/i__carry__0_i_16__2_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.351    18.996 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.596    19.592    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.332    19.924 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.276    20.200    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.124    20.324 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.496    20.820    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.327 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.327    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.441    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.680 f  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.799    L_reg/L_79f4260b_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X36Y88         LUT5 (Prop_lut5_I4_O)        0.302    23.101 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           0.842    23.943    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.124    24.067 f  L_reg/i__carry__0_i_11__2/O
                         net (fo=9, routed)           0.887    24.954    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.078 r  L_reg/i__carry_i_21__3/O
                         net (fo=1, routed)           0.941    26.019    L_reg/i__carry_i_21__3_n_0
    SLICE_X36Y86         LUT4 (Prop_lut4_I1_O)        0.124    26.143 r  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.885    27.027    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.151 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    27.151    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_1[0]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.683 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.683    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.797 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.797    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.019 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.962    28.981    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y86         LUT6 (Prop_lut6_I3_O)        0.299    29.280 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.158    29.438    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.124    29.562 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.950    30.513    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    30.637 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.862    31.498    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124    31.622 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.998    32.620    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y86         LUT6 (Prop_lut6_I5_O)        0.124    32.744 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.902    35.646    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    39.193 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.193    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.030ns  (logic 10.754ns (31.601%)  route 23.276ns (68.399%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.206     6.799    L_reg/Q[7]
    SLICE_X42Y88         LUT3 (Prop_lut3_I2_O)        0.124     6.923 r  L_reg/L_79f4260b_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           1.217     8.140    L_reg/L_79f4260b_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.264 r  L_reg/L_79f4260b_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           1.267     9.531    L_reg/L_79f4260b_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.655 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.886    10.541    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X40Y86         LUT4 (Prop_lut4_I2_O)        0.152    10.693 r  L_reg/L_79f4260b_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.216    11.909    L_reg/L_79f4260b_remainder0__0_carry_i_9__1_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I2_O)        0.326    12.235 r  L_reg/L_79f4260b_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.235    timerseg_driver/decimal_renderer/i__carry__0_i_26_0[1]
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.785    timerseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.098 f  timerseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.982    14.081    L_reg/L_79f4260b_remainder0_3[7]
    SLICE_X39Y90         LUT5 (Prop_lut5_I1_O)        0.306    14.387 f  L_reg/i__carry__0_i_20__2/O
                         net (fo=7, routed)           0.859    15.246    L_reg/i__carry__0_i_20__2_n_0
    SLICE_X42Y90         LUT4 (Prop_lut4_I0_O)        0.150    15.396 f  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           0.986    16.382    L_reg/i__carry__0_i_24_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.328    16.710 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=3, routed)           0.961    17.671    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150    17.821 r  L_reg/i__carry__0_i_16__2/O
                         net (fo=2, routed)           0.824    18.645    L_reg/i__carry__0_i_16__2_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.351    18.996 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.596    19.592    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.332    19.924 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.276    20.200    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.124    20.324 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.496    20.820    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.327 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.327    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.441    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.680 f  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.799    L_reg/L_79f4260b_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X36Y88         LUT5 (Prop_lut5_I4_O)        0.302    23.101 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           0.842    23.943    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.124    24.067 f  L_reg/i__carry__0_i_11__2/O
                         net (fo=9, routed)           0.887    24.954    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.078 r  L_reg/i__carry_i_21__3/O
                         net (fo=1, routed)           0.941    26.019    L_reg/i__carry_i_21__3_n_0
    SLICE_X36Y86         LUT4 (Prop_lut4_I1_O)        0.124    26.143 r  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.885    27.027    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.151 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    27.151    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_1[0]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.683 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.683    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.797 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.797    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.019 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.962    28.981    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y86         LUT6 (Prop_lut6_I3_O)        0.299    29.280 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.158    29.438    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.124    29.562 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.950    30.513    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    30.637 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.607    31.244    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X34Y86         LUT6 (Prop_lut6_I1_O)        0.124    31.368 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.311    32.679    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I4_O)        0.124    32.803 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.842    35.644    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    39.167 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.167    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.028ns  (logic 10.810ns (31.769%)  route 23.217ns (68.231%))
  Logic Levels:           31  (CARRY4=8 LUT2=2 LUT3=1 LUT4=7 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.553     5.137    L_reg/clk_IBUF_BUFG
    SLICE_X45Y89         FDRE                                         r  L_reg/D_registers_q_reg[6][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  L_reg/D_registers_q_reg[6][7]/Q
                         net (fo=19, routed)          1.206     6.799    L_reg/Q[7]
    SLICE_X42Y88         LUT3 (Prop_lut3_I2_O)        0.124     6.923 r  L_reg/L_79f4260b_remainder0__0_carry__1_i_9__1/O
                         net (fo=3, routed)           1.217     8.140    L_reg/L_79f4260b_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.124     8.264 r  L_reg/L_79f4260b_remainder0__0_carry__1_i_6__1/O
                         net (fo=4, routed)           1.267     9.531    L_reg/L_79f4260b_remainder0__0_carry__1_i_6__1_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.655 f  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           0.886    10.541    L_reg/D_registers_q_reg[6][7]_0
    SLICE_X40Y86         LUT4 (Prop_lut4_I2_O)        0.152    10.693 r  L_reg/L_79f4260b_remainder0__0_carry_i_9__1/O
                         net (fo=4, routed)           1.216    11.909    L_reg/L_79f4260b_remainder0__0_carry_i_9__1_n_0
    SLICE_X41Y88         LUT4 (Prop_lut4_I2_O)        0.326    12.235 r  L_reg/L_79f4260b_remainder0__0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    12.235    timerseg_driver/decimal_renderer/i__carry__0_i_26_0[1]
    SLICE_X41Y88         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.785 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.785    timerseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry_n_0
    SLICE_X41Y89         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.098 f  timerseg_driver/decimal_renderer/L_79f4260b_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.982    14.081    L_reg/L_79f4260b_remainder0_3[7]
    SLICE_X39Y90         LUT5 (Prop_lut5_I1_O)        0.306    14.387 f  L_reg/i__carry__0_i_20__2/O
                         net (fo=7, routed)           0.859    15.246    L_reg/i__carry__0_i_20__2_n_0
    SLICE_X42Y90         LUT4 (Prop_lut4_I0_O)        0.150    15.396 f  L_reg/i__carry__0_i_24/O
                         net (fo=8, routed)           0.986    16.382    L_reg/i__carry__0_i_24_n_0
    SLICE_X42Y89         LUT5 (Prop_lut5_I0_O)        0.328    16.710 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=3, routed)           0.961    17.671    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X40Y91         LUT4 (Prop_lut4_I0_O)        0.150    17.821 r  L_reg/i__carry__0_i_16__2/O
                         net (fo=2, routed)           0.824    18.645    L_reg/i__carry__0_i_16__2_n_0
    SLICE_X39Y89         LUT2 (Prop_lut2_I1_O)        0.351    18.996 f  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.596    19.592    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X39Y88         LUT4 (Prop_lut4_I3_O)        0.332    19.924 f  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.276    20.200    L_reg/i__carry_i_11__3_n_0
    SLICE_X39Y88         LUT2 (Prop_lut2_I1_O)        0.124    20.324 r  L_reg/i__carry_i_3__4/O
                         net (fo=1, routed)           0.496    20.820    timerseg_driver/decimal_renderer/i__carry_i_10__4[0]
    SLICE_X40Y88         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    21.327 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.327    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry_n_0
    SLICE_X40Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.441 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.441    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.680 f  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           1.119    22.799    L_reg/L_79f4260b_remainder0_inferred__1/i__carry__2_1[2]
    SLICE_X36Y88         LUT5 (Prop_lut5_I4_O)        0.302    23.101 f  L_reg/i__carry__0_i_19__2/O
                         net (fo=5, routed)           0.842    23.943    L_reg/i__carry__0_i_19__2_n_0
    SLICE_X38Y87         LUT5 (Prop_lut5_I4_O)        0.124    24.067 f  L_reg/i__carry__0_i_11__2/O
                         net (fo=9, routed)           0.887    24.954    L_reg/i__carry__0_i_11__2_n_0
    SLICE_X36Y87         LUT6 (Prop_lut6_I2_O)        0.124    25.078 r  L_reg/i__carry_i_21__3/O
                         net (fo=1, routed)           0.941    26.019    L_reg/i__carry_i_21__3_n_0
    SLICE_X36Y86         LUT4 (Prop_lut4_I1_O)        0.124    26.143 r  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.885    27.027    L_reg/i__carry_i_13__3_n_0
    SLICE_X37Y86         LUT4 (Prop_lut4_I0_O)        0.124    27.151 r  L_reg/i__carry__0_i_8__1/O
                         net (fo=1, routed)           0.000    27.151    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_1[0]
    SLICE_X37Y86         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.683 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.683    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.797 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.797    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.019 r  timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.962    28.981    timerseg_driver/decimal_renderer/L_79f4260b_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y86         LUT6 (Prop_lut6_I3_O)        0.299    29.280 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.158    29.438    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y86         LUT5 (Prop_lut5_I4_O)        0.124    29.562 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32/O
                         net (fo=2, routed)           0.950    30.513    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_32_n_0
    SLICE_X35Y85         LUT6 (Prop_lut6_I0_O)        0.124    30.637 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=2, routed)           0.862    31.498    L_reg/timerseg_OBUF[3]_inst_i_1_2
    SLICE_X34Y85         LUT6 (Prop_lut6_I3_O)        0.124    31.622 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.040    32.663    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I3_O)        0.124    32.787 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.799    35.585    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    39.165 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.165    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.396ns (71.968%)  route 0.544ns (28.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.588     1.532    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y66         FDPE (Prop_fdpe_C_Q)         0.164     1.696 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.544     2.240    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.472 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.472    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.456ns (69.969%)  route 0.625ns (30.031%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y56         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.132     1.797    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X62Y56         LUT6 (Prop_lut6_I5_O)        0.098     1.895 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.493     2.388    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.618 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.618    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.143ns  (logic 1.396ns (65.130%)  route 0.747ns (34.870%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.558     1.502    display/clk_IBUF_BUFG
    SLICE_X56Y80         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.747     2.413    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.645 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.645    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.184ns  (logic 1.392ns (63.735%)  route 0.792ns (36.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.792     2.459    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.686 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.686    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.245ns  (logic 1.406ns (62.621%)  route 0.839ns (37.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.839     2.506    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.748 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.748    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.270ns  (logic 1.409ns (62.044%)  route 0.862ns (37.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X56Y81         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.862     2.528    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.773 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.773    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_806820329[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.612ns  (logic 1.619ns (35.099%)  route 2.993ns (64.901%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.258     3.753    forLoop_idx_0_806820329[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.877 r  forLoop_idx_0_806820329[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.735     4.612    forLoop_idx_0_806820329[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y60         SRLC32E                                      r  forLoop_idx_0_806820329[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.441     4.845    forLoop_idx_0_806820329[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y60         SRLC32E                                      r  forLoop_idx_0_806820329[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.878ns  (logic 1.628ns (41.980%)  route 2.250ns (58.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.215    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.339 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.878    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.878ns  (logic 1.628ns (41.980%)  route 2.250ns (58.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.215    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.339 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.878    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.878ns  (logic 1.628ns (41.980%)  route 2.250ns (58.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.215    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.339 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.878    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.878ns  (logic 1.628ns (41.980%)  route 2.250ns (58.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.215    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.339 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.878    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.878ns  (logic 1.628ns (41.980%)  route 2.250ns (58.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.906ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.712     3.215    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.124     3.339 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.878    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.502     4.906    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_806820329[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.856ns  (logic 1.625ns (42.131%)  route 2.232ns (57.869%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.670     3.170    forLoop_idx_0_806820329[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.294 r  forLoop_idx_0_806820329[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.562     3.856    forLoop_idx_0_806820329[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_806820329[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.492     4.896    forLoop_idx_0_806820329[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_806820329[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.856ns  (logic 1.622ns (42.077%)  route 2.234ns (57.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.903     3.402    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.526 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.330     3.856    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.752ns  (logic 1.611ns (42.937%)  route 2.141ns (57.063%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.611     3.098    forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.222 r  forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.530     3.752    forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.507     4.911    forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_806820329[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.690ns  (logic 1.617ns (43.832%)  route 2.073ns (56.168%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.535     3.028    forLoop_idx_0_806820329[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y68         LUT1 (Prop_lut1_I0_O)        0.124     3.152 r  forLoop_idx_0_806820329[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.538     3.690    forLoop_idx_0_806820329[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y60         SRLC32E                                      r  forLoop_idx_0_806820329[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         1.441     4.845    forLoop_idx_0_806820329[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y60         SRLC32E                                      r  forLoop_idx_0_806820329[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1035710858[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.307ns (31.031%)  route 0.682ns (68.969%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.564     0.826    forLoop_idx_0_1035710858[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.871 r  forLoop_idx_0_1035710858[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.119     0.989    forLoop_idx_0_1035710858[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1035710858[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     2.050    forLoop_idx_0_1035710858[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1035710858[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_806820329[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.304ns (28.191%)  route 0.774ns (71.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.551     0.809    forLoop_idx_0_806820329[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.045     0.854 r  forLoop_idx_0_806820329[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.223     1.077    forLoop_idx_0_806820329[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_806820329[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.847     2.037    forLoop_idx_0_806820329[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_806820329[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.300ns (27.377%)  route 0.795ns (72.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.617     0.872    forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.917 r  forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.178     1.094    forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.860     2.050    forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1035710858[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_806820329[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.306ns (26.485%)  route 0.850ns (73.515%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.649     0.910    forLoop_idx_0_806820329[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y68         LUT1 (Prop_lut1_I0_O)        0.045     0.955 r  forLoop_idx_0_806820329[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.201     1.156    forLoop_idx_0_806820329[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X56Y60         SRLC32E                                      r  forLoop_idx_0_806820329[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.832     2.022    forLoop_idx_0_806820329[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y60         SRLC32E                                      r  forLoop_idx_0_806820329[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.316ns (26.855%)  route 0.862ns (73.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.950    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.995 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.178    reset_cond/M_reset_cond_in
    SLICE_X65Y66         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y66         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.316ns (26.855%)  route 0.862ns (73.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.950    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.995 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.178    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.316ns (26.855%)  route 0.862ns (73.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.950    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.995 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.178    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.316ns (26.855%)  route 0.862ns (73.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.950    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.995 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.178    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.316ns (26.855%)  route 0.862ns (73.145%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.679     0.950    reset_cond/butt_reset_IBUF
    SLICE_X64Y66         LUT1 (Prop_lut1_I0_O)        0.045     0.995 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.178    reset_cond/M_reset_cond_in
    SLICE_X64Y66         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.856     2.046    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y66         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.189ns  (logic 0.311ns (26.177%)  route 0.878ns (73.823%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.768     1.035    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     1.080 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.109     1.189    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=414, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





