
*** Running vivado
    with args -log exp4_2_board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source exp4_2_board.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source exp4_2_board.tcl -notrace
Command: synth_design -top exp4_2_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13368
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'exp4_2_board' [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/clock.v:33]
INFO: [Synth 8-6157] synthesizing module 'mux3_1' [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/mux3_1.v:21]
INFO: [Synth 8-6155] done synthesizing module 'mux3_1' (0#1) [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/mux3_1.v:21]
INFO: [Synth 8-6157] synthesizing module 'bcd7seg' [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/bcd7seg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'bcd7seg' (0#1) [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/bcd7seg.v:22]
WARNING: [Synth 8-689] width (7) of port connection 'h' does not match port width (8) of module 'bcd7seg' [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/clock.v:86]
WARNING: [Synth 8-689] width (7) of port connection 'h' does not match port width (8) of module 'bcd7seg' [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/clock.v:87]
WARNING: [Synth 8-689] width (7) of port connection 'h' does not match port width (8) of module 'bcd7seg' [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/clock.v:88]
WARNING: [Synth 8-689] width (7) of port connection 'h' does not match port width (8) of module 'bcd7seg' [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/clock.v:89]
WARNING: [Synth 8-689] width (7) of port connection 'h' does not match port width (8) of module 'bcd7seg' [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/clock.v:90]
WARNING: [Synth 8-689] width (7) of port connection 'h' does not match port width (8) of module 'bcd7seg' [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/clock.v:91]
INFO: [Synth 8-6155] done synthesizing module 'exp4_2_board' (0#1) [G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.srcs/sources_1/new/clock.v:33]
WARNING: [Synth 8-7129] Port key[3] in module mux3_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[9] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[8] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[7] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[6] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[5] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[4] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[3] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[2] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[1] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLOCK2_50 in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLOCK3_50 in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLOCK4_50 in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module exp4_2_board is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 18    
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 24    
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 139   
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 160   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port LEDR[9] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[8] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[7] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[6] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[5] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[4] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[3] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[2] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port LEDR[1] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLOCK2_50 in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLOCK3_50 in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLOCK4_50 in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port KEY[3] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[7] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[6] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[5] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module exp4_2_board is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module exp4_2_board is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |    10|
|4     |LUT2   |     3|
|5     |LUT3   |     8|
|6     |LUT4   |    87|
|7     |LUT5   |    58|
|8     |LUT6   |    70|
|9     |FDRE   |   161|
|10    |IBUF   |     8|
|11    |OBUF   |    43|
|12    |OBUFT  |     9|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |   474|
|2     |  b1     |bcd7seg   |     6|
|3     |  b2     |bcd7seg_0 |     6|
|4     |  b3     |bcd7seg_1 |     6|
|5     |  b4     |bcd7seg_2 |     6|
|6     |  b5     |bcd7seg_3 |     6|
|7     |  b6     |bcd7seg_4 |     6|
|8     |  m      |mux3_1    |   377|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.898 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 45 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.898 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1635.898 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1635.898 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1635.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 659897bf
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1635.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Root/Core/Digital_Logic_Experiments/lab04_expand/lab04_expand.runs/synth_1/exp4_2_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file exp4_2_board_utilization_synth.rpt -pb exp4_2_board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 16:50:18 2023...
