Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Oct 10 16:07:38 2024
| Host              : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_timing_summary -max_paths 10 -file u96_v2_pop_ropuf_wrapper_timing_summary_routed.rpt -pb u96_v2_pop_ropuf_wrapper_timing_summary_routed.pb -rpx u96_v2_pop_ropuf_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : u96_v2_pop_ropuf_wrapper
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.29 08-03-2020
| Temperature Grade : I
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (168)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (257)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (168)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg1_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg1_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg1_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg1_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg1_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg1_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg1_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (257)
-----------------------
 There are 257 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.166        0.000                      0                37399        0.010        0.000                      0                37399        3.500        0.000                       0                 14219  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)           Period(ns)      Frequency(MHz)
-----     ------------           ----------      --------------
clk_pl_0  {0.000 5.000}          10.000          100.000         
clk_pl_1  {0.000 1000.000}       2000.000        0.500           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            4.063        0.000                      0                36182        0.010        0.000                      0                36182        3.500        0.000                       0                 14057  
clk_pl_1         1992.615        0.000                      0                  303        0.011        0.000                      0                  303      999.725        0.000                       0                   162  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_pl_1      clk_pl_0            1.227        0.000                      0                   32        0.070        0.000                      0                   32  
clk_pl_0      clk_pl_1            1.368        0.000                      0                   13        0.323        0.000                      0                   13  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.057        0.000                      0                  768        0.183        0.000                      0                  768  
**async_default**  clk_pl_0           clk_pl_1                 1.166        0.000                      0                  128        0.177        0.000                      0                  128  
**async_default**  clk_pl_1           clk_pl_1              1996.464        0.000                      0                   18        0.145        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        4.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.679ns  (logic 0.241ns (4.244%)  route 5.438ns (95.756%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.690ns = ( 11.690 - 10.000 ) 
    Source Clock Delay      (SCD):    1.956ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.523ns (routing 0.558ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749     1.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         5.390     7.442    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X11Y45         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.063     7.505 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[0]_i_2/O
                         net (fo=1, routed)           0.010     7.515    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[0]_i_2_n_0
    SLICE_X11Y45         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     7.597 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.038     7.635    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[0]
    SLICE_X11Y45         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.523    11.690    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X11Y45         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.157    11.847    
                         clock uncertainty           -0.176    11.671    
    SLICE_X11Y45         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027    11.698    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.698    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  4.063    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.547ns (30.168%)  route 3.581ns (69.832%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 11.680 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.616ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.558ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.675     1.882    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      0.582     2.464 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           0.409     2.873    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[44]
    SLICE_X0Y43          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     2.989 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[8]_i_8/O
                         net (fo=2, routed)           0.172     3.161    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_5
    SLICE_X0Y44          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.261 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0/O
                         net (fo=13, routed)          0.835     4.096    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0_n_0
    SLICE_X12Y78         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.159 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[58]_i_1__0/O
                         net (fo=22, routed)          0.645     4.804    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[2]
    SLICE_X1Y79          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.978 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0/O
                         net (fo=1, routed)           0.185     5.163    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0_n_0
    SLICE_X1Y79          LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     5.340 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0/O
                         net (fo=1, routed)           0.137     5.477    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0_n_0
    SLICE_X1Y79          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     5.656 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=1, routed)           0.155     5.811    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5
    SLICE_X2Y78          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.927 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.616     6.543    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X12Y78         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     6.583 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_2/O
                         net (fo=9, routed)           0.427     7.010    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_1
    SLICE_X13Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.513    11.680    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X13Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.103    11.783    
                         clock uncertainty           -0.176    11.607    
    SLICE_X13Y77         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.564    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                         11.564    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.554ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.129ns  (logic 1.547ns (30.162%)  route 3.582ns (69.838%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.680ns = ( 11.680 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.616ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.558ns, distribution 0.955ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.675     1.882    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      0.582     2.464 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           0.409     2.873    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[44]
    SLICE_X0Y43          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     2.989 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[8]_i_8/O
                         net (fo=2, routed)           0.172     3.161    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_5
    SLICE_X0Y44          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.261 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0/O
                         net (fo=13, routed)          0.835     4.096    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0_n_0
    SLICE_X12Y78         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.159 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[58]_i_1__0/O
                         net (fo=22, routed)          0.645     4.804    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[2]
    SLICE_X1Y79          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.978 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0/O
                         net (fo=1, routed)           0.185     5.163    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0_n_0
    SLICE_X1Y79          LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     5.340 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0/O
                         net (fo=1, routed)           0.137     5.477    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0_n_0
    SLICE_X1Y79          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     5.656 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=1, routed)           0.155     5.811    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5
    SLICE_X2Y78          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.927 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.616     6.543    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X12Y78         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     6.583 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_2/O
                         net (fo=9, routed)           0.428     7.011    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_1
    SLICE_X13Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.513    11.680    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X13Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[7]/C
                         clock pessimism              0.103    11.783    
                         clock uncertainty           -0.176    11.607    
    SLICE_X13Y77         FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.042    11.565    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[7]
  -------------------------------------------------------------------
                         required time                         11.565    
                         arrival time                          -7.011    
  -------------------------------------------------------------------
                         slack                                  4.554    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.088ns  (logic 1.570ns (30.857%)  route 3.518ns (69.143%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 11.677 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.616ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.558ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.675     1.882    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      0.582     2.464 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           0.409     2.873    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[44]
    SLICE_X0Y43          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     2.989 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[8]_i_8/O
                         net (fo=2, routed)           0.172     3.161    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_5
    SLICE_X0Y44          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.261 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0/O
                         net (fo=13, routed)          0.835     4.096    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0_n_0
    SLICE_X12Y78         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.159 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[58]_i_1__0/O
                         net (fo=22, routed)          0.645     4.804    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[2]
    SLICE_X1Y79          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.978 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0/O
                         net (fo=1, routed)           0.185     5.163    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0_n_0
    SLICE_X1Y79          LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     5.340 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0/O
                         net (fo=1, routed)           0.137     5.477    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0_n_0
    SLICE_X1Y79          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     5.656 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=1, routed)           0.155     5.811    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5
    SLICE_X2Y78          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.927 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.567     6.494    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X13Y77         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     6.557 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1/O
                         net (fo=9, routed)           0.413     6.970    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X12Y78         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.510    11.677    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X12Y78         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.103    11.780    
                         clock uncertainty           -0.176    11.604    
    SLICE_X12Y78         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.072    11.532    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         11.532    
                         arrival time                          -6.970    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[69]
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.683ns (15.965%)  route 3.595ns (84.035%))
  Logic Levels:           5  (LUT4=3 LUT5=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.645ns = ( 11.645 - 10.000 ) 
    Source Clock Delay      (SCD):    1.972ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.765ns (routing 0.616ns, distribution 1.149ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.558ns, distribution 0.920ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.765     1.972    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X11Y56         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.071 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[6]/Q
                         net (fo=5, routed)           0.117     2.188    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[11]_0[6]
    SLICE_X11Y56         LUT4 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.164     2.352 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_5/O
                         net (fo=2, routed)           0.197     2.549    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_5_n_0
    SLICE_X11Y56         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.098     2.647 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rvalid[0]_INST_0_i_3/O
                         net (fo=11, routed)          0.263     2.910    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select[2]
    SLICE_X11Y56         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     3.023 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_11/O
                         net (fo=147, routed)         1.784     4.807    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rid[15]_INST_0_i_11_n_0
    SLICE_X24Y29         LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.062     4.869 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[69]_INST_0_i_2/O
                         net (fo=1, routed)           0.346     5.215    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[69]_INST_0_i_2_n_0
    SLICE_X21Y32         LUT5 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.147     5.362 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rdata[69]_INST_0/O
                         net (fo=1, routed)           0.888     6.250    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/maxigp0_rdata[69]
    PS8_X0Y0             PS8                                          r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0RDATA[69]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.478    11.645    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                         clock pessimism              0.157    11.802    
                         clock uncertainty           -0.176    11.626    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP0ACLK_MAXIGP0RDATA[69])
                                                     -0.788    10.838    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i
  -------------------------------------------------------------------
                         required time                         10.838    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.570ns (31.015%)  route 3.492ns (68.985%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 11.688 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.616ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.558ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.675     1.882    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      0.582     2.464 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           0.409     2.873    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[44]
    SLICE_X0Y43          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     2.989 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[8]_i_8/O
                         net (fo=2, routed)           0.172     3.161    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_5
    SLICE_X0Y44          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.261 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0/O
                         net (fo=13, routed)          0.835     4.096    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0_n_0
    SLICE_X12Y78         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.159 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[58]_i_1__0/O
                         net (fo=22, routed)          0.645     4.804    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[2]
    SLICE_X1Y79          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.978 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0/O
                         net (fo=1, routed)           0.185     5.163    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0_n_0
    SLICE_X1Y79          LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     5.340 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0/O
                         net (fo=1, routed)           0.137     5.477    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0_n_0
    SLICE_X1Y79          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     5.656 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=1, routed)           0.155     5.811    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5
    SLICE_X2Y78          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.927 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.567     6.494    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X13Y77         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     6.557 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1/O
                         net (fo=9, routed)           0.387     6.944    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X14Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.521    11.688    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X14Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.103    11.791    
                         clock uncertainty           -0.176    11.615    
    SLICE_X14Y77         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.072    11.543    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.599ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 1.570ns (31.015%)  route 3.492ns (68.985%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 11.688 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.616ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.558ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.675     1.882    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      0.582     2.464 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           0.409     2.873    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[44]
    SLICE_X0Y43          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     2.989 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[8]_i_8/O
                         net (fo=2, routed)           0.172     3.161    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_5
    SLICE_X0Y44          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.261 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0/O
                         net (fo=13, routed)          0.835     4.096    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0_n_0
    SLICE_X12Y78         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.159 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[58]_i_1__0/O
                         net (fo=22, routed)          0.645     4.804    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[2]
    SLICE_X1Y79          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.978 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0/O
                         net (fo=1, routed)           0.185     5.163    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0_n_0
    SLICE_X1Y79          LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     5.340 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0/O
                         net (fo=1, routed)           0.137     5.477    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0_n_0
    SLICE_X1Y79          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     5.656 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=1, routed)           0.155     5.811    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5
    SLICE_X2Y78          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.927 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.567     6.494    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X13Y77         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.063     6.557 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1/O
                         net (fo=9, routed)           0.387     6.944    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X14Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.521    11.688    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X14Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.103    11.791    
                         clock uncertainty           -0.176    11.615    
    SLICE_X14Y77         FDRE (Setup_EFF2_SLICEM_C_R)
                                                     -0.072    11.543    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.543    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                  4.599    

Slack (MET) :             4.621ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.060ns  (logic 1.547ns (30.573%)  route 3.513ns (69.427%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 11.679 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.616ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.558ns, distribution 0.954ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.675     1.882    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      0.582     2.464 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           0.409     2.873    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[44]
    SLICE_X0Y43          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     2.989 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[8]_i_8/O
                         net (fo=2, routed)           0.172     3.161    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_5
    SLICE_X0Y44          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.261 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0/O
                         net (fo=13, routed)          0.835     4.096    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0_n_0
    SLICE_X12Y78         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.159 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[58]_i_1__0/O
                         net (fo=22, routed)          0.645     4.804    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[2]
    SLICE_X1Y79          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.978 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0/O
                         net (fo=1, routed)           0.185     5.163    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0_n_0
    SLICE_X1Y79          LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     5.340 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0/O
                         net (fo=1, routed)           0.137     5.477    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0_n_0
    SLICE_X1Y79          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     5.656 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=1, routed)           0.155     5.811    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5
    SLICE_X2Y78          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.927 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.616     6.543    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X12Y78         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     6.583 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_2/O
                         net (fo=9, routed)           0.359     6.942    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_1
    SLICE_X13Y78         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.512    11.679    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X13Y78         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]/C
                         clock pessimism              0.103    11.782    
                         clock uncertainty           -0.176    11.606    
    SLICE_X13Y78         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.043    11.563    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[6]
  -------------------------------------------------------------------
                         required time                         11.563    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  4.621    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.547ns (30.646%)  route 3.501ns (69.354%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 11.688 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.616ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.558ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.675     1.882    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      0.582     2.464 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           0.409     2.873    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[44]
    SLICE_X0Y43          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     2.989 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[8]_i_8/O
                         net (fo=2, routed)           0.172     3.161    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_5
    SLICE_X0Y44          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.261 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0/O
                         net (fo=13, routed)          0.835     4.096    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0_n_0
    SLICE_X12Y78         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.159 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[58]_i_1__0/O
                         net (fo=22, routed)          0.645     4.804    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[2]
    SLICE_X1Y79          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.978 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0/O
                         net (fo=1, routed)           0.185     5.163    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0_n_0
    SLICE_X1Y79          LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     5.340 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0/O
                         net (fo=1, routed)           0.137     5.477    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0_n_0
    SLICE_X1Y79          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     5.656 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=1, routed)           0.155     5.811    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5
    SLICE_X2Y78          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.927 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.616     6.543    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X12Y78         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     6.583 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_2/O
                         net (fo=9, routed)           0.347     6.930    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_1
    SLICE_X14Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.521    11.688    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X14Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.103    11.791    
                         clock uncertainty           -0.176    11.615    
    SLICE_X14Y77         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044    11.571    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         11.571    
                         arrival time                          -6.930    
  -------------------------------------------------------------------
                         slack                                  4.641    

Slack (MET) :             4.641ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.049ns  (logic 1.547ns (30.640%)  route 3.502ns (69.360%))
  Logic Levels:           8  (LUT2=1 LUT4=2 LUT6=5)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 11.688 - 10.000 ) 
    Source Clock Delay      (SCD):    1.882ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.675ns (routing 0.616ns, distribution 1.059ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.558ns, distribution 0.963ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.675     1.882    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0AWADDR[28])
                                                      0.582     2.464 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0AWADDR[28]
                         net (fo=1, routed)           0.409     2.873    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/D[44]
    SLICE_X0Y43          LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.116     2.989 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i[8]_i_8/O
                         net (fo=2, routed)           0.172     3.161    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_addr_decoder.addr_decoder_inst/gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator/sel_5
    SLICE_X0Y44          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.100     3.261 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0/O
                         net (fo=13, routed)          0.835     4.096    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[59]_i_10__0_n_0
    SLICE_X12Y78         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.063     4.159 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_multi_thread.active_target[58]_i_1__0/O
                         net (fo=22, routed)          0.645     4.804    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/st_aa_awtarget_enc[2]
    SLICE_X1Y79          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     4.978 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0/O
                         net (fo=1, routed)           0.185     5.163    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_41__0_n_0
    SLICE_X1Y79          LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.177     5.340 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0/O
                         net (fo=1, routed)           0.137     5.477    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_17__0_n_0
    SLICE_X1Y79          LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.179     5.656 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_no_arbiter.s_ready_i[0]_i_4__0/O
                         net (fo=1, routed)           0.155     5.811    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]_5
    SLICE_X2Y78          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.116     5.927 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=5, routed)           0.616     6.543    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i_reg[0]
    SLICE_X12Y78         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.040     6.583 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_2/O
                         net (fo=9, routed)           0.348     6.931    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[0]_1
    SLICE_X14Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.521    11.688    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/aclk
    SLICE_X14Y77         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.103    11.791    
                         clock uncertainty           -0.176    11.615    
    SLICE_X14Y77         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043    11.572    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                          -6.931    
  -------------------------------------------------------------------
                         slack                                  4.641    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[106].bram_wrdata_int_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[10]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.073ns (38.421%)  route 0.117ns (61.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.209ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.685ns
    Clock Pessimism Removal (CPR):    0.160ns
  Clock Net Delay (Source):      1.518ns (routing 0.558ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.847ns (routing 0.616ns, distribution 1.231ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.518     1.685    u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X2Y46          FDRE                                         r  u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[106].bram_wrdata_int_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y46          FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.073     1.758 r  u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[106].bram_wrdata_int_reg[106]/Q
                         net (fo=1, routed)           0.117     1.875    u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X0Y9          RAMB36E2                                     r  u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/DINADIN[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.847     2.054    u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E2                                     r  u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.160     1.894    
    RAMB36_X0Y9          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[10])
                                                     -0.029     1.865    u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.073ns (41.954%)  route 0.101ns (58.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.968ns
    Source Clock Delay      (SCD):    1.700ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.533ns (routing 0.558ns, distribution 0.975ns)
  Clock Net Delay (Destination): 1.761ns (routing 0.616ns, distribution 1.145ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.533     1.700    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X9Y48          FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y48          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.073     1.773 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[24]/Q
                         net (fo=8, routed)           0.101     1.874    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/m_axi_rdata[24]
    SLICE_X11Y48         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.761     1.968    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/CLK
    SLICE_X11Y48         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[56]/C
                         clock pessimism             -0.157     1.811    
    SLICE_X11Y48         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.053     1.864    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_data_inst/WORD_LANE[1].S_AXI_RDATA_II_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.070ns (30.837%)  route 0.157ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.504ns (routing 0.558ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.758ns (routing 0.616ns, distribution 1.142ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.504     1.671    u96_v2_pop_ropuf_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/s00_axi_aclk
    SLICE_X3Y42          FDRE                                         r  u96_v2_pop_ropuf_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.070     1.741 r  u96_v2_pop_ropuf_i/PWM_w_Int_1/U0/PWM_w_Int_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           0.157     1.898    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X1Y41          SRLC32E                                      r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.758     1.965    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X1Y41          SRLC32E                                      r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.157     1.808    
    SLICE_X1Y41          SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.080     1.888    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m07_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[85].axi_rdata_int_reg[85]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[85]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.071ns (37.566%)  route 0.118ns (62.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.124ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.661ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.494ns (routing 0.558ns, distribution 0.936ns)
  Clock Net Delay (Destination): 1.735ns (routing 0.616ns, distribution 1.119ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.494     1.661    u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X0Y33          FDRE                                         r  u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[85].axi_rdata_int_reg[85]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.732 r  u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[85].axi_rdata_int_reg[85]/Q
                         net (fo=2, routed)           0.118     1.850    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[85]
    SLICE_X1Y33          FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[85]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.735     1.942    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X1Y33          FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[85]/C
                         clock pessimism             -0.157     1.785    
    SLICE_X1Y33          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.840    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[85]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.071ns (41.520%)  route 0.100ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.921ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.157ns
  Clock Net Delay (Source):      1.491ns (routing 0.558ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.714ns (routing 0.616ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.491     1.658    u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X0Y31          FDRE                                         r  u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.071     1.729 r  u96_v2_pop_ropuf_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/Q
                         net (fo=2, routed)           0.100     1.829    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rdata[17]
    SLICE_X0Y29          FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.714     1.921    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X0Y29          FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]/C
                         clock pessimism             -0.157     1.764    
    SLICE_X0Y29          FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.055     1.819    u96_v2_pop_ropuf_i/ps8_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.069ns (43.125%)  route 0.091ns (56.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      1.563ns (routing 0.558ns, distribution 1.005ns)
  Clock Net Delay (Destination): 1.812ns (routing 0.616ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.563     1.730    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y46         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y46         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.069     1.799 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_ASIZE_Q_reg[2]/Q
                         net (fo=2, routed)           0.091     1.890    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/DIB0
    SLICE_X24Y46         RAMD32                                       r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.812     2.019    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X24Y46         RAMD32                                       r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB/CLK
                         clock pessimism             -0.221     1.798    
    SLICE_X24Y46         RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.082     1.880    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m06_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMB
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.069ns (41.566%)  route 0.097ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.734ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.567ns (routing 0.558ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.781ns (routing 0.616ns, distribution 1.165ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.567     1.734    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X20Y63         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y63         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     1.803 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[19]/Q
                         net (fo=1, routed)           0.097     1.900    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[19]
    SLICE_X22Y63         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.781     1.988    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X22Y63         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                         clock pessimism             -0.151     1.837    
    SLICE_X22Y63         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.053     1.890    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.070ns (27.778%)  route 0.182ns (72.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.699ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.532ns (routing 0.558ns, distribution 0.974ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.616ns, distribution 1.219ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.532     1.699    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X28Y89         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.070     1.769 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/Q
                         net (fo=6, routed)           0.182     1.951    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[1]
    SLICE_X29Y89         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.835     2.042    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y89         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.155     1.887    
    SLICE_X29Y89         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.053     1.940    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.070ns (24.476%)  route 0.216ns (75.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.496ns (routing 0.558ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.616ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.496     1.663    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y75          FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.733 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=50, routed)          0.216     1.949    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH4
    SLICE_X1Y75          RAMD32                                       r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.787     1.994    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X1Y75          RAMD32                                       r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA/CLK
                         clock pessimism             -0.152     1.842    
    SLICE_X1Y75          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.938    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.070ns (24.476%)  route 0.216ns (75.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.663ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      1.496ns (routing 0.558ns, distribution 0.938ns)
  Clock Net Delay (Destination): 1.787ns (routing 0.616ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.496     1.663    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X3Y75          FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y75          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     1.733 r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=50, routed)          0.216     1.949    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/ADDRH4
    SLICE_X1Y75          RAMD32                                       r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.787     1.994    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/WCLK
    SLICE_X1Y75          RAMD32                                       r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1/CLK
                         clock pessimism             -0.152     1.842    
    SLICE_X1Y75          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.096     1.938    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m04_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y7   u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y7   u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y8   u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y8   u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y9   u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y9   u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y6   u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.550         10.000      8.450      RAMB36_X0Y6   u96_v2_pop_ropuf_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     SRLC32E/CLK         n/a            1.146         10.000      8.854      SLICE_X20Y29  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y80  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y80  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y80  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y80  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y80  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y80  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y80  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.573         5.000       4.427      SLICE_X31Y80  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X20Y29  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X20Y29  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.573         5.000       4.427      SLICE_X16Y28  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y41  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_13/RAMH_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y42  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y42  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y42  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.573         5.000       4.427      SLICE_X24Y42  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack     1992.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      999.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1992.615ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[99]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[100]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        5.243ns  (logic 0.098ns (1.869%)  route 5.145ns (98.131%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 2001.851 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.910ns (routing 0.793ns, distribution 1.117ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.719ns, distribution 0.965ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.910     2.117    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X13Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.215 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[99]/Q
                         net (fo=2, routed)           5.145     7.360    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[3]
    SLICE_X13Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.684  2001.851    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X13Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[100]/C
                         clock pessimism              0.255  2002.106    
                         clock uncertainty           -2.158  1999.948    
    SLICE_X13Y45         FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027  1999.974    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[100]
  -------------------------------------------------------------------
                         required time                       1999.975    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                               1992.615    

Slack (MET) :             1992.749ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[95]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[96]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 0.097ns (1.935%)  route 4.917ns (98.065%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 2001.858 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 0.793ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.719ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.930     2.137    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X10Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.234 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[95]/Q
                         net (fo=2, routed)           4.917     7.151    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data5[31]
    SLICE_X11Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[96]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.691  2001.858    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[96]/C
                         clock pessimism              0.173  2002.031    
                         clock uncertainty           -2.158  1999.872    
    SLICE_X11Y45         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027  1999.899    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[96]
  -------------------------------------------------------------------
                         required time                       1999.900    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                               1992.749    

Slack (MET) :             1993.161ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[72]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[73]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.099ns (2.108%)  route 4.597ns (97.892%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 2001.857 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.793ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.719ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.923     2.130    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     2.229 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[72]/Q
                         net (fo=2, routed)           4.597     6.826    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data5[8]
    SLICE_X11Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[73]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.690  2001.857    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[73]/C
                         clock pessimism              0.262  2002.119    
                         clock uncertainty           -2.158  1999.960    
    SLICE_X11Y39         FDCE (Setup_HFF_SLICEL_C_D)
                                                      0.027  1999.987    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[73]
  -------------------------------------------------------------------
                         required time                       1999.988    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                               1993.161    

Slack (MET) :             1993.517ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[61]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 0.097ns (2.284%)  route 4.150ns (97.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 2001.869 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.146ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.939ns (routing 0.793ns, distribution 1.146ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.719ns, distribution 0.983ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.939     2.146    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X5Y45          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[61]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.097     2.243 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[61]/Q
                         net (fo=2, routed)           4.150     6.393    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[29]
    SLICE_X9Y45          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.702  2001.869    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X9Y45          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[62]/C
                         clock pessimism              0.173  2002.042    
                         clock uncertainty           -2.158  1999.883    
    SLICE_X9Y45          FDCE (Setup_FFF_SLICEM_C_D)
                                                      0.027  1999.910    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[62]
  -------------------------------------------------------------------
                         required time                       1999.910    
                         arrival time                          -6.393    
  -------------------------------------------------------------------
                         slack                               1993.517    

Slack (MET) :             1994.333ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[116]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[117]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.500ns  (logic 0.096ns (2.743%)  route 3.404ns (97.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.858ns = ( 2001.858 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.793ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.719ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.921     2.128    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y39          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.096     2.224 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[116]/Q
                         net (fo=2, routed)           3.404     5.628    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[20]
    SLICE_X6Y41          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[117]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.691  2001.858    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y41          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[117]/C
                         clock pessimism              0.235  2002.093    
                         clock uncertainty           -2.158  1999.934    
    SLICE_X6Y41          FDCE (Setup_AFF_SLICEL_C_D)
                                                      0.027  1999.961    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[117]
  -------------------------------------------------------------------
                         required time                       1999.961    
                         arrival time                          -5.628    
  -------------------------------------------------------------------
                         slack                               1994.333    

Slack (MET) :             1994.402ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 0.099ns (2.926%)  route 3.284ns (97.074%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.867ns = ( 2001.867 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.916ns (routing 0.793ns, distribution 1.123ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.719ns, distribution 0.981ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.916     2.123    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X7Y40          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.222 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[55]/Q
                         net (fo=2, routed)           3.284     5.506    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[23]
    SLICE_X6Y47          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.700  2001.867    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y47          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[56]/C
                         clock pessimism              0.173  2002.040    
                         clock uncertainty           -2.158  1999.881    
    SLICE_X6Y47          FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.027  1999.908    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[56]
  -------------------------------------------------------------------
                         required time                       1999.908    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                               1994.402    

Slack (MET) :             1994.468ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[103]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[104]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.370ns  (logic 0.096ns (2.849%)  route 3.274ns (97.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.857ns = ( 2001.857 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.793ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.719ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.915     2.122    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X12Y42         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[103]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.218 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[103]/Q
                         net (fo=2, routed)           3.274     5.492    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[7]
    SLICE_X12Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[104]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.690  2001.857    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X12Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[104]/C
                         clock pessimism              0.235  2002.092    
                         clock uncertainty           -2.158  1999.933    
    SLICE_X12Y39         FDCE (Setup_EFF_SLICEL_C_D)
                                                      0.027  1999.960    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[104]
  -------------------------------------------------------------------
                         required time                       1999.960    
                         arrival time                          -5.492    
  -------------------------------------------------------------------
                         slack                               1994.468    

Slack (MET) :             1994.581ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[73]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[74]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 0.096ns (3.016%)  route 3.087ns (96.984%))
  Logic Levels:           0  
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 2001.853 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.793ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.719ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.923     2.130    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     2.226 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[73]/Q
                         net (fo=2, routed)           3.087     5.313    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data5[9]
    SLICE_X10Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.686  2001.853    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X10Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[74]/C
                         clock pessimism              0.173  2002.026    
                         clock uncertainty           -2.158  1999.867    
    SLICE_X10Y39         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.027  1999.894    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[74]
  -------------------------------------------------------------------
                         required time                       1999.895    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                               1994.581    

Slack (MET) :             1994.755ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.099ns (3.277%)  route 2.922ns (96.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.853ns = ( 2001.853 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.912ns (routing 0.793ns, distribution 1.119ns)
  Clock Net Delay (Destination): 1.686ns (routing 0.719ns, distribution 0.967ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.912     2.119    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X7Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.218 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[14]/Q
                         net (fo=2, routed)           2.922     5.140    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg_n_0_[14]
    SLICE_X6Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.686  2001.853    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[15]/C
                         clock pessimism              0.173  2002.026    
                         clock uncertainty           -2.158  1999.868    
    SLICE_X6Y37          FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.027  1999.895    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                       1999.895    
                         arrival time                          -5.140    
  -------------------------------------------------------------------
                         slack                               1994.755    

Slack (MET) :             1994.887ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[60]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.097ns (3.293%)  route 2.849ns (96.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.871ns = ( 2001.871 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.793ns, distribution 1.141ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.719ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.934     2.141    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y47          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.097     2.238 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[59]/Q
                         net (fo=2, routed)           2.849     5.087    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[27]
    SLICE_X5Y45          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.704  2001.871    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X5Y45          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[60]/C
                         clock pessimism              0.234  2002.105    
                         clock uncertainty           -2.158  1999.947    
    SLICE_X5Y45          FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.027  1999.974    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[60]
  -------------------------------------------------------------------
                         required time                       1999.974    
                         arrival time                          -5.087    
  -------------------------------------------------------------------
                         slack                               1994.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[78]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.072ns (44.444%)  route 0.090ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.692ns (routing 0.719ns, distribution 0.973ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.793ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.692     1.859    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X8Y39          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y39          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.931 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[78]/Q
                         net (fo=2, routed)           0.090     2.021    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data5[14]
    SLICE_X6Y39          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.921     2.128    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y39          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[79]/C
                         clock pessimism             -0.173     1.955    
    SLICE_X6Y39          FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     2.010    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[79]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[43]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.039ns (35.135%)  route 0.072ns (64.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.086ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.975ns (routing 0.401ns, distribution 0.574ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.450ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.975     1.086    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.125 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[42]/Q
                         net (fo=2, routed)           0.072     1.197    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[10]
    SLICE_X10Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.103     1.241    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X10Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[43]/C
                         clock pessimism             -0.112     1.129    
    SLICE_X10Y39         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.175    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.175    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.971ns (routing 0.401ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.450ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.971     1.082    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.121 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[17]/Q
                         net (fo=2, routed)           0.037     1.158    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg_n_0_[17]
    SLICE_X6Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.103     1.241    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[18]/C
                         clock pessimism             -0.153     1.088    
    SLICE_X6Y37          FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.135    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[69]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[70]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.971ns (routing 0.401ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.103ns (routing 0.450ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.971     1.082    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X13Y44         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.121 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[69]/Q
                         net (fo=2, routed)           0.037     1.158    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data5[5]
    SLICE_X13Y44         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.103     1.241    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X13Y44         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[70]/C
                         clock pessimism             -0.153     1.088    
    SLICE_X13Y44         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.135    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[70]
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[90]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[91]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    1.087ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Net Delay (Source):      0.976ns (routing 0.401ns, distribution 0.575ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.450ns, distribution 0.658ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.976     1.087    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.126 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[90]/Q
                         net (fo=2, routed)           0.037     1.163    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data5[26]
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.108     1.246    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[91]/C
                         clock pessimism             -0.153     1.093    
    SLICE_X6Y46          FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.140    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[97]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.974ns (routing 0.401ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.450ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.974     1.085    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.124 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[96]/Q
                         net (fo=2, routed)           0.037     1.161    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[0]
    SLICE_X11Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.105     1.243    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[97]/C
                         clock pessimism             -0.152     1.091    
    SLICE_X11Y45         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.138    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[97]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[44]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[45]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.072ns (37.696%)  route 0.119ns (62.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.133ns
    Source Clock Delay      (SCD):    1.853ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Net Delay (Source):      1.686ns (routing 0.719ns, distribution 0.967ns)
  Clock Net Delay (Destination): 1.926ns (routing 0.793ns, distribution 1.133ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140     0.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.686     1.853    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X10Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.072     1.925 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[44]/Q
                         net (fo=2, routed)           0.119     2.044    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[12]
    SLICE_X8Y39          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.926     2.133    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X8Y39          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[45]/C
                         clock pessimism             -0.173     1.960    
    SLICE_X8Y39          FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.053     2.013    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[45]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.971ns (routing 0.401ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.102ns (routing 0.450ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.971     1.082    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X13Y44         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.121 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[37]/Q
                         net (fo=2, routed)           0.061     1.182    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[5]
    SLICE_X13Y43         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.102     1.240    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X13Y43         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[38]/C
                         clock pessimism             -0.141     1.099    
    SLICE_X13Y43         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.146    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.040ns (30.534%)  route 0.091ns (69.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.089ns
    Clock Pessimism Removal (CPR):    0.112ns
  Clock Net Delay (Source):      0.978ns (routing 0.401ns, distribution 0.577ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.450ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.978     1.089    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X10Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.129 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[31]/Q
                         net (fo=2, routed)           0.091     1.220    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg_n_0_[31]
    SLICE_X11Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.105     1.243    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[32]/C
                         clock pessimism             -0.112     1.131    
    SLICE_X11Y45         FDCE (Hold_FFF_SLICEL_C_D)
                                                      0.046     1.177    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[117]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[118]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.243ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    0.152ns
  Clock Net Delay (Source):      0.974ns (routing 0.401ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.450ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.974     1.085    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y41          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[117]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.124 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[117]/Q
                         net (fo=2, routed)           0.058     1.182    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[21]
    SLICE_X6Y41          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.105     1.243    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y41          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[118]/C
                         clock pessimism             -0.152     1.091    
    SLICE_X6Y41          FDCE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.138    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[118]
  -------------------------------------------------------------------
                         required time                         -1.138    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_1
Waveform(ns):       { 0.000 1000.000 }
Period(ns):         2000.000
Sources:            { u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         2000.000    1999.450   SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.550         2000.000    1999.450   SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.550         2000.000    1999.450   SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            0.550         2000.000    1999.450   SLICE_X11Y45  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         2000.000    1999.450   SLICE_X13Y45  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[100]/C
Min Period        n/a     FDCE/C   n/a            0.550         2000.000    1999.450   SLICE_X13Y44  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[101]/C
Min Period        n/a     FDCE/C   n/a            0.550         2000.000    1999.450   SLICE_X13Y43  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[102]/C
Min Period        n/a     FDCE/C   n/a            0.550         2000.000    1999.450   SLICE_X12Y42  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[103]/C
Min Period        n/a     FDCE/C   n/a            0.550         2000.000    1999.450   SLICE_X12Y39  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[104]/C
Min Period        n/a     FDCE/C   n/a            0.550         2000.000    1999.450   SLICE_X11Y39  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[105]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1000.000    999.725    SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1000.000    999.725    SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         1000.000    999.725    SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X13Y45  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[100]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X12Y42  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[103]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X12Y42  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[103]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X12Y39  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[104]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X11Y39  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[105]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X11Y39  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[106]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X9Y37   u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[108]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1000.000    999.725    SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1000.000    999.725    SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1000.000    999.725    SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1000.000    999.725    SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         1000.000    999.725    SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         1000.000    999.725    SLICE_X40Y25  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X11Y45  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X11Y45  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X13Y45  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[100]/C
High Pulse Width  Slow    FDCE/C   n/a            0.275         1000.000    999.725    SLICE_X13Y44  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[101]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_1
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.227ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.227ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[43]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.194ns  (logic 0.328ns (5.295%)  route 5.866ns (94.705%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.672ns = ( 11.672 - 10.000 ) 
    Source Clock Delay      (SCD):    2.120ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.793ns, distribution 1.120ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.558ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.913     2.120    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X10Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.216 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[43]/Q
                         net (fo=2, routed)           5.818     8.034    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[11]
    SLICE_X10Y39         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.149     8.183 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[11]_i_3/O
                         net (fo=1, routed)           0.011     8.194    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[11]_i_3_n_0
    SLICE_X10Y39         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     8.277 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.037     8.314    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[11]
    SLICE_X10Y39         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.505    11.672    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X10Y39         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.000    11.672    
                         clock uncertainty           -2.158     9.514    
    SLICE_X10Y39         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     9.541    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          9.541    
                         arrival time                          -8.314    
  -------------------------------------------------------------------
                         slack                                  1.227    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[58]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.035ns  (logic 0.335ns (5.551%)  route 5.700ns (94.449%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 11.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.929ns (routing 0.793ns, distribution 1.136ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.558ns, distribution 0.958ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.929     2.136    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y47          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.235 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[58]/Q
                         net (fo=2, routed)           5.638     7.873    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[26]
    SLICE_X5Y46          LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.147     8.020 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[26]_i_3/O
                         net (fo=1, routed)           0.023     8.043    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[26]_i_3_n_0
    SLICE_X5Y46          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     8.132 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[26]_i_1/O
                         net (fo=1, routed)           0.039     8.171    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[26]
    SLICE_X5Y46          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.516    11.683    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X5Y46          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[26]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -2.158     9.525    
    SLICE_X5Y46          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.552    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[26]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[105]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.036ns  (logic 0.357ns (5.915%)  route 5.679ns (94.085%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.451ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 11.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.793ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.558ns, distribution 0.954ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.923     2.130    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y39         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.226 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[105]/Q
                         net (fo=2, routed)           5.631     7.857    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[9]
    SLICE_X11Y39         LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.178     8.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[9]_i_3/O
                         net (fo=1, routed)           0.011     8.046    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[9]_i_3_n_0
    SLICE_X11Y39         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     8.129 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.037     8.166    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[9]
    SLICE_X11Y39         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.512    11.679    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X11Y39         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    11.679    
                         clock uncertainty           -2.158     9.521    
    SLICE_X11Y39         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     9.548    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -8.166    
  -------------------------------------------------------------------
                         slack                                  1.382    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[94]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.022ns  (logic 0.299ns (4.965%)  route 5.723ns (95.035%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.688ns = ( 11.688 - 10.000 ) 
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.936ns (routing 0.793ns, distribution 1.143ns)
  Clock Net Delay (Destination): 1.521ns (routing 0.558ns, distribution 0.963ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.936     2.143    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X9Y45          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y45          FDCE (Prop_FFF2_SLICEM_C_Q)
                                                      0.097     2.240 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[94]/Q
                         net (fo=2, routed)           5.661     7.901    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data5[30]
    SLICE_X9Y45          LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.113     8.014 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[30]_i_3/O
                         net (fo=1, routed)           0.023     8.037    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[30]_i_3_n_0
    SLICE_X9Y45          MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.089     8.126 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[30]_i_1/O
                         net (fo=1, routed)           0.039     8.165    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[30]
    SLICE_X9Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.521    11.688    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X9Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000    11.688    
                         clock uncertainty           -2.158     9.530    
    SLICE_X9Y45          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     9.557    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          9.557    
                         arrival time                          -8.165    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[125]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.020ns  (logic 0.333ns (5.532%)  route 5.687ns (94.468%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 11.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.932ns (routing 0.793ns, distribution 1.139ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.558ns, distribution 0.958ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.932     2.139    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y45          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.238 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[125]/Q
                         net (fo=2, routed)           5.635     7.873    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[29]
    SLICE_X5Y45          LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     8.021 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[29]_i_3/O
                         net (fo=1, routed)           0.014     8.035    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[29]_i_3_n_0
    SLICE_X5Y45          MUXF7 (Prop_F7MUX_EF_SLICEM_I1_O)
                                                      0.086     8.121 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[29]_i_1/O
                         net (fo=1, routed)           0.038     8.159    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[29]
    SLICE_X5Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.516    11.683    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X5Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -2.158     9.525    
    SLICE_X5Y45          FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027     9.552    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -8.159    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.400ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        6.026ns  (logic 0.353ns (5.858%)  route 5.673ns (94.142%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.679ns = ( 11.679 - 10.000 ) 
    Source Clock Delay      (SCD):    2.122ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.915ns (routing 0.793ns, distribution 1.122ns)
  Clock Net Delay (Destination): 1.512ns (routing 0.558ns, distribution 0.954ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.915     2.122    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X12Y42         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.096     2.218 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[40]/Q
                         net (fo=2, routed)           5.624     7.842    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[8]
    SLICE_X11Y39         LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.174     8.016 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[8]_i_3/O
                         net (fo=1, routed)           0.011     8.027    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[8]_i_3_n_0
    SLICE_X11Y39         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.083     8.110 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.038     8.148    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[8]
    SLICE_X11Y39         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.512    11.679    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X11Y39         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000    11.679    
                         clock uncertainty           -2.158     9.521    
    SLICE_X11Y39         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.548    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          9.548    
                         arrival time                          -8.148    
  -------------------------------------------------------------------
                         slack                                  1.400    

Slack (MET) :             1.494ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[52]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        5.925ns  (logic 0.278ns (4.692%)  route 5.647ns (95.308%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.678ns = ( 11.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.921ns (routing 0.793ns, distribution 1.128ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.558ns, distribution 0.953ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.921     2.128    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X7Y39          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     2.224 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[52]/Q
                         net (fo=2, routed)           5.602     7.826    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[20]
    SLICE_X7Y39          LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     7.926 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[20]_i_3/O
                         net (fo=1, routed)           0.008     7.934    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[20]_i_3_n_0
    SLICE_X7Y39          MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.082     8.016 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[20]_i_1/O
                         net (fo=1, routed)           0.037     8.053    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[20]
    SLICE_X7Y39          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.511    11.678    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y39          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[20]/C
                         clock pessimism              0.000    11.678    
                         clock uncertainty           -2.158     9.520    
    SLICE_X7Y39          FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     9.547    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                          9.547    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  1.494    

Slack (MET) :             1.509ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[118]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        5.913ns  (logic 0.282ns (4.769%)  route 5.631ns (95.231%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 11.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.923ns (routing 0.793ns, distribution 1.130ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.558ns, distribution 0.958ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.923     2.130    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y41          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[118]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y41          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.099     2.229 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[118]/Q
                         net (fo=2, routed)           5.583     7.812    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[22]
    SLICE_X6Y40          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.100     7.912 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[22]_i_3/O
                         net (fo=1, routed)           0.011     7.923    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[22]_i_3_n_0
    SLICE_X6Y40          MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.083     8.006 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[22]_i_1/O
                         net (fo=1, routed)           0.037     8.043    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[22]
    SLICE_X6Y40          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.516    11.683    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X6Y40          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -2.158     9.525    
    SLICE_X6Y40          FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     9.552    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -8.043    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 0.328ns (5.564%)  route 5.567ns (94.436%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.687ns = ( 11.687 - 10.000 ) 
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.914ns (routing 0.793ns, distribution 1.121ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.558ns, distribution 0.962ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.914     2.121    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X13Y44         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     2.220 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[4]/Q
                         net (fo=2, routed)           5.519     7.739    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg_n_0_[4]
    SLICE_X13Y44         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     7.886 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[4]_i_2/O
                         net (fo=1, routed)           0.010     7.896    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[4]_i_2_n_0
    SLICE_X13Y44         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     7.978 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.038     8.016    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[4]
    SLICE_X13Y44         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.520    11.687    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X13Y44         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000    11.687    
                         clock uncertainty           -2.158     9.529    
    SLICE_X13Y44         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.556    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                          9.556    
                         arrival time                          -8.016    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.551ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        5.864ns  (logic 0.355ns (6.054%)  route 5.509ns (93.946%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.683ns = ( 11.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.137ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.930ns (routing 0.793ns, distribution 1.137ns)
  Clock Net Delay (Destination): 1.516ns (routing 0.558ns, distribution 0.958ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.930     2.137    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X10Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.099     2.236 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[31]/Q
                         net (fo=2, routed)           5.461     7.697    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg_n_0_[31]
    SLICE_X10Y45         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.174     7.871 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[31]_i_3/O
                         net (fo=1, routed)           0.010     7.881    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[31]_i_3_n_0
    SLICE_X10Y45         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.082     7.963 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31]_i_2/O
                         net (fo=1, routed)           0.038     8.001    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[31]
    SLICE_X10Y45         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.516    11.683    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X10Y45         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism              0.000    11.683    
                         clock uncertainty           -2.158     9.525    
    SLICE_X10Y45         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     9.552    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          9.552    
                         arrival time                          -8.001    
  -------------------------------------------------------------------
                         slack                                  1.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.335ns  (logic 0.100ns (4.283%)  route 2.235ns (95.717%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.973ns (routing 0.401ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.356ns, distribution 0.651ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.973     1.084    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X12Y42         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     1.124 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[39]/Q
                         net (fo=2, routed)           2.220     3.344    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[7]
    SLICE_X12Y42         LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     3.394 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[7]_i_3/O
                         net (fo=1, routed)           0.008     3.402    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[7]_i_3_n_0
    SLICE_X12Y42         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     3.412 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.007     3.419    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[7]
    SLICE_X12Y42         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.007     1.145    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X12Y42         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     1.145    
                         clock uncertainty            2.158     3.303    
    SLICE_X12Y42         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.349    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           3.419    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.343ns  (logic 0.099ns (4.225%)  route 2.244ns (95.775%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.973ns (routing 0.401ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.356ns, distribution 0.651ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.973     1.084    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X7Y39          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.123 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[48]/Q
                         net (fo=2, routed)           2.225     3.348    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data4[16]
    SLICE_X5Y38          LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.050     3.398 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[16]_i_3/O
                         net (fo=1, routed)           0.012     3.410    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[16]_i_3_n_0
    SLICE_X5Y38          MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.010     3.420 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[16]_i_1/O
                         net (fo=1, routed)           0.007     3.427    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[16]
    SLICE_X5Y38          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.007     1.145    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X5Y38          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[16]/C
                         clock pessimism              0.000     1.145    
                         clock uncertainty            2.158     3.303    
    SLICE_X5Y38          FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     3.349    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           3.427    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.346ns  (logic 0.099ns (4.220%)  route 2.247ns (95.780%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.082ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.971ns (routing 0.401ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.356ns, distribution 0.648ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.971     1.082    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.121 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[17]/Q
                         net (fo=2, routed)           2.233     3.354    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg_n_0_[17]
    SLICE_X6Y38          LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.050     3.404 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[17]_i_2/O
                         net (fo=1, routed)           0.007     3.411    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[17]_i_2_n_0
    SLICE_X6Y38          MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.010     3.421 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[17]_i_1/O
                         net (fo=1, routed)           0.007     3.428    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[17]
    SLICE_X6Y38          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.004     1.142    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X6Y38          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[17]/C
                         clock pessimism              0.000     1.142    
                         clock uncertainty            2.158     3.300    
    SLICE_X6Y38          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.346    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.428    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.071ns (3.016%)  route 2.283ns (96.984%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.401ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.356ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.974     1.085    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.124 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[65]/Q
                         net (fo=2, routed)           2.268     3.392    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data5[1]
    SLICE_X11Y45         LUT5 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     3.414 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[1]_i_3/O
                         net (fo=1, routed)           0.008     3.422    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[1]_i_3_n_0
    SLICE_X11Y45         MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.010     3.432 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[1]_i_1/O
                         net (fo=1, routed)           0.007     3.439    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[1]
    SLICE_X11Y45         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.008     1.146    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X11Y45         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     1.146    
                         clock uncertainty            2.158     3.304    
    SLICE_X11Y45         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.350    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.100ns (4.246%)  route 2.255ns (95.754%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.084ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.973ns (routing 0.401ns, distribution 0.572ns)
  Clock Net Delay (Destination): 1.004ns (routing 0.356ns, distribution 0.648ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.973     1.084    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y39          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.124 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[79]/Q
                         net (fo=2, routed)           2.240     3.364    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data5[15]
    SLICE_X6Y38          LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     3.414 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[15]_i_3/O
                         net (fo=1, routed)           0.008     3.422    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[15]_i_3_n_0
    SLICE_X6Y38          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     3.432 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[15]_i_1/O
                         net (fo=1, routed)           0.007     3.439    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[15]
    SLICE_X6Y38          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.004     1.142    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X6Y38          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     1.142    
                         clock uncertainty            2.158     3.300    
    SLICE_X6Y38          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.346    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.346    
                         arrival time                           3.439    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[96]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.063ns (2.667%)  route 2.299ns (97.333%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.146ns
    Source Clock Delay      (SCD):    1.085ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.974ns (routing 0.401ns, distribution 0.573ns)
  Clock Net Delay (Destination): 1.008ns (routing 0.356ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.974     1.085    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X11Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[96]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.124 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[96]/Q
                         net (fo=2, routed)           2.284     3.408    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[0]
    SLICE_X11Y45         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     3.422 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           0.008     3.430    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[0]_i_3_n_0
    SLICE_X11Y45         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     3.440 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[0]_i_1/O
                         net (fo=1, routed)           0.007     3.447    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[0]
    SLICE_X11Y45         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.008     1.146    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X11Y45         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     1.146    
                         clock uncertainty            2.158     3.304    
    SLICE_X11Y45         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.350    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.350    
                         arrival time                           3.447    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[108]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.353ns  (logic 0.107ns (4.547%)  route 2.246ns (95.453%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    1.083ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.972ns (routing 0.401ns, distribution 0.571ns)
  Clock Net Delay (Destination): 0.996ns (routing 0.356ns, distribution 0.640ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.972     1.083    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X9Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[108]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y37          FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.121 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[108]/Q
                         net (fo=2, routed)           2.231     3.352    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[12]
    SLICE_X8Y37          LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     3.411 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[12]_i_3/O
                         net (fo=1, routed)           0.008     3.419    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[12]_i_3_n_0
    SLICE_X8Y37          MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     3.429 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.007     3.436    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[12]
    SLICE_X8Y37          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.996     1.134    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X8Y37          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.000     1.134    
                         clock uncertainty            2.158     3.292    
    SLICE_X8Y37          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.338    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.338    
                         arrival time                           3.436    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[102]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.089ns (3.758%)  route 2.279ns (96.242%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.970ns (routing 0.401ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.007ns (routing 0.356ns, distribution 0.651ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.970     1.081    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X13Y43         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.120 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[102]/Q
                         net (fo=2, routed)           2.264     3.384    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[6]
    SLICE_X12Y42         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     3.424 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           0.008     3.432    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[6]_i_3_n_0
    SLICE_X12Y42         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     3.442 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.007     3.449    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[6]
    SLICE_X12Y42         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.007     1.145    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X12Y42         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     1.145    
                         clock uncertainty            2.158     3.303    
    SLICE_X12Y42         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.349    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.349    
                         arrival time                           3.449    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[100]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.371ns  (logic 0.084ns (3.543%)  route 2.287ns (96.457%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.144ns
    Source Clock Delay      (SCD):    1.079ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.968ns (routing 0.401ns, distribution 0.567ns)
  Clock Net Delay (Destination): 1.006ns (routing 0.356ns, distribution 0.650ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.968     1.079    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X13Y45         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.118 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[100]/Q
                         net (fo=2, routed)           2.272     3.390    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data6[4]
    SLICE_X13Y44         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     3.425 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[4]_i_3/O
                         net (fo=1, routed)           0.008     3.433    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[4]_i_3_n_0
    SLICE_X13Y44         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.010     3.443 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[4]_i_1/O
                         net (fo=1, routed)           0.007     3.450    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[4]
    SLICE_X13Y44         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.006     1.144    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X13Y44         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     1.144    
                         clock uncertainty            2.158     3.302    
    SLICE_X13Y44         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.348    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.348    
                         arrival time                           3.450    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        2.368ns  (logic 0.099ns (4.181%)  route 2.269ns (95.819%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.148ns
    Source Clock Delay      (SCD):    1.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.979ns (routing 0.401ns, distribution 0.578ns)
  Clock Net Delay (Destination): 1.010ns (routing 0.356ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.979     1.090    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y45          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.129 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[24]/Q
                         net (fo=2, routed)           2.255     3.384    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg_n_0_[24]
    SLICE_X7Y47          LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.434 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[24]_i_2/O
                         net (fo=1, routed)           0.007     3.441    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata[24]_i_2_n_0
    SLICE_X7Y47          MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.010     3.451 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[24]_i_1/O
                         net (fo=1, routed)           0.007     3.458    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/reg_data_out[24]
    SLICE_X7Y47          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.010     1.148    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y47          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000     1.148    
                         clock uncertainty            2.158     3.306    
    SLICE_X7Y47          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     3.352    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -3.352    
                         arrival time                           3.458    
  -------------------------------------------------------------------
                         slack                                  0.106    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.368ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.537ns  (logic 0.158ns (2.417%)  route 6.379ns (97.583%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 2001.993 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.719ns, distribution 1.107ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.302  1998.354    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.062  1998.416 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.077  1998.493    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0_n_5
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.826  2001.993    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000  2001.993    
                         clock uncertainty           -2.158  1999.835    
    SLICE_X40Y25         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027  1999.862    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                       1999.862    
                         arrival time                       -1998.493    
  -------------------------------------------------------------------
                         slack                                  1.368    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.517ns  (logic 0.178ns (2.731%)  route 6.339ns (97.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 2001.993 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.719ns, distribution 1.107ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.301  1998.353    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/axi_rdata_reg[31][0]
    SLICE_X40Y25         LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.082  1998.435 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.038  1998.473    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state[0]_i_1_n_0
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.826  2001.993    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000  2001.993    
                         clock uncertainty           -2.158  1999.835    
    SLICE_X40Y25         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027  1999.862    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                       1999.862    
                         arrival time                       -1998.473    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.517ns  (logic 0.180ns (2.762%)  route 6.337ns (97.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 2001.993 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.719ns, distribution 1.107ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.302  1998.354    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.084  1998.438 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_2/O
                         net (fo=1, routed)           0.035  1998.473    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0_n_4
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.826  2001.993    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000  2001.993    
                         clock uncertainty           -2.158  1999.835    
    SLICE_X40Y25         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027  1999.862    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                       1999.862    
                         arrival time                       -1998.473    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.252ns  (logic 0.223ns (3.567%)  route 6.029ns (96.433%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 2001.994 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.719ns, distribution 1.108ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         5.162  1997.214    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064  1997.278 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.370  1997.648    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063  1997.711 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.497  1998.208    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.827  2001.994    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[5]/C
                         clock pessimism              0.000  2001.994    
                         clock uncertainty           -2.158  1999.836    
    SLICE_X40Y24         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.043  1999.793    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[5]
  -------------------------------------------------------------------
                         required time                       1999.793    
                         arrival time                       -1998.208    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.225ns  (logic 0.223ns (3.582%)  route 6.002ns (96.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 2001.986 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.719ns, distribution 1.100ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         5.162  1997.214    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064  1997.278 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.370  1997.648    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063  1997.711 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.470  1998.181    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y26         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.819  2001.986    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y26         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[1]/C
                         clock pessimism              0.000  2001.986    
                         clock uncertainty           -2.158  1999.828    
    SLICE_X40Y26         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044  1999.784    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[1]
  -------------------------------------------------------------------
                         required time                       1999.784    
                         arrival time                       -1998.181    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.602ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.226ns  (logic 0.223ns (3.582%)  route 6.003ns (96.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 2001.986 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.719ns, distribution 1.100ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         5.162  1997.214    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064  1997.278 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.370  1997.648    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063  1997.711 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.471  1998.182    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y26         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.819  2001.986    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y26         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[2]/C
                         clock pessimism              0.000  2001.986    
                         clock uncertainty           -2.158  1999.828    
    SLICE_X40Y26         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043  1999.785    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[2]
  -------------------------------------------------------------------
                         required time                       1999.785    
                         arrival time                       -1998.182    
  -------------------------------------------------------------------
                         slack                                  1.602    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.225ns  (logic 0.223ns (3.582%)  route 6.002ns (96.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 2001.994 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.719ns, distribution 1.108ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         5.162  1997.214    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064  1997.278 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.370  1997.648    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063  1997.711 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.470  1998.181    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.827  2001.994    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[0]/C
                         clock pessimism              0.000  2001.994    
                         clock uncertainty           -2.158  1999.836    
    SLICE_X40Y24         FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.044  1999.792    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[0]
  -------------------------------------------------------------------
                         required time                       1999.792    
                         arrival time                       -1998.181    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.226ns  (logic 0.223ns (3.582%)  route 6.003ns (96.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 2001.994 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.719ns, distribution 1.108ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         5.162  1997.214    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064  1997.278 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.370  1997.648    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063  1997.711 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.471  1998.182    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.827  2001.994    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[3]/C
                         clock pessimism              0.000  2001.994    
                         clock uncertainty           -2.158  1999.836    
    SLICE_X40Y24         FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.043  1999.793    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[3]
  -------------------------------------------------------------------
                         required time                       1999.793    
                         arrival time                       -1998.182    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.225ns  (logic 0.223ns (3.582%)  route 6.002ns (96.418%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 2001.994 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.827ns (routing 0.719ns, distribution 1.108ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         5.162  1997.214    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064  1997.278 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.370  1997.648    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063  1997.711 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.470  1998.181    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.827  2001.994    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[4]/C
                         clock pessimism              0.000  2001.994    
                         clock uncertainty           -2.158  1999.836    
    SLICE_X40Y24         FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.044  1999.792    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[4]
  -------------------------------------------------------------------
                         required time                       1999.792    
                         arrival time                       -1998.181    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.159ns  (logic 0.223ns (3.621%)  route 5.936ns (96.379%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 2001.993 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.719ns, distribution 1.107ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         5.162  1997.214    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064  1997.278 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.370  1997.648    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.063  1997.711 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.404  1998.115    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.826  2001.993    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[6]/C
                         clock pessimism              0.000  2001.993    
                         clock uncertainty           -2.158  1999.835    
    SLICE_X40Y25         FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.043  1999.792    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[6]
  -------------------------------------------------------------------
                         required time                       1999.792    
                         arrival time                       -1998.115    
  -------------------------------------------------------------------
                         slack                                  1.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.083ns (2.956%)  route 2.725ns (97.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.450ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.419     3.454    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.476 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.162     3.638    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     3.660 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.144     3.804    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0_n_2
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.192     1.330    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.000     1.330    
                         clock uncertainty            2.158     3.488    
    SLICE_X40Y25         FDRE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.007     3.481    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.083ns (2.956%)  route 2.725ns (97.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.450ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.419     3.454    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.476 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.162     3.638    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     3.660 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.144     3.804    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0_n_2
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.192     1.330    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.000     1.330    
                         clock uncertainty            2.158     3.488    
    SLICE_X40Y25         FDRE (Hold_CFF2_SLICEM_C_CE)
                                                     -0.007     3.481    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.083ns (2.956%)  route 2.725ns (97.044%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.450ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.419     3.454    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.476 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.162     3.638    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     3.660 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_1/O
                         net (fo=3, routed)           0.144     3.804    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0_n_2
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.192     1.330    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.000     1.330    
                         clock uncertainty            2.158     3.488    
    SLICE_X40Y25         FDRE (Hold_CFF_SLICEM_C_CE)
                                                     -0.008     3.480    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.083ns (2.934%)  route 2.746ns (97.066%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.329ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.191ns (routing 0.450ns, distribution 0.741ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.419     3.454    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.476 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.162     3.638    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     3.660 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.165     3.825    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.191     1.329    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y25         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[6]/C
                         clock pessimism              0.000     1.329    
                         clock uncertainty            2.158     3.487    
    SLICE_X40Y25         FDRE (Hold_HFF2_SLICEM_C_CE)
                                                     -0.007     3.480    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.825    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.083ns (2.910%)  route 2.769ns (97.090%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.450ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.419     3.454    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.476 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.162     3.638    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     3.660 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.188     3.848    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.192     1.330    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[3]/C
                         clock pessimism              0.000     1.330    
                         clock uncertainty            2.158     3.488    
    SLICE_X40Y24         FDRE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.007     3.481    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.083ns (2.910%)  route 2.769ns (97.090%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.450ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.419     3.454    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.476 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.162     3.638    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     3.660 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.188     3.848    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.192     1.330    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[0]/C
                         clock pessimism              0.000     1.330    
                         clock uncertainty            2.158     3.488    
    SLICE_X40Y24         FDRE (Hold_EFF_SLICEM_C_CE)
                                                     -0.008     3.480    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.083ns (2.910%)  route 2.769ns (97.090%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.192ns (routing 0.450ns, distribution 0.742ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.419     3.454    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.476 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.162     3.638    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     3.660 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.188     3.848    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.192     1.330    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[4]/C
                         clock pessimism              0.000     1.330    
                         clock uncertainty            2.158     3.488    
    SLICE_X40Y24         FDRE (Hold_FFF_SLICEM_C_CE)
                                                     -0.008     3.480    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.480    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.083ns (2.910%)  route 2.769ns (97.090%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.450ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.419     3.454    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.476 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.162     3.638    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     3.660 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.188     3.848    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y26         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.187     1.325    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y26         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[2]/C
                         clock pessimism              0.000     1.325    
                         clock uncertainty            2.158     3.483    
    SLICE_X40Y26         FDRE (Hold_EFF2_SLICEM_C_CE)
                                                     -0.007     3.476    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.476    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.852ns  (logic 0.083ns (2.910%)  route 2.769ns (97.090%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.325ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.187ns (routing 0.450ns, distribution 0.737ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.419     3.454    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.476 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.162     3.638    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     3.660 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.188     3.848    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y26         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.187     1.325    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y26         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[1]/C
                         clock pessimism              0.000     1.325    
                         clock uncertainty            2.158     3.483    
    SLICE_X40Y26         FDRE (Hold_EFF_SLICEM_C_CE)
                                                     -0.008     3.475    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.475    
                         arrival time                           3.848    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             clk_pl_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 0.083ns (2.893%)  route 2.786ns (97.107%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.331ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.193ns (routing 0.450ns, distribution 0.743ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.419     3.454    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state_reg[1][0]
    SLICE_X40Y25         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     3.476 f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3/O
                         net (fo=2, routed)           0.162     3.638    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/FSM_onehot_state[2]_i_3_n_0
    SLICE_X40Y25         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     3.660 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/challenge_block2[6]_i_1/O
                         net (fo=7, routed)           0.205     3.865    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.193     1.331    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X40Y24         FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[5]/C
                         clock pessimism              0.000     1.331    
                         clock uncertainty            2.158     3.489    
    SLICE_X40Y24         FDRE (Hold_BFF_SLICEM_C_CE)
                                                     -0.008     3.481    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/challenge_block2_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.481    
                         arrival time                           3.865    
  -------------------------------------------------------------------
                         slack                                  0.384    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.057ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.195ns (11.905%)  route 1.443ns (88.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 11.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.616ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.558ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.770     1.977    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y83         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.072 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.263     2.335    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y83         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.435 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=40, routed)          1.180     3.615    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X16Y86         FDPE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.537    11.704    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y86         FDPE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.216    11.920    
                         clock uncertainty           -0.176    11.744    
    SLICE_X16Y86         FDPE (Recov_AFF_SLICEM_C_PRE)
                                                     -0.072    11.672    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.057ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.638ns  (logic 0.195ns (11.905%)  route 1.443ns (88.095%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 11.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.616ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.558ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.770     1.977    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y83         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.072 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.263     2.335    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y83         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.435 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=40, routed)          1.180     3.615    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X16Y86         FDPE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.537    11.704    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y86         FDPE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.216    11.920    
                         clock uncertainty           -0.176    11.744    
    SLICE_X16Y86         FDPE (Recov_AFF2_SLICEM_C_PRE)
                                                     -0.072    11.672    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  8.057    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.195ns (11.919%)  route 1.441ns (88.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 11.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.616ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.558ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.770     1.977    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y83         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.072 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.263     2.335    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y83         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.435 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=40, routed)          1.178     3.613    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X16Y86         FDPE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.537    11.704    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y86         FDPE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.216    11.920    
                         clock uncertainty           -0.176    11.744    
    SLICE_X16Y86         FDPE (Recov_HFF2_SLICEM_C_PRE)
                                                     -0.072    11.672    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -3.613    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.195ns (11.919%)  route 1.441ns (88.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 11.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.616ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.558ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.770     1.977    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y83         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.072 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.263     2.335    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y83         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.435 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=40, routed)          1.178     3.613    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X16Y86         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.537    11.704    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y86         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.216    11.920    
                         clock uncertainty           -0.176    11.744    
    SLICE_X16Y86         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.072    11.672    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -3.613    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.059ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.636ns  (logic 0.195ns (11.919%)  route 1.441ns (88.081%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.704ns = ( 11.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.616ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.558ns, distribution 0.979ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.770     1.977    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y83         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.072 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.263     2.335    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y83         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.435 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=40, routed)          1.178     3.613    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X16Y86         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.537    11.704    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X16Y86         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.216    11.920    
                         clock uncertainty           -0.176    11.744    
    SLICE_X16Y86         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.072    11.672    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.672    
                         arrival time                          -3.613    
  -------------------------------------------------------------------
                         slack                                  8.059    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.195ns (12.030%)  route 1.426ns (87.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.616ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.558ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.770     1.977    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y83         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.072 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.263     2.335    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y83         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.435 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=40, routed)          1.163     3.598    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y86         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.528    11.695    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y86         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.216    11.911    
                         clock uncertainty           -0.176    11.735    
    SLICE_X17Y86         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.072    11.663    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.195ns (12.030%)  route 1.426ns (87.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.616ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.558ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.770     1.977    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y83         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.072 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.263     2.335    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y83         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.435 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=40, routed)          1.163     3.598    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y86         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.528    11.695    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y86         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.216    11.911    
                         clock uncertainty           -0.176    11.735    
    SLICE_X17Y86         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.072    11.663    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.195ns (12.030%)  route 1.426ns (87.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.616ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.558ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.770     1.977    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y83         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.072 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.263     2.335    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y83         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.435 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=40, routed)          1.163     3.598    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y86         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.528    11.695    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y86         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.216    11.911    
                         clock uncertainty           -0.176    11.735    
    SLICE_X17Y86         FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.072    11.663    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.195ns (12.030%)  route 1.426ns (87.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.616ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.558ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.770     1.977    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y83         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.072 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.263     2.335    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y83         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.435 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=40, routed)          1.163     3.598    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y86         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.528    11.695    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y86         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.216    11.911    
                         clock uncertainty           -0.176    11.735    
    SLICE_X17Y86         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.072    11.663    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.065    

Slack (MET) :             8.065ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.621ns  (logic 0.195ns (12.030%)  route 1.426ns (87.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 11.695 - 10.000 ) 
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.770ns (routing 0.616ns, distribution 1.154ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.558ns, distribution 0.970ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.770     1.977    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X16Y83         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y83         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     2.072 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.263     2.335    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X16Y83         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.100     2.435 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=40, routed)          1.163     3.598    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X17Y86         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.528    11.695    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X17Y86         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.216    11.911    
                         clock uncertainty           -0.176    11.735    
    SLICE_X17Y86         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.072    11.663    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         11.663    
                         arrival time                          -3.598    
  -------------------------------------------------------------------
                         slack                                  8.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.356ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.912     1.023    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y42         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.062 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.089    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.130 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.200    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y42         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.039     1.177    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y42         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.140     1.037    
    SLICE_X27Y42         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.017    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.356ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.912     1.023    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y42         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.062 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.089    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.130 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.200    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y42         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.039     1.177    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y42         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.140     1.037    
    SLICE_X27Y42         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.017    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.356ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.912     1.023    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y42         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.062 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.089    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.130 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.200    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y42         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.039     1.177    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y42         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.140     1.037    
    SLICE_X27Y42         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.017    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.356ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.912     1.023    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y42         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.062 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.089    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.130 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.200    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y42         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.039     1.177    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y42         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.140     1.037    
    SLICE_X27Y42         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.017    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.039ns (routing 0.356ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.912     1.023    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y42         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.062 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.089    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.130 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.200    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y42         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.039     1.177    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y42         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.140     1.037    
    SLICE_X27Y42         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.017    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.017    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.356ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.912     1.023    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y42         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.062 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.089    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.130 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.200    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y42         FDPE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.035     1.173    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y42         FDPE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.140     1.033    
    SLICE_X27Y42         FDPE (Remov_BFF2_SLICEL_C_PRE)
                                                     -0.020     1.013    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.356ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.912     1.023    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y42         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.062 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.089    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.130 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.200    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y42         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.035     1.173    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y42         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.140     1.033    
    SLICE_X27Y42         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.013    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.356ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.912     1.023    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y42         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.062 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.089    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.130 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.200    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y42         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.035     1.173    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y42         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.140     1.033    
    SLICE_X27Y42         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     1.013    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.356ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.912     1.023    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y42         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.062 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.089    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.130 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.200    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y42         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.035     1.173    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y42         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.140     1.033    
    SLICE_X27Y42         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     1.013    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.080ns (45.198%)  route 0.097ns (54.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.173ns
    Source Clock Delay      (SCD):    1.023ns
    Clock Pessimism Removal (CPR):    0.140ns
  Clock Net Delay (Source):      0.912ns (routing 0.316ns, distribution 0.596ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.356ns, distribution 0.679ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.912     1.023    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y42         FDRE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y42         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.062 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.027     1.089    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y42         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     1.130 f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.070     1.200    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X27Y42         FDCE                                         f  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.035     1.173    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y42         FDCE                                         r  u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.140     1.033    
    SLICE_X27Y42         FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     1.013    u96_v2_pop_ropuf_i/ps8_0_axi_periph/m08_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.013    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.187    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[103]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.502ns  (logic 0.096ns (1.476%)  route 6.406ns (98.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 2001.855 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.719ns, distribution 0.969ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.406  1998.458    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X12Y42         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[103]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.688  2001.855    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X12Y42         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[103]/C
                         clock pessimism              0.000  2001.855    
                         clock uncertainty           -2.158  1999.697    
    SLICE_X12Y42         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.072  1999.625    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[103]
  -------------------------------------------------------------------
                         required time                       1999.625    
                         arrival time                       -1998.458    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[39]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.502ns  (logic 0.096ns (1.476%)  route 6.406ns (98.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 2001.855 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.719ns, distribution 0.969ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.406  1998.458    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X12Y42         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[39]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.688  2001.855    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X12Y42         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[39]/C
                         clock pessimism              0.000  2001.855    
                         clock uncertainty           -2.158  1999.697    
    SLICE_X12Y42         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.072  1999.625    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[39]
  -------------------------------------------------------------------
                         required time                       1999.625    
                         arrival time                       -1998.458    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[40]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.502ns  (logic 0.096ns (1.476%)  route 6.406ns (98.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 2001.855 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.719ns, distribution 0.969ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.406  1998.458    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X12Y42         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[40]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.688  2001.855    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X12Y42         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[40]/C
                         clock pessimism              0.000  2001.855    
                         clock uncertainty           -2.158  1999.697    
    SLICE_X12Y42         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.072  1999.625    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[40]
  -------------------------------------------------------------------
                         required time                       1999.625    
                         arrival time                       -1998.458    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[71]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.502ns  (logic 0.096ns (1.476%)  route 6.406ns (98.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 2001.855 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.719ns, distribution 0.969ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.406  1998.458    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X12Y42         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[71]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.688  2001.855    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X12Y42         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[71]/C
                         clock pessimism              0.000  2001.855    
                         clock uncertainty           -2.158  1999.697    
    SLICE_X12Y42         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.072  1999.625    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[71]
  -------------------------------------------------------------------
                         required time                       1999.625    
                         arrival time                       -1998.458    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.502ns  (logic 0.096ns (1.476%)  route 6.406ns (98.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 2001.855 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.719ns, distribution 0.969ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.406  1998.458    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X12Y42         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.688  2001.855    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X12Y42         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[7]/C
                         clock pessimism              0.000  2001.855    
                         clock uncertainty           -2.158  1999.697    
    SLICE_X12Y42         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.072  1999.625    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[7]
  -------------------------------------------------------------------
                         required time                       1999.625    
                         arrival time                       -1998.458    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.502ns  (logic 0.096ns (1.476%)  route 6.406ns (98.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.855ns = ( 2001.855 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.719ns, distribution 0.969ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.406  1998.458    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X12Y42         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.688  2001.855    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X12Y42         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[8]/C
                         clock pessimism              0.000  2001.855    
                         clock uncertainty           -2.158  1999.697    
    SLICE_X12Y42         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.072  1999.625    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[8]
  -------------------------------------------------------------------
                         required time                       1999.625    
                         arrival time                       -1998.458    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[108]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.474ns  (logic 0.096ns (1.483%)  route 6.378ns (98.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 2001.856 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.719ns, distribution 0.970ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.378  1998.430    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X9Y37          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[108]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.689  2001.856    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X9Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[108]/C
                         clock pessimism              0.000  2001.856    
                         clock uncertainty           -2.158  1999.698    
    SLICE_X9Y37          FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.072  1999.625    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[108]
  -------------------------------------------------------------------
                         required time                       1999.625    
                         arrival time                       -1998.430    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[109]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.474ns  (logic 0.096ns (1.483%)  route 6.378ns (98.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 2001.856 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.719ns, distribution 0.970ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.378  1998.430    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X9Y37          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[109]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.689  2001.856    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X9Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[109]/C
                         clock pessimism              0.000  2001.856    
                         clock uncertainty           -2.158  1999.698    
    SLICE_X9Y37          FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.072  1999.625    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[109]
  -------------------------------------------------------------------
                         required time                       1999.625    
                         arrival time                       -1998.430    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.474ns  (logic 0.096ns (1.483%)  route 6.378ns (98.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 2001.856 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.719ns, distribution 0.970ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.378  1998.430    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X9Y37          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.689  2001.856    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X9Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[12]/C
                         clock pessimism              0.000  2001.856    
                         clock uncertainty           -2.158  1999.698    
    SLICE_X9Y37          FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.072  1999.625    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[12]
  -------------------------------------------------------------------
                         required time                       1999.625    
                         arrival time                       -1998.430    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_0 rise@1990.000ns)
  Data Path Delay:        6.474ns  (logic 0.096ns (1.483%)  route 6.378ns (98.517%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 2001.856 - 2000.000 ) 
    Source Clock Delay      (SCD):    1.956ns = ( 1991.956 - 1990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.749ns (routing 0.616ns, distribution 1.133ns)
  Clock Net Delay (Destination): 1.689ns (routing 0.719ns, distribution 0.970ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                   1990.000  1990.000 r  
    PS8_X0Y0             PS8                          0.000  1990.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178  1990.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029  1990.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       1.749  1991.956    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096  1992.052 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         6.378  1998.430    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X9Y37          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.689  2001.856    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X9Y37          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[13]/C
                         clock pessimism              0.000  2001.856    
                         clock uncertainty           -2.158  1999.698    
    SLICE_X9Y37          FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.072  1999.625    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[13]
  -------------------------------------------------------------------
                         required time                       1999.625    
                         arrival time                       -1998.430    
  -------------------------------------------------------------------
                         slack                                  1.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[121]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.039ns (1.520%)  route 2.526ns (98.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.450ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.526     3.561    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X6Y46          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[121]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.108     1.246    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[121]/C
                         clock pessimism              0.000     1.246    
                         clock uncertainty            2.158     3.404    
    SLICE_X6Y46          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     3.384    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[121]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[122]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.039ns (1.520%)  route 2.526ns (98.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.450ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.526     3.561    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X6Y46          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[122]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.108     1.246    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[122]/C
                         clock pessimism              0.000     1.246    
                         clock uncertainty            2.158     3.404    
    SLICE_X6Y46          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.384    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[122]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[123]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.039ns (1.520%)  route 2.526ns (98.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.450ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.526     3.561    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X6Y46          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[123]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.108     1.246    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[123]/C
                         clock pessimism              0.000     1.246    
                         clock uncertainty            2.158     3.404    
    SLICE_X6Y46          FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     3.384    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[123]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[124]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.039ns (1.520%)  route 2.526ns (98.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.450ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.526     3.561    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X6Y46          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[124]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.108     1.246    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[124]/C
                         clock pessimism              0.000     1.246    
                         clock uncertainty            2.158     3.404    
    SLICE_X6Y46          FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     3.384    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[124]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[88]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.039ns (1.520%)  route 2.526ns (98.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.450ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.526     3.561    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X6Y46          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[88]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.108     1.246    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[88]/C
                         clock pessimism              0.000     1.246    
                         clock uncertainty            2.158     3.404    
    SLICE_X6Y46          FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     3.384    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[88]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[89]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.039ns (1.520%)  route 2.526ns (98.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.450ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.526     3.561    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X6Y46          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[89]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.108     1.246    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[89]/C
                         clock pessimism              0.000     1.246    
                         clock uncertainty            2.158     3.404    
    SLICE_X6Y46          FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     3.384    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[89]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[90]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.039ns (1.520%)  route 2.526ns (98.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.450ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.526     3.561    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X6Y46          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[90]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.108     1.246    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[90]/C
                         clock pessimism              0.000     1.246    
                         clock uncertainty            2.158     3.404    
    SLICE_X6Y46          FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.384    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[90]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[91]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 0.039ns (1.520%)  route 2.526ns (98.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.108ns (routing 0.450ns, distribution 0.658ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.526     3.561    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X6Y46          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[91]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.108     1.246    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y46          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[91]/C
                         clock pessimism              0.000     1.246    
                         clock uncertainty            2.158     3.404    
    SLICE_X6Y46          FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.384    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[91]
  -------------------------------------------------------------------
                         required time                         -3.384    
                         arrival time                           3.561    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[25]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.039ns (1.486%)  route 2.586ns (98.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.450ns, distribution 0.662ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.586     3.621    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X6Y47          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[25]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.112     1.250    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y47          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[25]/C
                         clock pessimism              0.000     1.250    
                         clock uncertainty            2.158     3.408    
    SLICE_X6Y47          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     3.388    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[26]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.039ns (1.486%)  route 2.586ns (98.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.885ns (routing 0.316ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.112ns (routing 0.450ns, distribution 0.662ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=14057, routed)       0.885     0.996    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/puf_axi_aclk
    SLICE_X7Y45          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y45          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.035 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=133, routed)         2.586     3.621    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/axi_rdata_reg[31][0]
    SLICE_X6Y47          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[26]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.112     1.250    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/clk
    SLICE_X6Y47          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[26]/C
                         clock pessimism              0.000     1.250    
                         clock uncertainty            2.158     3.408    
    SLICE_X6Y47          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     3.388    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/SHIFT_REG/data_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.621    
  -------------------------------------------------------------------
                         slack                                  0.233    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_1
  To Clock:  clk_pl_1

Setup :            0  Failing Endpoints,  Worst Slack     1996.464ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1996.464ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[12]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.096ns (8.129%)  route 1.085ns (91.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 2001.874 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.793ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.719ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.905     2.112    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.208 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          1.085     3.293    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y151         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.707  2001.874    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y151         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[12]/C
                         clock pessimism              0.114  2001.988    
                         clock uncertainty           -2.158  1999.830    
    SLICE_X1Y151         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.072  1999.758    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[12]
  -------------------------------------------------------------------
                         required time                       1999.757    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                               1996.464    

Slack (MET) :             1996.464ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[13]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.096ns (8.129%)  route 1.085ns (91.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 2001.874 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.793ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.719ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.905     2.112    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.208 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          1.085     3.293    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y151         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.707  2001.874    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y151         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[13]/C
                         clock pessimism              0.114  2001.988    
                         clock uncertainty           -2.158  1999.830    
    SLICE_X1Y151         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072  1999.758    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[13]
  -------------------------------------------------------------------
                         required time                       1999.757    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                               1996.464    

Slack (MET) :             1996.464ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[14]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.096ns (8.129%)  route 1.085ns (91.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 2001.874 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.793ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.719ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.905     2.112    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.208 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          1.085     3.293    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y151         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.707  2001.874    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y151         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[14]/C
                         clock pessimism              0.114  2001.988    
                         clock uncertainty           -2.158  1999.830    
    SLICE_X1Y151         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.072  1999.758    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[14]
  -------------------------------------------------------------------
                         required time                       1999.757    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                               1996.464    

Slack (MET) :             1996.464ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[15]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.096ns (8.129%)  route 1.085ns (91.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 2001.874 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.793ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.719ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.905     2.112    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.208 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          1.085     3.293    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y151         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.707  2001.874    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y151         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[15]/C
                         clock pessimism              0.114  2001.988    
                         clock uncertainty           -2.158  1999.830    
    SLICE_X1Y151         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072  1999.758    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[15]
  -------------------------------------------------------------------
                         required time                       1999.757    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                               1996.464    

Slack (MET) :             1996.464ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/rst_mux_reg/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.181ns  (logic 0.096ns (8.129%)  route 1.085ns (91.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.874ns = ( 2001.874 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.793ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.719ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.905     2.112    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.208 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          1.085     3.293    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y151         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/rst_mux_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.707  2001.874    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y151         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/rst_mux_reg/C
                         clock pessimism              0.114  2001.988    
                         clock uncertainty           -2.158  1999.830    
    SLICE_X1Y151         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.072  1999.758    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/rst_mux_reg
  -------------------------------------------------------------------
                         required time                       1999.757    
                         arrival time                          -3.293    
  -------------------------------------------------------------------
                         slack                               1996.464    

Slack (MET) :             1996.470ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[10]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.096ns (8.101%)  route 1.089ns (91.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 2001.883 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.793ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.719ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.905     2.112    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.208 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          1.089     3.297    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y150         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.716  2001.883    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y150         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[10]/C
                         clock pessimism              0.114  2001.997    
                         clock uncertainty           -2.158  1999.839    
    SLICE_X1Y150         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.072  1999.766    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[10]
  -------------------------------------------------------------------
                         required time                       1999.766    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                               1996.470    

Slack (MET) :             1996.470ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.096ns (8.101%)  route 1.089ns (91.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 2001.883 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.793ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.719ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.905     2.112    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.208 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          1.089     3.297    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y150         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.716  2001.883    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y150         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[7]/C
                         clock pessimism              0.114  2001.997    
                         clock uncertainty           -2.158  1999.839    
    SLICE_X1Y150         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.072  1999.766    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[7]
  -------------------------------------------------------------------
                         required time                       1999.766    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                               1996.470    

Slack (MET) :             1996.470ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.096ns (8.101%)  route 1.089ns (91.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 2001.883 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.793ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.719ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.905     2.112    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.208 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          1.089     3.297    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y150         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.716  2001.883    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y150         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[8]/C
                         clock pessimism              0.114  2001.997    
                         clock uncertainty           -2.158  1999.839    
    SLICE_X1Y150         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.072  1999.766    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[8]
  -------------------------------------------------------------------
                         required time                       1999.766    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                               1996.470    

Slack (MET) :             1996.470ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.096ns (8.101%)  route 1.089ns (91.899%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 2001.883 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.793ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.719ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.905     2.112    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.208 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          1.089     3.297    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y150         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.716  2001.883    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y150         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[9]/C
                         clock pessimism              0.114  2001.997    
                         clock uncertainty           -2.158  1999.839    
    SLICE_X1Y150         FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.072  1999.766    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[9]
  -------------------------------------------------------------------
                         required time                       1999.766    
                         arrival time                          -3.297    
  -------------------------------------------------------------------
                         slack                               1996.470    

Slack (MET) :             1996.471ns  (required time - arrival time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2000.000ns  (clk_pl_1 rise@2000.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.096ns (8.115%)  route 1.087ns (91.885%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.883ns = ( 2001.883 - 2000.000 ) 
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      2.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    4.316ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.905ns (routing 0.793ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.719ns, distribution 0.997ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.178     0.178    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.905     2.112    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     2.208 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          1.087     3.295    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y150         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                   2000.000  2000.000 r  
    PS8_X0Y0             PS8                          0.000  2000.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.140  2000.140    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027  2000.167 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.716  2001.883    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y150         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[6]/C
                         clock pessimism              0.114  2001.997    
                         clock uncertainty           -2.158  1999.839    
    SLICE_X1Y150         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.072  1999.766    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[6]
  -------------------------------------------------------------------
                         required time                       1999.766    
                         arrival time                          -3.295    
  -------------------------------------------------------------------
                         slack                               1996.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/data_rdy_int_reg_inv/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.039ns (29.104%)  route 0.095ns (70.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Net Delay (Source):      0.959ns (routing 0.401ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.082ns (routing 0.450ns, distribution 0.632ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.959     1.070    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.109 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          0.095     1.204    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X2Y90          FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/data_rdy_int_reg_inv/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.082     1.220    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X2Y90          FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/data_rdy_int_reg_inv/C
                         clock pessimism             -0.141     1.079    
    SLICE_X2Y90          FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     1.059    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/data_rdy_int_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.039ns (9.701%)  route 0.363ns (90.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.959ns (routing 0.401ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.450ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.959     1.070    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.109 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          0.363     1.472    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y149         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.117     1.255    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y149         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[1]/C
                         clock pessimism             -0.076     1.179    
    SLICE_X1Y149         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.159    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.039ns (9.701%)  route 0.363ns (90.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.959ns (routing 0.401ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.450ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.959     1.070    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.109 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          0.363     1.472    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y149         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.117     1.255    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y149         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[2]/C
                         clock pessimism             -0.076     1.179    
    SLICE_X1Y149         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.159    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.039ns (9.701%)  route 0.363ns (90.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.959ns (routing 0.401ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.450ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.959     1.070    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.109 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          0.363     1.472    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y149         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.117     1.255    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y149         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[3]/C
                         clock pessimism             -0.076     1.179    
    SLICE_X1Y149         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.159    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[4]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.039ns (9.701%)  route 0.363ns (90.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.959ns (routing 0.401ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.450ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.959     1.070    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.109 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          0.363     1.472    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y149         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.117     1.255    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y149         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[4]/C
                         clock pessimism             -0.076     1.179    
    SLICE_X1Y149         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.159    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[5]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.039ns (9.701%)  route 0.363ns (90.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.959ns (routing 0.401ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.450ns, distribution 0.667ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.959     1.070    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.109 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          0.363     1.472    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y149         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.117     1.255    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y149         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[5]/C
                         clock pessimism             -0.076     1.179    
    SLICE_X1Y149         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.159    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.039ns (9.726%)  route 0.362ns (90.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.959ns (routing 0.401ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.450ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.959     1.070    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.109 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          0.362     1.471    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y149         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.116     1.254    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y149         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[0]/C
                         clock pessimism             -0.076     1.178    
    SLICE_X1Y149         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.158    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[11]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.039ns (7.895%)  route 0.455ns (92.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.249ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.959ns (routing 0.401ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.450ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.959     1.070    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.109 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          0.455     1.564    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X2Y150         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.111     1.249    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X2Y150         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[11]/C
                         clock pessimism             -0.076     1.173    
    SLICE_X2Y150         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     1.153    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[10]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.039ns (7.784%)  route 0.462ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.959ns (routing 0.401ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.450ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.959     1.070    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.109 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          0.462     1.571    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y150         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.116     1.254    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y150         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[10]/C
                         clock pessimism             -0.076     1.178    
    SLICE_X1Y150         FDCE (Remov_BFF_SLICEM_C_CLR)
                                                     -0.020     1.158    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Destination:            u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[7]/CLR
                            (removal check against rising-edge clock clk_pl_1  {rise@0.000ns fall@1000.000ns period=2000.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_1 rise@0.000ns - clk_pl_1 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.039ns (7.784%)  route 0.462ns (92.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    1.070ns
    Clock Pessimism Removal (CPR):    0.076ns
  Clock Net Delay (Source):      0.959ns (routing 0.401ns, distribution 0.558ns)
  Clock Net Delay (Destination): 1.116ns (routing 0.450ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.094     0.094    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         0.959     1.070    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/clk
    SLICE_X2Y90          FDRE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.109 r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/enable_PUF_reg/Q
                         net (fo=20, routed)          0.462     1.571    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/enable_PUF
    SLICE_X1Y150         FDCE                                         f  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_1 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[1]
                         net (fo=1, routed)           0.120     0.120    u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[1]
    BUFG_PS_X0Y60        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  u96_v2_pop_ropuf_i/zynq_ultra_ps_e_0/U0/buffer_pl_clk_1.PL_CLK_1_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=162, routed)         1.116     1.254    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/clk
    SLICE_X1Y150         FDCE                                         r  u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[7]/C
                         clock pessimism             -0.076     1.178    
    SLICE_X1Y150         FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.158    u96_v2_pop_ropuf_i/POP_ro_puf_AXI4L_0/U0/POP_ro_puf_AXI4L_v1_0_PUF_AXI_inst/POP_RO_PUF/puf0/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.413    





