// Seed: 2267544494
module module_0;
  wire id_1;
  int  id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  final $display(~id_2[1]);
  id_4(
      .id_0(id_3), .id_1(1)
  );
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply0 id_0,
    output tri id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    input wire id_7,
    output wand id_8,
    output wor id_9,
    inout wire id_10,
    output wire id_11,
    input tri0 id_12,
    output supply1 id_13,
    input supply0 id_14,
    input supply1 id_15
    , id_31,
    input tri0 id_16,
    inout supply1 id_17,
    input tri id_18,
    input tri id_19,
    output supply0 id_20,
    input uwire id_21,
    input uwire id_22,
    output uwire id_23,
    output wor id_24,
    output wor id_25,
    output uwire id_26,
    input uwire id_27,
    output tri id_28,
    output wand id_29
);
  wire id_32;
  always @(id_14 or posedge 1'b0) begin : LABEL_0
    id_9 = 1 <= 1;
  end
  module_0 modCall_1 ();
endmodule
