Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 25 07:19:11 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-333123751.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a50t-csg325
| Speed File   : -2  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: videooutsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 71 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.222      -39.883                      8                14857        0.061        0.000                      0                14857       -0.259       -1.360                       9                  5041  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                             ------------         ----------      --------------
clk50                                             {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_clk200                      {0.000 2.500}        5.000           200.000         
  videooutsoc_crg_pll_fb                          {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_sys                         {0.000 5.000}        10.000          100.000         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0  {0.000 3.333}        6.667           150.000         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {0.000 0.667}        1.333           749.999         
    hdmi_out0_driver_s7hdmioutclocking_mmcm_fb    {0.000 10.000}       20.000          50.000          
  videooutsoc_crg_pll_sys4x                       {0.000 1.250}        2.500           400.000         
  videooutsoc_crg_pll_sys4x_dqs                   {0.625 1.875}        2.500           400.000         
pix_clk                                           {0.000 5.000}        10.000          100.000         
sys_clk                                           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk50                                                                                                                                                                                               7.000        0.000                       0                     1  
  videooutsoc_crg_pll_clk200                            1.406        0.000                      0                   14        0.121        0.000                      0                   14        0.264        0.000                       0                    10  
  videooutsoc_crg_pll_fb                                                                                                                                                                           18.751        0.000                       0                     2  
  videooutsoc_crg_pll_sys                                                                                                                                                                           3.000        0.000                       0                     4  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0                                                                                                                                                    5.074        0.000                       0                     2  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1                                                                                                                                                   -0.259       -1.360                       9                    10  
    hdmi_out0_driver_s7hdmioutclocking_mmcm_fb                                                                                                                                                     18.751        0.000                       0                     2  
  videooutsoc_crg_pll_sys4x                                                                                                                                                                         0.908        0.000                       0                   127  
  videooutsoc_crg_pll_sys4x_dqs                                                                                                                                                                     0.908        0.000                       0                     6  
pix_clk                                                 1.997        0.000                      0                 1449        0.074        0.000                      0                 1449        3.870        0.000                       0                   843  
sys_clk                                                 0.965        0.000                      0                13386        0.061        0.000                      0                13386        2.501        0.000                       0                  4034  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                    To Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                    --------                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pix_clk                                       hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1       -5.222      -39.883                      8                    8        1.725        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk50
  To Clock:  clk50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk50 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_clk200
  To Clock:  videooutsoc_crg_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.406ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.379     5.844 r  FDPE_2/Q
                         net (fo=1, routed)           0.144     5.988    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X1Y77          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    R2                                                0.000     2.000 r  clk50 (IN)
                         net (fo=0)                   0.000     2.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     3.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     4.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     4.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     5.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     5.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304     7.154    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_3/C
                         clock pessimism              0.311     7.465    
                         clock uncertainty           -0.039     7.426    
    SLICE_X1Y77          FDPE (Setup_fdpe_C_D)       -0.032     7.394    FDPE_3
  -------------------------------------------------------------------
                         required time                          7.394    
                         arrival time                          -5.988    
  -------------------------------------------------------------------
                         slack                                  1.406    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.484ns (35.921%)  route 0.863ns (64.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.379     5.844 r  videooutsoc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.720     6.564    videooutsoc_crg_reset_counter[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.105     6.669 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.812    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X0Y77          FDSE (Setup_fdse_C_CE)      -0.168    10.258    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.484ns (35.921%)  route 0.863ns (64.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.379     5.844 r  videooutsoc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.720     6.564    videooutsoc_crg_reset_counter[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.105     6.669 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.812    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X0Y77          FDSE (Setup_fdse_C_CE)      -0.168    10.258    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.484ns (35.921%)  route 0.863ns (64.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.379     5.844 r  videooutsoc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.720     6.564    videooutsoc_crg_reset_counter[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.105     6.669 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.812    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X0Y77          FDSE (Setup_fdse_C_CE)      -0.168    10.258    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.347ns  (logic 0.484ns (35.921%)  route 0.863ns (64.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.379     5.844 r  videooutsoc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.720     6.564    videooutsoc_crg_reset_counter[2]
    SLICE_X0Y77          LUT4 (Prop_lut4_I2_O)        0.105     6.669 r  videooutsoc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.144     6.812    videooutsoc_crg_reset_counter[3]_i_1_n_0
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.311    10.465    
                         clock uncertainty           -0.039    10.426    
    SLICE_X0Y77          FDSE (Setup_fdse_C_CE)      -0.168    10.258    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.258    
                         arrival time                          -6.812    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.348ns (40.800%)  route 0.505ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.348     5.813 r  FDPE_3/Q
                         net (fo=5, routed)           0.505     6.318    clk200_rst
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.287    10.441    
                         clock uncertainty           -0.039    10.402    
    SLICE_X0Y77          FDSE (Setup_fdse_C_S)       -0.489     9.913    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.348ns (40.800%)  route 0.505ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.348     5.813 r  FDPE_3/Q
                         net (fo=5, routed)           0.505     6.318    clk200_rst
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.287    10.441    
                         clock uncertainty           -0.039    10.402    
    SLICE_X0Y77          FDSE (Setup_fdse_C_S)       -0.489     9.913    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.348ns (40.800%)  route 0.505ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.348     5.813 r  FDPE_3/Q
                         net (fo=5, routed)           0.505     6.318    clk200_rst
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.287    10.441    
                         clock uncertainty           -0.039    10.402    
    SLICE_X0Y77          FDSE (Setup_fdse_C_S)       -0.489     9.913    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.595ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.348ns (40.800%)  route 0.505ns (59.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.154ns = ( 10.154 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.348     5.813 r  FDPE_3/Q
                         net (fo=5, routed)           0.505     6.318    clk200_rst
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.304    10.154    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.287    10.441    
                         clock uncertainty           -0.039    10.402    
    SLICE_X0Y77          FDSE (Setup_fdse_C_S)       -0.489     9.913    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          9.913    
                         arrival time                          -6.318    
  -------------------------------------------------------------------
                         slack                                  3.595    

Slack (MET) :             3.693ns  (required time - arrival time)
  Source:                 videooutsoc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (videooutsoc_crg_pll_clk200 rise@5.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.587ns (46.049%)  route 0.688ns (53.951%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.152ns = ( 10.152 - 5.000 ) 
    Source Clock Delay      (SCD):    5.465ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.031ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.398     1.398 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.080     2.478    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.555 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.419     3.974    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     4.055 r  BUFG_2/O
                         net (fo=8, routed)           1.410     5.465    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.348     5.813 r  videooutsoc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.688     6.501    videooutsoc_crg_reset_counter[3]
    SLICE_X0Y76          LUT6 (Prop_lut6_I3_O)        0.239     6.740 r  videooutsoc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     6.740    videooutsoc_crg_ic_reset_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  videooutsoc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    R2                                                0.000     5.000 r  clk50 (IN)
                         net (fo=0)                   0.000     5.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332     6.332 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019     7.351    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.424 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.349     8.773    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     8.850 r  BUFG_2/O
                         net (fo=8, routed)           1.302    10.152    clk200_clk
    SLICE_X0Y76          FDRE                                         r  videooutsoc_crg_ic_reset_reg/C
                         clock pessimism              0.287    10.439    
                         clock uncertainty           -0.039    10.400    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.032    10.432    videooutsoc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         10.432    
                         arrival time                          -6.740    
  -------------------------------------------------------------------
                         slack                                  3.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.141     1.976 r  FDPE_2/Q
                         net (fo=1, routed)           0.055     2.031    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X1Y77          FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.547     1.835    
    SLICE_X1Y77          FDPE (Hold_fdpe_C_D)         0.075     1.910    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.010%)  route 0.186ns (49.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.141     1.976 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.186     2.162    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y76          LUT6 (Prop_lut6_I1_O)        0.045     2.207 r  videooutsoc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.207    videooutsoc_crg_ic_reset_i_1_n_0
    SLICE_X0Y76          FDRE                                         r  videooutsoc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.848     2.380    clk200_clk
    SLICE_X0Y76          FDRE                                         r  videooutsoc_crg_ic_reset_reg/C
                         clock pessimism             -0.534     1.846    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.092     1.938    videooutsoc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.184ns (48.613%)  route 0.195ns (51.387%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.141     1.976 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.195     2.170    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y77          LUT4 (Prop_lut4_I1_O)        0.043     2.213 r  videooutsoc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.213    videooutsoc_crg_reset_counter[3]_i_2_n_0
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X0Y77          FDSE (Hold_fdse_C_D)         0.107     1.942    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.183ns (47.817%)  route 0.200ns (52.183%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.141     1.976 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.200     2.175    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y77          LUT2 (Prop_lut2_I0_O)        0.042     2.217 r  videooutsoc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.217    videooutsoc_crg_reset_counter[1]_i_1_n_0
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X0Y77          FDSE (Hold_fdse_C_D)         0.107     1.942    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.883%)  route 0.195ns (51.117%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.141     1.976 r  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.195     2.170    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y77          LUT3 (Prop_lut3_I1_O)        0.045     2.215 r  videooutsoc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.215    videooutsoc_crg_reset_counter[2]_i_1_n_0
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X0Y77          FDSE (Hold_fdse_C_D)         0.092     1.927    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.927    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 videooutsoc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.223%)  route 0.200ns (51.777%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDSE (Prop_fdse_C_Q)         0.141     1.976 f  videooutsoc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.200     2.175    videooutsoc_crg_reset_counter[0]
    SLICE_X0Y77          LUT1 (Prop_lut1_I0_O)        0.045     2.220 r  videooutsoc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.220    videooutsoc_crg_reset_counter0[0]
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.835    
    SLICE_X0Y77          FDSE (Hold_fdse_C_D)         0.091     1.926    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.220    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.693%)  route 0.241ns (65.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.963 r  FDPE_3/Q
                         net (fo=5, routed)           0.241     2.204    clk200_rst
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X0Y77          FDSE (Hold_fdse_C_S)        -0.072     1.776    videooutsoc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.693%)  route 0.241ns (65.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.963 r  FDPE_3/Q
                         net (fo=5, routed)           0.241     2.204    clk200_rst
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X0Y77          FDSE (Hold_fdse_C_S)        -0.072     1.776    videooutsoc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.693%)  route 0.241ns (65.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.963 r  FDPE_3/Q
                         net (fo=5, routed)           0.241     2.204    clk200_rst
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X0Y77          FDSE (Hold_fdse_C_S)        -0.072     1.776    videooutsoc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            videooutsoc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by videooutsoc_crg_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             videooutsoc_crg_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (videooutsoc_crg_pll_clk200 rise@0.000ns - videooutsoc_crg_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.693%)  route 0.241ns (65.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.835ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.675    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.725 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.226    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.252 r  BUFG_2/O
                         net (fo=8, routed)           0.583     1.835    clk200_clk
    SLICE_X1Y77          FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDPE (Prop_fdpe_C_Q)         0.128     1.963 r  FDPE_3/Q
                         net (fo=5, routed)           0.241     2.204    clk200_rst
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock videooutsoc_crg_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.502    videooutsoc_crg_pll_clk200
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_2/O
                         net (fo=8, routed)           0.850     2.382    clk200_clk
    SLICE_X0Y77          FDSE                                         r  videooutsoc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.534     1.848    
    SLICE_X0Y77          FDSE (Hold_fdse_C_S)        -0.072     1.776    videooutsoc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           2.204    
  -------------------------------------------------------------------
                         slack                                  0.428    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y3    BUFG_2/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X1Y77      FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X1Y77      FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X0Y76      videooutsoc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT3
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      FDPE_2/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[2]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      FDPE_3/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      FDPE_2/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X0Y76      videooutsoc_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[1]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[2]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X0Y77      videooutsoc_crg_reset_counter_reg[3]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X1Y77      FDPE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_fb
  To Clock:  videooutsoc_crg_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys
  To Clock:  videooutsoc_crg_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0    BUFG/I
Min Period        n/a     BUFG/I             n/a            1.592         10.000      8.408      BUFGCTRL_X0Y6    BUFG_1/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0   PLLE2_BASE/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         6.667       5.074      BUFGCTRL_X0Y1    BUFG_5/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.667       5.418      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.259ns,  Total Violation       -1.360ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
Waveform(ns):       { 0.000 0.667 }
Period(ns):         1.333
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.592         1.333       -0.259     BUFGCTRL_X0Y4    BUFG_6/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y22     OSERDESE2_65/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y21     OSERDESE2_66/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y16     OSERDESE2_67/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y15     OSERDESE2_68/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y10     OSERDESE2_69/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y9      OSERDESE2_70/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y4      OSERDESE2_71/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.471         1.333       -0.138     OLOGIC_X1Y3      OSERDESE2_72/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.333       0.084      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.333       212.027    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_out0_driver_s7hdmioutclocking_mmcm_fb
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys4x
  To Clock:  videooutsoc_crg_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y2   BUFG_3/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y88    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y91    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y76    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.471         2.500       1.029      ILOGIC_X0Y86    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.471         2.500       1.029      ILOGIC_X0Y77    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  videooutsoc_crg_pll_sys4x_dqs
  To Clock:  videooutsoc_crg_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.908ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         videooutsoc_crg_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.592         2.500       0.908      BUFGCTRL_X0Y5   BUFG_4/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y94    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y82    OSERDESE2_28/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y58    OSERDESE2_30/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.471         2.500       1.029      OLOGIC_X0Y70    OSERDESE2_32/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y0  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  pix_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.203ns  (logic 1.523ns (21.144%)  route 5.680ns (78.856%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.350     1.350    pix_clk
    SLICE_X31Y26         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.348     1.698 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.692     2.390    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X30Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.646 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.513     3.159    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.268     3.427 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.536     3.963    storage_11_reg_0_i_87_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.068 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.482     4.550    storage_11_reg_0_i_84_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.105     4.655 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.338     4.993    storage_11_reg_0_i_82_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I3_O)        0.105     5.098 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           1.246     6.344    storage_11_reg_0_i_79_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I4_O)        0.105     6.449 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.389     6.838    storage_11_reg_0_i_1_n_0
    SLICE_X15Y57         LUT2 (Prop_lut2_I1_O)        0.105     6.943 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.445     7.388    storage_11_reg_0_i_80_n_0
    SLICE_X14Y57         LUT2 (Prop_lut2_I1_O)        0.126     7.514 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           1.039     8.553    storage_11_reg_0_i_5_n_0
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_0/CLKARDCLK
                         clock pessimism              0.000    11.281    
                         clock uncertainty           -0.063    11.218    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.668    10.550    storage_11_reg_0
  -------------------------------------------------------------------
                         required time                         10.550    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.139ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 1.502ns (20.748%)  route 5.737ns (79.252%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.350     1.350    pix_clk
    SLICE_X31Y26         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.348     1.698 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.692     2.390    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X30Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.646 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.513     3.159    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.268     3.427 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.536     3.963    storage_11_reg_0_i_87_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.068 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.482     4.550    storage_11_reg_0_i_84_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.105     4.655 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.338     4.993    storage_11_reg_0_i_82_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I3_O)        0.105     5.098 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           1.246     6.344    storage_11_reg_0_i_79_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I4_O)        0.105     6.449 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.389     6.838    storage_11_reg_0_i_1_n_0
    SLICE_X15Y57         LUT2 (Prop_lut2_I1_O)        0.105     6.943 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.411     7.354    storage_11_reg_0_i_80_n_0
    SLICE_X14Y57         LUT3 (Prop_lut3_I0_O)        0.105     7.459 r  storage_11_reg_0_i_4/O
                         net (fo=5, routed)           1.130     8.589    rdata_fifo_graycounter1_q_next_binary[1]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_0/CLKARDCLK
                         clock pessimism              0.000    11.281    
                         clock uncertainty           -0.063    11.218    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.490    10.728    storage_11_reg_0
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -8.589    
  -------------------------------------------------------------------
                         slack                                  2.139    

Slack (MET) :             2.149ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.043ns  (logic 1.523ns (21.625%)  route 5.520ns (78.375%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 11.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.350     1.350    pix_clk
    SLICE_X31Y26         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.348     1.698 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.692     2.390    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X30Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.646 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.513     3.159    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.268     3.427 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.536     3.963    storage_11_reg_0_i_87_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.068 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.482     4.550    storage_11_reg_0_i_84_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.105     4.655 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.338     4.993    storage_11_reg_0_i_82_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I3_O)        0.105     5.098 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           1.246     6.344    storage_11_reg_0_i_79_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I4_O)        0.105     6.449 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.389     6.838    storage_11_reg_0_i_1_n_0
    SLICE_X15Y57         LUT2 (Prop_lut2_I1_O)        0.105     6.943 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.445     7.388    storage_11_reg_0_i_80_n_0
    SLICE_X14Y57         LUT2 (Prop_lut2_I1_O)        0.126     7.514 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           0.878     8.392    storage_11_reg_0_i_5_n_0
    RAMB36_X0Y13         RAMB36E1                                     r  storage_11_reg_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.272    11.272    pix_clk
    RAMB36_X0Y13         RAMB36E1                                     r  storage_11_reg_2/CLKARDCLK
                         clock pessimism              0.000    11.272    
                         clock uncertainty           -0.063    11.209    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.668    10.541    storage_11_reg_2
  -------------------------------------------------------------------
                         required time                         10.541    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  2.149    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.202ns  (logic 1.502ns (20.857%)  route 5.700ns (79.143%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.350     1.350    pix_clk
    SLICE_X31Y26         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.348     1.698 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.692     2.390    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X30Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.646 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.513     3.159    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.268     3.427 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.536     3.963    storage_11_reg_0_i_87_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.068 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.482     4.550    storage_11_reg_0_i_84_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.105     4.655 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.338     4.993    storage_11_reg_0_i_82_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I3_O)        0.105     5.098 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           1.246     6.344    storage_11_reg_0_i_79_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I4_O)        0.105     6.449 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.389     6.838    storage_11_reg_0_i_1_n_0
    SLICE_X15Y57         LUT2 (Prop_lut2_I1_O)        0.105     6.943 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.381     7.324    storage_11_reg_0_i_80_n_0
    SLICE_X14Y58         LUT4 (Prop_lut4_I0_O)        0.105     7.429 r  storage_11_reg_0_i_3/O
                         net (fo=5, routed)           1.123     8.551    rdata_fifo_graycounter1_q_next_binary[2]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_0/CLKARDCLK
                         clock pessimism              0.000    11.281    
                         clock uncertainty           -0.063    11.218    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.490    10.728    storage_11_reg_0
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -8.551    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.202ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.465ns  (logic 1.292ns (17.309%)  route 6.173ns (82.691%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.350     1.350    pix_clk
    SLICE_X31Y26         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.348     1.698 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.692     2.390    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X30Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.646 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.513     3.159    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.268     3.427 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.536     3.963    storage_11_reg_0_i_87_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.068 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.482     4.550    storage_11_reg_0_i_84_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.105     4.655 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.343     4.997    storage_11_reg_0_i_82_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.102 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.672     6.774    storage_14_reg_i_26_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.105     6.879 r  storage_14_reg_i_5/O
                         net (fo=1, routed)           1.935     8.814    litedramport1_rdata_payload_data[13]
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.287    11.287    pix_clk
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.006    11.293    
                         clock uncertainty           -0.063    11.230    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[13])
                                                     -0.214    11.016    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  2.202    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.143ns  (logic 1.502ns (21.027%)  route 5.641ns (78.973%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.350     1.350    pix_clk
    SLICE_X31Y26         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.348     1.698 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.692     2.390    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X30Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.646 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.513     3.159    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.268     3.427 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.536     3.963    storage_11_reg_0_i_87_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.068 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.482     4.550    storage_11_reg_0_i_84_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.105     4.655 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.338     4.993    storage_11_reg_0_i_82_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I3_O)        0.105     5.098 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           1.246     6.344    storage_11_reg_0_i_79_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I4_O)        0.105     6.449 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.389     6.838    storage_11_reg_0_i_1_n_0
    SLICE_X15Y57         LUT2 (Prop_lut2_I1_O)        0.105     6.943 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.445     7.388    storage_11_reg_0_i_80_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I0_O)        0.105     7.493 r  storage_11_reg_0_i_2/O
                         net (fo=5, routed)           1.000     8.493    rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.281    11.281    pix_clk
    RAMB36_X1Y11         RAMB36E1                                     r  storage_11_reg_0/CLKARDCLK
                         clock pessimism              0.000    11.281    
                         clock uncertainty           -0.063    11.218    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.728    storage_11_reg_0
  -------------------------------------------------------------------
                         required time                         10.728    
                         arrival time                          -8.493    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.313ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.883ns  (logic 1.523ns (22.129%)  route 5.360ns (77.871%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.276ns = ( 11.276 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.350     1.350    pix_clk
    SLICE_X31Y26         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.348     1.698 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.692     2.390    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X30Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.646 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.513     3.159    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.268     3.427 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.536     3.963    storage_11_reg_0_i_87_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.068 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.482     4.550    storage_11_reg_0_i_84_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.105     4.655 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.338     4.993    storage_11_reg_0_i_82_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I3_O)        0.105     5.098 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           1.246     6.344    storage_11_reg_0_i_79_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I4_O)        0.105     6.449 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.389     6.838    storage_11_reg_0_i_1_n_0
    SLICE_X15Y57         LUT2 (Prop_lut2_I1_O)        0.105     6.943 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.445     7.388    storage_11_reg_0_i_80_n_0
    SLICE_X14Y57         LUT2 (Prop_lut2_I1_O)        0.126     7.514 r  storage_11_reg_0_i_5/O
                         net (fo=5, routed)           0.718     8.232    storage_11_reg_0_i_5_n_0
    RAMB36_X0Y12         RAMB36E1                                     r  storage_11_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.276    11.276    pix_clk
    RAMB36_X0Y12         RAMB36E1                                     r  storage_11_reg_1/CLKARDCLK
                         clock pessimism              0.000    11.276    
                         clock uncertainty           -0.063    11.213    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.668    10.545    storage_11_reg_1
  -------------------------------------------------------------------
                         required time                         10.545    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                  2.313    

Slack (MET) :             2.345ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.321ns  (logic 1.292ns (17.647%)  route 6.029ns (82.353%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.350     1.350    pix_clk
    SLICE_X31Y26         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.348     1.698 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.692     2.390    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X30Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.646 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.513     3.159    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.268     3.427 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.536     3.963    storage_11_reg_0_i_87_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.068 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.482     4.550    storage_11_reg_0_i_84_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.105     4.655 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.343     4.997    storage_11_reg_0_i_82_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.102 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.675     6.777    storage_14_reg_i_26_n_0
    SLICE_X13Y59         LUT6 (Prop_lut6_I5_O)        0.105     6.882 r  storage_14_reg_i_14/O
                         net (fo=1, routed)           1.789     8.671    litedramport1_rdata_payload_data[4]
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.287    11.287    pix_clk
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.006    11.293    
                         clock uncertainty           -0.063    11.230    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[4])
                                                     -0.214    11.016    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                  2.345    

Slack (MET) :             2.369ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_11_reg_2/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.001ns  (logic 1.502ns (21.455%)  route 5.499ns (78.545%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.272ns = ( 11.272 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.350     1.350    pix_clk
    SLICE_X31Y26         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.348     1.698 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.692     2.390    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X30Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.646 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.513     3.159    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.268     3.427 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.536     3.963    storage_11_reg_0_i_87_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.068 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.482     4.550    storage_11_reg_0_i_84_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.105     4.655 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.338     4.993    storage_11_reg_0_i_82_n_0
    SLICE_X32Y25         LUT5 (Prop_lut5_I3_O)        0.105     5.098 f  storage_11_reg_0_i_79/O
                         net (fo=3, routed)           1.246     6.344    storage_11_reg_0_i_79_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I4_O)        0.105     6.449 f  storage_11_reg_0_i_1/O
                         net (fo=6, routed)           0.389     6.838    storage_11_reg_0_i_1_n_0
    SLICE_X15Y57         LUT2 (Prop_lut2_I1_O)        0.105     6.943 r  storage_11_reg_0_i_80/O
                         net (fo=9, routed)           0.445     7.388    storage_11_reg_0_i_80_n_0
    SLICE_X14Y57         LUT5 (Prop_lut5_I0_O)        0.105     7.493 r  storage_11_reg_0_i_2/O
                         net (fo=5, routed)           0.857     8.351    rdata_fifo_graycounter1_q_next_binary[3]
    RAMB36_X0Y13         RAMB36E1                                     r  storage_11_reg_2/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.272    11.272    pix_clk
    RAMB36_X0Y13         RAMB36E1                                     r  storage_11_reg_2/CLKARDCLK
                         clock pessimism              0.000    11.272    
                         clock uncertainty           -0.063    11.209    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.490    10.719    storage_11_reg_2
  -------------------------------------------------------------------
                         required time                         10.719    
                         arrival time                          -8.351    
  -------------------------------------------------------------------
                         slack                                  2.369    

Slack (MET) :             2.376ns  (required time - arrival time)
  Source:                 cmd_buffer_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (pix_clk rise@10.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        7.291ns  (logic 1.292ns (17.721%)  route 5.999ns (82.278%))
  Logic Levels:           6  (LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.287ns = ( 11.287 - 10.000 ) 
    Source Clock Delay      (SCD):    1.350ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         1.350     1.350    pix_clk
    SLICE_X31Y26         FDRE                                         r  cmd_buffer_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y26         FDRE (Prop_fdre_C_Q)         0.348     1.698 r  cmd_buffer_consume_reg[1]/Q
                         net (fo=13, routed)          0.692     2.390    storage_12_reg_0_3_6_11/ADDRC1
    SLICE_X30Y25         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     2.646 r  storage_12_reg_0_3_6_11/RAMC/O
                         net (fo=1, routed)           0.513     3.159    cmd_buffer_fifo_out_payload_sel[10]
    SLICE_X29Y24         LUT6 (Prop_lut6_I2_O)        0.268     3.427 f  storage_11_reg_0_i_87/O
                         net (fo=1, routed)           0.536     3.963    storage_11_reg_0_i_87_n_0
    SLICE_X28Y24         LUT6 (Prop_lut6_I0_O)        0.105     4.068 f  storage_11_reg_0_i_84/O
                         net (fo=1, routed)           0.482     4.550    storage_11_reg_0_i_84_n_0
    SLICE_X28Y25         LUT3 (Prop_lut3_I0_O)        0.105     4.655 f  storage_11_reg_0_i_82/O
                         net (fo=2, routed)           0.343     4.997    storage_11_reg_0_i_82_n_0
    SLICE_X32Y25         LUT6 (Prop_lut6_I0_O)        0.105     5.102 f  storage_14_reg_i_26/O
                         net (fo=21, routed)          1.587     6.690    storage_14_reg_i_26_n_0
    SLICE_X15Y57         LUT6 (Prop_lut6_I5_O)        0.105     6.795 r  storage_14_reg_i_18/O
                         net (fo=1, routed)           1.846     8.640    litedramport1_rdata_payload_data[0]
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.287    11.287    pix_clk
    RAMB18_X1Y8          RAMB18E1                                     r  storage_14_reg/CLKARDCLK
                         clock pessimism              0.006    11.293    
                         clock uncertainty           -0.063    11.230    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.214    11.016    storage_14_reg
  -------------------------------------------------------------------
                         required time                         11.016    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  2.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.340%)  route 0.258ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.560     0.560    pix_clk
    SLICE_X51Y17         FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.258     0.959    storage_17_reg_0_3_0_5/ADDRD0
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.830     0.830    storage_17_reg_0_3_0_5/WCLK
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X52Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_17_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.340%)  route 0.258ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.560     0.560    pix_clk
    SLICE_X51Y17         FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.258     0.959    storage_17_reg_0_3_0_5/ADDRD0
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.830     0.830    storage_17_reg_0_3_0_5/WCLK
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X52Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_17_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.340%)  route 0.258ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.560     0.560    pix_clk
    SLICE_X51Y17         FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.258     0.959    storage_17_reg_0_3_0_5/ADDRD0
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.830     0.830    storage_17_reg_0_3_0_5/WCLK
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X52Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_17_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.340%)  route 0.258ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.560     0.560    pix_clk
    SLICE_X51Y17         FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.258     0.959    storage_17_reg_0_3_0_5/ADDRD0
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.830     0.830    storage_17_reg_0_3_0_5/WCLK
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X52Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_17_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.340%)  route 0.258ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.560     0.560    pix_clk
    SLICE_X51Y17         FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.258     0.959    storage_17_reg_0_3_0_5/ADDRD0
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.830     0.830    storage_17_reg_0_3_0_5/WCLK
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X52Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_17_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.340%)  route 0.258ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.560     0.560    pix_clk
    SLICE_X51Y17         FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.258     0.959    storage_17_reg_0_3_0_5/ADDRD0
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.830     0.830    storage_17_reg_0_3_0_5/WCLK
    SLICE_X52Y16         RAMD32                                       r  storage_17_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X52Y16         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.885    storage_17_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.340%)  route 0.258ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.560     0.560    pix_clk
    SLICE_X51Y17         FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.258     0.959    storage_17_reg_0_3_0_5/ADDRD0
    SLICE_X52Y16         RAMS32                                       r  storage_17_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.830     0.830    storage_17_reg_0_3_0_5/WCLK
    SLICE_X52Y16         RAMS32                                       r  storage_17_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X52Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    storage_17_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_17_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.340%)  route 0.258ns (64.660%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.560     0.560    pix_clk
    SLICE_X51Y17         FDRE                                         r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  hdmi_out0_resetinserter_cr_fifo_produce_reg[0]/Q
                         net (fo=18, routed)          0.258     0.959    storage_17_reg_0_3_0_5/ADDRD0
    SLICE_X52Y16         RAMS32                                       r  storage_17_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.830     0.830    storage_17_reg_0_3_0_5/WCLK
    SLICE_X52Y16         RAMS32                                       r  storage_17_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.255     0.575    
    SLICE_X52Y16         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.885    storage_17_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.959    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.559     0.559    pix_clk
    SLICE_X53Y18         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.219     0.906    storage_16_reg_0_3_0_5/ADDRD1
    SLICE_X52Y18         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.828     0.828    storage_16_reg_0_3_0_5/WCLK
    SLICE_X52Y18         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.827    storage_16_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_16_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             pix_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pix_clk rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.128ns (36.892%)  route 0.219ns (63.108%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.559     0.559    pix_clk
    SLICE_X53Y18         FDRE                                         r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  hdmi_out0_resetinserter_cb_fifo_produce_reg[1]/Q
                         net (fo=17, routed)          0.219     0.906    storage_16_reg_0_3_0_5/ADDRD1
    SLICE_X52Y18         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.828     0.828    storage_16_reg_0_3_0_5/WCLK
    SLICE_X52Y18         RAMD32                                       r  storage_16_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.256     0.572    
    SLICE_X52Y18         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     0.827    storage_16_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.827    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pix_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG_5/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB18_X1Y8   storage_14_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y12  storage_11_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y13  storage_11_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y11  storage_11_reg_3/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB18_X1Y8   storage_14_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y11  storage_11_reg_0/CLKARDCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y22  OSERDESE2_65/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y21  OSERDESE2_66/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y16  OSERDESE2_67/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.471         10.000      8.529      OLOGIC_X1Y15  OSERDESE2_68/CLKDIV
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38  storage_10_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38  storage_10_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38  storage_10_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38  storage_10_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38  storage_10_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38  storage_10_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38  storage_10_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38  storage_10_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38  storage_10_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y38  storage_10_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  storage_12_reg_0_3_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  storage_12_reg_0_3_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  storage_12_reg_0_3_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  storage_12_reg_0_3_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  storage_12_reg_0_3_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  storage_12_reg_0_3_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  storage_12_reg_0_3_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y25  storage_12_reg_0_3_6_11/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y26  storage_12_reg_0_3_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X30Y26  storage_12_reg_0_3_12_15/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.501ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.965ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain28_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 3.751ns (44.728%)  route 4.635ns (55.272%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 11.275 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        1.408     1.408    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.533 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.171     4.704    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.809 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.809    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.232 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.232    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.332    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     5.539 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.391     5.930    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.297     6.227 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=2, routed)           0.364     6.591    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.106     6.697 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.737     7.434    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.283     7.717 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.084     8.801    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X13Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.906 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_9/O
                         net (fo=2, routed)           0.889     9.795    videooutsoc_data_port_we[28]
    RAMB18_X0Y31         RAMB18E1                                     r  data_mem_grain28_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4035, routed)        1.275    11.275    sys_clk
    RAMB18_X0Y31         RAMB18E1                                     r  data_mem_grain28_reg/CLKARDCLK
                         clock pessimism              0.000    11.275    
                         clock uncertainty           -0.039    11.235    
    RAMB18_X0Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.759    data_mem_grain28_reg
  -------------------------------------------------------------------
                         required time                         10.759    
                         arrival time                          -9.795    
  -------------------------------------------------------------------
                         slack                                  0.965    

Slack (MET) :             0.977ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain28_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.374ns  (logic 3.751ns (44.794%)  route 4.623ns (55.206%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 11.275 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        1.408     1.408    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.533 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.171     4.704    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.809 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.809    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.232 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.232    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.332    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     5.539 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.391     5.930    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.297     6.227 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=2, routed)           0.364     6.591    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.106     6.697 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.737     7.434    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I5_O)        0.283     7.717 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10/O
                         net (fo=4, routed)           1.084     8.801    lm32_cpu/load_store_unit/data_mem_grain28_reg_i_10_n_0
    SLICE_X13Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.906 r  lm32_cpu/load_store_unit/data_mem_grain28_reg_i_9/O
                         net (fo=2, routed)           0.876     9.782    videooutsoc_data_port_we[28]
    RAMB18_X0Y31         RAMB18E1                                     r  data_mem_grain28_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4035, routed)        1.275    11.275    sys_clk
    RAMB18_X0Y31         RAMB18E1                                     r  data_mem_grain28_reg/CLKARDCLK
                         clock pessimism              0.000    11.275    
                         clock uncertainty           -0.039    11.235    
    RAMB18_X0Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.759    data_mem_grain28_reg
  -------------------------------------------------------------------
                         required time                         10.759    
                         arrival time                          -9.782    
  -------------------------------------------------------------------
                         slack                                  0.977    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain20_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.140ns  (logic 3.572ns (43.881%)  route 4.568ns (56.119%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 11.275 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        1.408     1.408    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.533 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.171     4.704    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.809 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.809    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.232 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.232    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.332    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     5.539 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.391     5.930    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.297     6.227 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=2, routed)           0.364     6.591    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.105     6.696 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12/O
                         net (fo=4, routed)           0.602     7.298    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.403 f  lm32_cpu/load_store_unit/data_mem_grain20_reg_i_10/O
                         net (fo=4, routed)           1.098     8.502    lm32_cpu/load_store_unit/data_mem_grain20_reg_i_10_n_0
    SLICE_X13Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.607 r  lm32_cpu/load_store_unit/data_mem_grain20_reg_i_9/O
                         net (fo=2, routed)           0.942     9.549    videooutsoc_data_port_we[20]
    RAMB18_X0Y30         RAMB18E1                                     r  data_mem_grain20_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4035, routed)        1.275    11.275    sys_clk
    RAMB18_X0Y30         RAMB18E1                                     r  data_mem_grain20_reg/CLKARDCLK
                         clock pessimism              0.000    11.275    
                         clock uncertainty           -0.039    11.235    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.759    data_mem_grain20_reg
  -------------------------------------------------------------------
                         required time                         10.759    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain24_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.147ns  (logic 3.751ns (46.042%)  route 4.396ns (53.958%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 11.282 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        1.408     1.408    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.533 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.171     4.704    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.809 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.809    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.232 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.232    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.332    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     5.539 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.391     5.930    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.297     6.227 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=2, routed)           0.364     6.591    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.106     6.697 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.415     7.112    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.283     7.395 f  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10/O
                         net (fo=4, routed)           1.029     8.424    lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10_n_0
    SLICE_X48Y62         LUT4 (Prop_lut4_I1_O)        0.105     8.529 r  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_9/O
                         net (fo=2, routed)           1.026     9.555    videooutsoc_data_port_we[24]
    RAMB18_X1Y32         RAMB18E1                                     r  data_mem_grain24_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4035, routed)        1.282    11.282    sys_clk
    RAMB18_X1Y32         RAMB18E1                                     r  data_mem_grain24_reg/CLKARDCLK
                         clock pessimism              0.000    11.282    
                         clock uncertainty           -0.039    11.242    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.766    data_mem_grain24_reg
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.296ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain12_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 3.751ns (46.579%)  route 4.302ns (53.421%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 11.273 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        1.408     1.408    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.533 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.171     4.704    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.809 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.809    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.232 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.232    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.332    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     5.539 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.391     5.930    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.297     6.227 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=2, routed)           0.364     6.591    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.106     6.697 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.645     7.342    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I0_O)        0.283     7.625 f  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           1.062     8.687    lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10_n_0
    SLICE_X10Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.792 r  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_9/O
                         net (fo=2, routed)           0.669     9.461    videooutsoc_data_port_we[12]
    RAMB18_X0Y28         RAMB18E1                                     r  data_mem_grain12_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4035, routed)        1.273    11.273    sys_clk
    RAMB18_X0Y28         RAMB18E1                                     r  data_mem_grain12_reg/CLKARDCLK
                         clock pessimism              0.000    11.273    
                         clock uncertainty           -0.039    11.233    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.757    data_mem_grain12_reg
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -9.461    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.301ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain12_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 3.751ns (46.608%)  route 4.297ns (53.392%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.273ns = ( 11.273 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        1.408     1.408    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.533 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.171     4.704    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.809 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.809    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.232 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.232    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.332    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     5.539 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.391     5.930    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.297     6.227 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=2, routed)           0.364     6.591    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.106     6.697 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.645     7.342    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X15Y42         LUT6 (Prop_lut6_I0_O)        0.283     7.625 f  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10/O
                         net (fo=4, routed)           1.062     8.687    lm32_cpu/load_store_unit/data_mem_grain12_reg_i_10_n_0
    SLICE_X10Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.792 r  lm32_cpu/load_store_unit/data_mem_grain12_reg_i_9/O
                         net (fo=2, routed)           0.664     9.456    videooutsoc_data_port_we[12]
    RAMB18_X0Y28         RAMB18E1                                     r  data_mem_grain12_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4035, routed)        1.273    11.273    sys_clk
    RAMB18_X0Y28         RAMB18E1                                     r  data_mem_grain12_reg/CLKARDCLK
                         clock pessimism              0.000    11.273    
                         clock uncertainty           -0.039    11.233    
    RAMB18_X0Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.757    data_mem_grain12_reg
  -------------------------------------------------------------------
                         required time                         10.757    
                         arrival time                          -9.456    
  -------------------------------------------------------------------
                         slack                                  1.301    

Slack (MET) :             1.304ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain24_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        8.053ns  (logic 3.751ns (46.577%)  route 4.302ns (53.423%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.282ns = ( 11.282 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        1.408     1.408    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.533 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.171     4.704    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.809 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.809    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.232 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.232    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.332    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     5.539 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.391     5.930    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.297     6.227 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=2, routed)           0.364     6.591    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.106     6.697 f  lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11/O
                         net (fo=4, routed)           0.415     7.112    lm32_cpu/load_store_unit/data_mem_grain8_reg_i_11_n_0
    SLICE_X42Y42         LUT6 (Prop_lut6_I0_O)        0.283     7.395 f  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10/O
                         net (fo=4, routed)           1.029     8.424    lm32_cpu/load_store_unit/data_mem_grain24_reg_i_10_n_0
    SLICE_X48Y62         LUT4 (Prop_lut4_I1_O)        0.105     8.529 r  lm32_cpu/load_store_unit/data_mem_grain24_reg_i_9/O
                         net (fo=2, routed)           0.932     9.462    videooutsoc_data_port_we[24]
    RAMB18_X1Y32         RAMB18E1                                     r  data_mem_grain24_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4035, routed)        1.282    11.282    sys_clk
    RAMB18_X1Y32         RAMB18E1                                     r  data_mem_grain24_reg/CLKARDCLK
                         clock pessimism              0.000    11.282    
                         clock uncertainty           -0.039    11.242    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.766    data_mem_grain24_reg
  -------------------------------------------------------------------
                         required time                         10.766    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  1.304    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain20_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.997ns  (logic 3.572ns (44.665%)  route 4.425ns (55.335%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.275ns = ( 11.275 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        1.408     1.408    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.533 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.171     4.704    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.809 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.809    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.232 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.232    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.332    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     5.539 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.391     5.930    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.297     6.227 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=2, routed)           0.364     6.591    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.105     6.696 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12/O
                         net (fo=4, routed)           0.602     7.298    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.403 f  lm32_cpu/load_store_unit/data_mem_grain20_reg_i_10/O
                         net (fo=4, routed)           1.098     8.502    lm32_cpu/load_store_unit/data_mem_grain20_reg_i_10_n_0
    SLICE_X13Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.607 r  lm32_cpu/load_store_unit/data_mem_grain20_reg_i_9/O
                         net (fo=2, routed)           0.799     9.406    videooutsoc_data_port_we[20]
    RAMB18_X0Y30         RAMB18E1                                     r  data_mem_grain20_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4035, routed)        1.275    11.275    sys_clk
    RAMB18_X0Y30         RAMB18E1                                     r  data_mem_grain20_reg/CLKARDCLK
                         clock pessimism              0.000    11.275    
                         clock uncertainty           -0.039    11.235    
    RAMB18_X0Y30         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.759    data_mem_grain20_reg
  -------------------------------------------------------------------
                         required time                         10.759    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain16_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.572ns (44.655%)  route 4.427ns (55.345%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        1.408     1.408    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.533 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.171     4.704    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.809 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.809    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.232 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.232    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.332    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     5.539 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.391     5.930    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.297     6.227 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=2, routed)           0.364     6.591    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.105     6.696 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12/O
                         net (fo=4, routed)           0.520     7.216    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I5_O)        0.105     7.321 f  lm32_cpu/load_store_unit/data_mem_grain16_reg_i_10/O
                         net (fo=4, routed)           1.018     8.339    lm32_cpu/load_store_unit/data_mem_grain16_reg_i_10_n_0
    SLICE_X13Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.444 r  lm32_cpu/load_store_unit/data_mem_grain16_reg_i_9/O
                         net (fo=2, routed)           0.964     9.408    videooutsoc_data_port_we[16]
    RAMB18_X0Y32         RAMB18E1                                     r  data_mem_grain16_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4035, routed)        1.281    11.281    sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  data_mem_grain16_reg/CLKARDCLK
                         clock pessimism              0.000    11.281    
                         clock uncertainty           -0.039    11.241    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.476    10.765    data_mem_grain16_reg
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  1.358    

Slack (MET) :             1.358ns  (required time - arrival time)
  Source:                 tag_mem_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_mem_grain16_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.999ns  (logic 3.572ns (44.655%)  route 4.427ns (55.345%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.281ns = ( 11.281 - 10.000 ) 
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.039ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.035ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        1.408     1.408    sys_clk
    RAMB18_X1Y15         RAMB18E1                                     r  tag_mem_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y15         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125     3.533 r  tag_mem_reg/DOADO[0]
                         net (fo=8, routed)           1.171     4.704    lm32_cpu/load_store_unit/DOADO[0]
    SLICE_X46Y38         LUT6 (Prop_lut6_I2_O)        0.105     4.809 r  lm32_cpu/load_store_unit/tag_mem_reg_i_30/O
                         net (fo=1, routed)           0.000     4.809    lm32_cpu/load_store_unit/tag_mem_reg_i_30_n_0
    SLICE_X46Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.423     5.232 r  lm32_cpu/load_store_unit/tag_mem_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.232    lm32_cpu/load_store_unit/tag_mem_reg_i_22_n_0
    SLICE_X46Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     5.332 r  lm32_cpu/load_store_unit/tag_mem_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.332    lm32_cpu/load_store_unit/tag_mem_reg_i_20_n_0
    SLICE_X46Y40         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.207     5.539 r  lm32_cpu/load_store_unit/tag_mem_reg_i_19/CO[0]
                         net (fo=6, routed)           0.391     5.930    lm32_cpu/load_store_unit/videooutsoc_interface0_wb_sdram_ack0
    SLICE_X39Y42         LUT6 (Prop_lut6_I2_O)        0.297     6.227 r  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13/O
                         net (fo=2, routed)           0.364     6.591    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_13_n_0
    SLICE_X38Y42         LUT4 (Prop_lut4_I3_O)        0.105     6.696 f  lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12/O
                         net (fo=4, routed)           0.520     7.216    lm32_cpu/load_store_unit/data_mem_grain0_reg_i_12_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I5_O)        0.105     7.321 f  lm32_cpu/load_store_unit/data_mem_grain16_reg_i_10/O
                         net (fo=4, routed)           1.018     8.339    lm32_cpu/load_store_unit/data_mem_grain16_reg_i_10_n_0
    SLICE_X13Y65         LUT4 (Prop_lut4_I1_O)        0.105     8.444 r  lm32_cpu/load_store_unit/data_mem_grain16_reg_i_9/O
                         net (fo=2, routed)           0.964     9.408    videooutsoc_data_port_we[16]
    RAMB18_X0Y32         RAMB18E1                                     r  data_mem_grain16_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=4035, routed)        1.281    11.281    sys_clk
    RAMB18_X0Y32         RAMB18E1                                     r  data_mem_grain16_reg/CLKARDCLK
                         clock pessimism              0.000    11.281    
                         clock uncertainty           -0.039    11.241    
    RAMB18_X0Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.476    10.765    data_mem_grain16_reg
  -------------------------------------------------------------------
                         required time                         10.765    
                         arrival time                          -9.408    
  -------------------------------------------------------------------
                         slack                                  1.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.395%)  route 0.246ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.560     0.560    lm32_cpu/out
    SLICE_X41Y58         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=99, routed)          0.246     0.947    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.830     0.830    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    lm32_cpu/registers_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.395%)  route 0.246ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.560     0.560    lm32_cpu/out
    SLICE_X41Y58         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=99, routed)          0.246     0.947    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.830     0.830    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    lm32_cpu/registers_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.395%)  route 0.246ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.560     0.560    lm32_cpu/out
    SLICE_X41Y58         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=99, routed)          0.246     0.947    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.830     0.830    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    lm32_cpu/registers_reg_r1_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.395%)  route 0.246ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.560     0.560    lm32_cpu/out
    SLICE_X41Y58         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=99, routed)          0.246     0.947    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.830     0.830    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    lm32_cpu/registers_reg_r1_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.395%)  route 0.246ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.560     0.560    lm32_cpu/out
    SLICE_X41Y58         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=99, routed)          0.246     0.947    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.830     0.830    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    lm32_cpu/registers_reg_r1_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.395%)  route 0.246ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.560     0.560    lm32_cpu/out
    SLICE_X41Y58         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=99, routed)          0.246     0.947    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.830     0.830    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y58         RAMD32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X42Y58         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.886    lm32_cpu/registers_reg_r1_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.395%)  route 0.246ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.560     0.560    lm32_cpu/out
    SLICE_X41Y58         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=99, routed)          0.246     0.947    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X42Y58         RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.830     0.830    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y58         RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X42Y58         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    lm32_cpu/registers_reg_r1_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 lm32_cpu/write_idx_w_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.395%)  route 0.246ns (63.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.560     0.560    lm32_cpu/out
    SLICE_X41Y58         FDRE                                         r  lm32_cpu/write_idx_w_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  lm32_cpu/write_idx_w_reg[0]/Q
                         net (fo=99, routed)          0.246     0.947    lm32_cpu/registers_reg_r1_0_31_30_31/ADDRD0
    SLICE_X42Y58         RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.830     0.830    lm32_cpu/registers_reg_r1_0_31_30_31/WCLK
    SLICE_X42Y58         RAMS32                                       r  lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1/CLK
                         clock pessimism             -0.254     0.576    
    SLICE_X42Y58         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.886    lm32_cpu/registers_reg_r1_0_31_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 videooutsoc_sdram_bankmachine5_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.248%)  route 0.283ns (66.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.559     0.559    sys_clk
    SLICE_X11Y31         FDRE                                         r  videooutsoc_sdram_bankmachine5_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  videooutsoc_sdram_bankmachine5_produce_reg[1]/Q
                         net (fo=34, routed)          0.283     0.983    storage_7_reg_0_7_0_5/ADDRD1
    SLICE_X8Y31          RAMD32                                       r  storage_7_reg_0_7_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.827     0.827    storage_7_reg_0_7_0_5/WCLK
    SLICE_X8Y31          RAMD32                                       r  storage_7_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X8Y31          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_7_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 videooutsoc_sdram_bankmachine5_produce_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_7_reg_0_7_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.248%)  route 0.283ns (66.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.559     0.559    sys_clk
    SLICE_X11Y31         FDRE                                         r  videooutsoc_sdram_bankmachine5_produce_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  videooutsoc_sdram_bankmachine5_produce_reg[1]/Q
                         net (fo=34, routed)          0.283     0.983    storage_7_reg_0_7_0_5/ADDRD1
    SLICE_X8Y31          RAMD32                                       r  storage_7_reg_0_7_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=4035, routed)        0.827     0.827    storage_7_reg_0_7_0_5/WCLK
    SLICE_X8Y31          RAMD32                                       r  storage_7_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X8Y31          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.902    storage_7_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Min Period        n/a     XADC/DCLK        n/a            4.000         10.000      6.000      XADC_X0Y0        XADC/DCLK
Min Period        n/a     DSP48E1/CLK      n/a            3.272         10.000      6.728      DSP48_X1Y22      lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK      n/a            3.272         10.000      6.728      DSP48_X1Y23      lm32_cpu/multiplier/product0/CLK
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y88     IDELAYE2/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y91     IDELAYE2_1/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y76     IDELAYE2_10/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y86     IDELAYE2_11/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y77     IDELAYE2_12/C
Min Period        n/a     IDELAYE2/C       n/a            2.360         10.000      7.640      IDELAY_X0Y85     IDELAYE2_13/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X50Y51     lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X50Y51     lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X50Y51     lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X50Y51     lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X50Y51     lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X50Y51     lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X50Y51     lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X50Y51     lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  MMCME2_ADV/DCLK
High Pulse Width  Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y28     storage_13_reg_0_1_138_143/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y28     storage_13_reg_0_1_138_143/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y28     storage_13_reg_0_1_138_143/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y28     storage_13_reg_0_1_138_143/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y28     storage_13_reg_0_1_138_143/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y28     storage_13_reg_0_1_138_143/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y28     storage_13_reg_0_1_138_143/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK       n/a            1.130         5.000       3.870      SLICE_X34Y28     storage_13_reg_0_1_138_143/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pix_clk
  To Clock:  hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1

Setup :            8  Failing Endpoints,  Worst Slack       -5.222ns,  Total Violation      -39.883ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.222ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_67/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.885ns  (logic 0.379ns (3.189%)  route 11.506ns (96.811%))
  Logic Levels:           0  
  Clock Path Skew:        6.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 18.614 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.506    23.323    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.309    18.614    pix5x_clk
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.182    18.432    
    OLOGIC_X1Y16         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.101    OSERDESE2_67
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -23.323    
  -------------------------------------------------------------------
                         slack                                 -5.222    

Slack (VIOLATED) :        -5.160ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_70/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.827ns  (logic 0.379ns (3.205%)  route 11.448ns (96.795%))
  Logic Levels:           0  
  Clock Path Skew:        6.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.951ns = ( 18.618 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.448    23.265    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.313    18.618    pix5x_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/CLK
                         clock pessimism              0.000    18.618    
                         clock uncertainty           -0.182    18.436    
    OLOGIC_X1Y9          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.105    OSERDESE2_70
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                 -5.160    

Slack (VIOLATED) :        -5.155ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_71/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.824ns  (logic 0.379ns (3.205%)  route 11.445ns (96.795%))
  Logic Levels:           0  
  Clock Path Skew:        6.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 18.620 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.445    23.262    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.315    18.620    pix5x_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/CLK
                         clock pessimism              0.000    18.620    
                         clock uncertainty           -0.182    18.438    
    OLOGIC_X1Y4          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.107    OSERDESE2_71
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -23.262    
  -------------------------------------------------------------------
                         slack                                 -5.155    

Slack (VIOLATED) :        -5.127ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_65/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.784ns  (logic 0.379ns (3.216%)  route 11.405ns (96.784%))
  Logic Levels:           0  
  Clock Path Skew:        6.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 18.608 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.405    23.222    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.303    18.608    pix5x_clk
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/CLK
                         clock pessimism              0.000    18.608    
                         clock uncertainty           -0.182    18.426    
    OLOGIC_X1Y22         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.095    OSERDESE2_65
  -------------------------------------------------------------------
                         required time                         18.095    
                         arrival time                         -23.222    
  -------------------------------------------------------------------
                         slack                                 -5.127    

Slack (VIOLATED) :        -4.926ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_72/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.596ns  (logic 0.379ns (3.268%)  route 11.217ns (96.732%))
  Logic Levels:           0  
  Clock Path Skew:        6.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.953ns = ( 18.620 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.217    23.033    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.315    18.620    pix5x_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/CLK
                         clock pessimism              0.000    18.620    
                         clock uncertainty           -0.182    18.438    
    OLOGIC_X1Y3          OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.107    OSERDESE2_72
  -------------------------------------------------------------------
                         required time                         18.107    
                         arrival time                         -23.033    
  -------------------------------------------------------------------
                         slack                                 -4.926    

Slack (VIOLATED) :        -4.880ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_68/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.543ns  (logic 0.379ns (3.283%)  route 11.164ns (96.717%))
  Logic Levels:           0  
  Clock Path Skew:        6.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.947ns = ( 18.614 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.164    22.981    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.309    18.614    pix5x_clk
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/CLK
                         clock pessimism              0.000    18.614    
                         clock uncertainty           -0.182    18.432    
    OLOGIC_X1Y15         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.101    OSERDESE2_68
  -------------------------------------------------------------------
                         required time                         18.101    
                         arrival time                         -22.981    
  -------------------------------------------------------------------
                         slack                                 -4.880    

Slack (VIOLATED) :        -4.730ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_66/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.387ns  (logic 0.379ns (3.328%)  route 11.008ns (96.672%))
  Logic Levels:           0  
  Clock Path Skew:        6.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.941ns = ( 18.608 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          11.008    22.825    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.303    18.608    pix5x_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/CLK
                         clock pessimism              0.000    18.608    
                         clock uncertainty           -0.182    18.426    
    OLOGIC_X1Y21         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.095    OSERDESE2_66
  -------------------------------------------------------------------
                         required time                         18.095    
                         arrival time                         -22.825    
  -------------------------------------------------------------------
                         slack                                 -4.730    

Slack (VIOLATED) :        -4.683ns  (required time - arrival time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_69/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@10.667ns - pix_clk rise@10.000ns)
  Data Path Delay:        11.351ns  (logic 0.379ns (3.339%)  route 10.972ns (96.661%))
  Logic Levels:           0  
  Clock Path Skew:        6.513ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.951ns = ( 18.618 - 10.667 ) 
    Source Clock Delay      (SCD):    1.438ns = ( 11.438 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 r  BUFG_5/O
                         net (fo=843, routed)         1.438    11.438    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.379    11.817 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)          10.972    22.788    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                     10.667    10.667 r  
    R2                                                0.000    10.667 r  clk50 (IN)
                         net (fo=0)                   0.000    10.667    clk50
    R2                   IBUF (Prop_ibuf_I_O)         1.332    11.999 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           1.019    13.017    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    13.090 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           1.349    14.440    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.077    14.517 r  BUFG_1/O
                         net (fo=1, routed)           1.285    15.802    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    15.875 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           1.352    17.227    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    17.304 r  BUFG_6/O
                         net (fo=8, routed)           1.313    18.618    pix5x_clk
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/CLK
                         clock pessimism              0.000    18.618    
                         clock uncertainty           -0.182    18.436    
    OLOGIC_X1Y10         OSERDESE2 (Setup_oserdese2_CLK_OCE)
                                                     -0.331    18.105    OSERDESE2_69
  -------------------------------------------------------------------
                         required time                         18.105    
                         arrival time                         -22.788    
  -------------------------------------------------------------------
                         slack                                 -4.683    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.725ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_69/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 0.141ns (2.472%)  route 5.563ns (97.528%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.563     6.296    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.859     3.818    pix5x_clk
    OLOGIC_X1Y10         OSERDESE2                                    r  OSERDESE2_69/CLK
                         clock pessimism              0.000     3.818    
                         clock uncertainty            0.182     4.000    
    OLOGIC_X1Y10         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.572    OSERDESE2_69
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           6.296    
  -------------------------------------------------------------------
                         slack                                  1.725    

Slack (MET) :             1.795ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_72/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.776ns  (logic 0.141ns (2.441%)  route 5.635ns (97.559%))
  Logic Levels:           0  
  Clock Path Skew:        3.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.635     6.368    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.860     3.819    pix5x_clk
    OLOGIC_X1Y3          OSERDESE2                                    r  OSERDESE2_72/CLK
                         clock pessimism              0.000     3.819    
                         clock uncertainty            0.182     4.001    
    OLOGIC_X1Y3          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.573    OSERDESE2_72
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           6.368    
  -------------------------------------------------------------------
                         slack                                  1.795    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_68/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.806ns  (logic 0.141ns (2.428%)  route 5.665ns (97.572%))
  Logic Levels:           0  
  Clock Path Skew:        3.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.665     6.399    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.857     3.816    pix5x_clk
    OLOGIC_X1Y15         OSERDESE2                                    r  OSERDESE2_68/CLK
                         clock pessimism              0.000     3.816    
                         clock uncertainty            0.182     3.998    
    OLOGIC_X1Y15         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.570    OSERDESE2_68
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           6.399    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.850ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_66/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.821ns  (logic 0.141ns (2.422%)  route 5.680ns (97.578%))
  Logic Levels:           0  
  Clock Path Skew:        3.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.680     6.414    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.851     3.810    pix5x_clk
    OLOGIC_X1Y21         OSERDESE2                                    r  OSERDESE2_66/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.182     3.992    
    OLOGIC_X1Y21         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.564    OSERDESE2_66
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           6.414    
  -------------------------------------------------------------------
                         slack                                  1.850    

Slack (MET) :             1.883ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_70/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.141ns (2.405%)  route 5.721ns (97.595%))
  Logic Levels:           0  
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.818ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.721     6.455    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.859     3.818    pix5x_clk
    OLOGIC_X1Y9          OSERDESE2                                    r  OSERDESE2_70/CLK
                         clock pessimism              0.000     3.818    
                         clock uncertainty            0.182     4.000    
    OLOGIC_X1Y9          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.572    OSERDESE2_70
  -------------------------------------------------------------------
                         required time                         -4.572    
                         arrival time                           6.455    
  -------------------------------------------------------------------
                         slack                                  1.883    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_67/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 0.141ns (2.356%)  route 5.845ns (97.644%))
  Logic Levels:           0  
  Clock Path Skew:        3.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.816ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.845     6.578    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.857     3.816    pix5x_clk
    OLOGIC_X1Y16         OSERDESE2                                    r  OSERDESE2_67/CLK
                         clock pessimism              0.000     3.816    
                         clock uncertainty            0.182     3.998    
    OLOGIC_X1Y16         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.570    OSERDESE2_67
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           6.578    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.022ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_71/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.002ns  (logic 0.141ns (2.349%)  route 5.861ns (97.651%))
  Logic Levels:           0  
  Clock Path Skew:        3.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.819ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.861     6.595    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.860     3.819    pix5x_clk
    OLOGIC_X1Y4          OSERDESE2                                    r  OSERDESE2_71/CLK
                         clock pessimism              0.000     3.819    
                         clock uncertainty            0.182     4.001    
    OLOGIC_X1Y4          OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.573    OSERDESE2_71
  -------------------------------------------------------------------
                         required time                         -4.573    
                         arrival time                           6.595    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.054ns  (arrival time - required time)
  Source:                 hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
                            (rising edge-triggered cell FDRE clocked by pix_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OSERDESE2_65/OCE
                            (rising edge-triggered cell OSERDESE2 clocked by hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1  {rise@0.000ns fall@0.667ns period=1.333ns})
  Path Group:             hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise@0.000ns - pix_clk rise@0.000ns)
  Data Path Delay:        6.025ns  (logic 0.141ns (2.340%)  route 5.884ns (97.660%))
  Logic Levels:           0  
  Clock Path Skew:        3.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.810ns
    Source Clock Delay      (SCD):    0.593ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pix_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  BUFG_5/O
                         net (fo=843, routed)         0.593     0.593    pix_clk
    SLICE_X65Y10         FDRE                                         r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  hdmi_out0_driver_s7hdmioutclocking_ce_reg/Q
                         net (fo=8, routed)           5.884     6.618    hdmi_out0_driver_s7hdmioutclocking_ce
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/OCE
  -------------------------------------------------------------------    -------------------

                         (clock hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk50 (IN)
                         net (fo=0)                   0.000     0.000    clk50
    R2                   IBUF (Prop_ibuf_I_O)         0.423     0.423 r  clk50_IBUF_inst/O
                         net (fo=1, routed)           0.481     0.904    clk50_IBUF
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.957 r  PLLE2_BASE/CLKOUT0
                         net (fo=2, routed)           0.546     1.502    videooutsoc_crg_pll_sys
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     1.531 r  BUFG_1/O
                         net (fo=1, routed)           0.817     2.348    clk100_clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.401 r  MMCME2_ADV/CLKOUT1
                         net (fo=1, routed)           0.530     2.930    hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     2.959 r  BUFG_6/O
                         net (fo=8, routed)           0.851     3.810    pix5x_clk
    OLOGIC_X1Y22         OSERDESE2                                    r  OSERDESE2_65/CLK
                         clock pessimism              0.000     3.810    
                         clock uncertainty            0.182     3.992    
    OLOGIC_X1Y22         OSERDESE2 (Hold_oserdese2_CLK_OCE)
                                                      0.572     4.564    OSERDESE2_65
  -------------------------------------------------------------------
                         required time                         -4.564    
                         arrival time                           6.618    
  -------------------------------------------------------------------
                         slack                                  2.054    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal                  |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                     |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.563 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -0.491 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.554 (r) | FAST    |     3.783 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -0.482 (f) | FAST    |     3.783 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.527 (r) | FAST    |     3.756 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -0.455 (f) | FAST    |     3.756 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.551 (r) | FAST    |     3.780 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -0.479 (f) | FAST    |     3.780 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.565 (r) | FAST    |     3.793 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -0.493 (f) | FAST    |     3.793 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.538 (r) | FAST    |     3.768 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -0.466 (f) | FAST    |     3.768 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.555 (r) | FAST    |     3.777 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -0.483 (f) | FAST    |     3.777 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.537 (r) | FAST    |     3.763 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -0.465 (f) | FAST    |     3.763 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.558 (r) | FAST    |     3.780 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -0.486 (f) | FAST    |     3.780 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.543 (r) | FAST    |     3.769 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -0.471 (f) | FAST    |     3.769 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.539 (r) | FAST    |     3.762 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -0.467 (f) | FAST    |     3.762 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.540 (r) | FAST    |     3.766 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -0.468 (f) | FAST    |     3.766 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.544 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -0.472 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.541 (r) | FAST    |     3.767 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -0.469 (f) | FAST    |     3.767 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[16] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.593 (r) | FAST    |     3.820 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[17] | ISERDESE2 (IO) | VARIABLE |    -0.521 (f) | FAST    |     3.820 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.595 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[18] | ISERDESE2 (IO) | VARIABLE |    -0.523 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.578 (r) | FAST    |     3.807 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[19] | ISERDESE2 (IO) | VARIABLE |    -0.506 (f) | FAST    |     3.807 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.605 (r) | FAST    |     3.833 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[20] | ISERDESE2 (IO) | VARIABLE |    -0.533 (f) | FAST    |     3.833 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.574 (r) | FAST    |     3.803 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[21] | ISERDESE2 (IO) | VARIABLE |    -0.502 (f) | FAST    |     3.803 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.596 (r) | FAST    |     3.824 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[22] | ISERDESE2 (IO) | VARIABLE |    -0.524 (f) | FAST    |     3.824 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     3.831 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[23] | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     3.831 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.562 (r) | FAST    |     3.787 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[24] | ISERDESE2 (IO) | VARIABLE |    -0.490 (f) | FAST    |     3.787 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.569 (r) | FAST    |     3.791 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[25] | ISERDESE2 (IO) | VARIABLE |    -0.497 (f) | FAST    |     3.791 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[26] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.784 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[27] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.784 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.561 (r) | FAST    |     3.785 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[28] | ISERDESE2 (IO) | VARIABLE |    -0.489 (f) | FAST    |     3.785 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.582 (r) | FAST    |     3.807 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[29] | ISERDESE2 (IO) | VARIABLE |    -0.510 (f) | FAST    |     3.807 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.568 (r) | FAST    |     3.789 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[30] | ISERDESE2 (IO) | VARIABLE |    -0.496 (f) | FAST    |     3.789 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.591 (r) | FAST    |     3.816 (r) | SLOW    | videooutsoc_crg_pll_sys4x |
clk50     | ddram_dq[31] | ISERDESE2 (IO) | VARIABLE |    -0.519 (f) | FAST    |     3.816 (f) | SLOW    | videooutsoc_crg_pll_sys4x |
sys_clk   | serial_rx    | FDRE           | -        |     2.442 (r) | SLOW    |    -0.538 (r) | FAST    |                           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+---------------------------+


Output Ports Clock-to-out

----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+
Reference | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                                     |
Clock     | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                                        |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+
clk50     | hdmi_out_clk_n   | OSERDESE2 (IO) | -     |     10.662 (r) | SLOW    |      3.747 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_clk_p   | OSERDESE2 (IO) | -     |     10.661 (r) | SLOW    |      3.746 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data0_n | OSERDESE2 (IO) | -     |     10.660 (r) | SLOW    |      3.743 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data0_p | OSERDESE2 (IO) | -     |     10.659 (r) | SLOW    |      3.742 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data1_n | OSERDESE2 (IO) | -     |     10.675 (r) | SLOW    |      3.754 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data1_p | OSERDESE2 (IO) | -     |     10.674 (r) | SLOW    |      3.753 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data2_n | OSERDESE2 (IO) | -     |     10.669 (r) | SLOW    |      3.748 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | hdmi_out_data2_p | OSERDESE2 (IO) | -     |     10.668 (r) | SLOW    |      3.747 (r) | FAST    | hdmi_out0_driver_s7hdmioutclocking_mmcm_clk1 |
clk50     | ddram_a[0]       | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.481 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[1]       | OSERDESE2 (IO) | -     |      7.272 (r) | SLOW    |      2.482 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[2]       | OSERDESE2 (IO) | -     |      7.261 (r) | SLOW    |      2.473 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[3]       | OSERDESE2 (IO) | -     |      7.269 (r) | SLOW    |      2.478 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[4]       | OSERDESE2 (IO) | -     |      7.264 (r) | SLOW    |      2.477 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[5]       | OSERDESE2 (IO) | -     |      7.274 (r) | SLOW    |      2.486 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[6]       | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.474 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[7]       | OSERDESE2 (IO) | -     |      7.266 (r) | SLOW    |      2.478 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[8]       | OSERDESE2 (IO) | -     |      7.263 (r) | SLOW    |      2.474 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[9]       | OSERDESE2 (IO) | -     |      7.255 (r) | SLOW    |      2.466 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[10]      | OSERDESE2 (IO) | -     |      7.259 (r) | SLOW    |      2.471 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[11]      | OSERDESE2 (IO) | -     |      7.262 (r) | SLOW    |      2.473 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[12]      | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.484 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_a[13]      | OSERDESE2 (IO) | -     |      7.252 (r) | SLOW    |      2.464 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      7.247 (r) | SLOW    |      2.461 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      7.267 (r) | SLOW    |      2.477 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      7.244 (r) | SLOW    |      2.457 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cas_n      | OSERDESE2 (IO) | -     |      7.295 (r) | SLOW    |      2.501 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cke        | OSERDESE2 (IO) | -     |      7.275 (r) | SLOW    |      2.482 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_clk_n      | OSERDESE2 (IO) | -     |      7.378 (r) | SLOW    |      2.436 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_clk_p      | OSERDESE2 (IO) | -     |      7.373 (r) | SLOW    |      2.432 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_cs_n       | OSERDESE2 (IO) | -     |      7.277 (r) | SLOW    |      2.483 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      7.351 (r) | SLOW    |      2.567 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.522 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[2]      | OSERDESE2 (IO) | -     |      7.280 (r) | SLOW    |      2.497 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dm[3]      | OSERDESE2 (IO) | -     |      7.306 (r) | SLOW    |      2.527 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.224 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.233 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.264 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.236 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.253 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.222 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.251 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.226 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      8.241 (r) | SLOW    |      2.222 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.246 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.215 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.240 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.235 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.243 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.231 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.242 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[16]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.194 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[17]     | OSERDESE2 (IO) | -     |      8.250 (r) | SLOW    |      2.194 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[18]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.192 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[19]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.213 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[20]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.183 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[21]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.217 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[22]     | OSERDESE2 (IO) | -     |      8.252 (r) | SLOW    |      2.191 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[23]     | OSERDESE2 (IO) | -     |      8.254 (r) | SLOW    |      2.188 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[24]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.221 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[25]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.206 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[26]     | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[27]     | OSERDESE2 (IO) | -     |      8.240 (r) | SLOW    |      2.214 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[28]     | OSERDESE2 (IO) | -     |      8.244 (r) | SLOW    |      2.220 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[29]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.201 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[30]     | OSERDESE2 (IO) | -     |      8.238 (r) | SLOW    |      2.205 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dq[31]     | OSERDESE2 (IO) | -     |      8.247 (r) | SLOW    |      2.192 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_odt        | OSERDESE2 (IO) | -     |      7.298 (r) | SLOW    |      2.505 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_ras_n      | OSERDESE2 (IO) | -     |      7.291 (r) | SLOW    |      2.497 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_reset_n    | OSERDESE2 (IO) | -     |      7.559 (r) | SLOW    |      2.620 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_we_n       | OSERDESE2 (IO) | -     |      7.251 (r) | SLOW    |      2.463 (r) | FAST    | videooutsoc_crg_pll_sys4x                    |
clk50     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.816 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      8.868 (r) | SLOW    |      2.807 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[2]   | OSERDESE2 (IO) | -     |      8.876 (r) | SLOW    |      2.782 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_n[3]   | OSERDESE2 (IO) | -     |      8.865 (r) | SLOW    |      2.810 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.821 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      8.869 (r) | SLOW    |      2.802 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[2]   | OSERDESE2 (IO) | -     |      8.877 (r) | SLOW    |      2.787 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
clk50     | ddram_dqs_p[3]   | OSERDESE2 (IO) | -     |      8.866 (r) | SLOW    |      2.810 (r) | FAST    | videooutsoc_crg_pll_sys4x_dqs                |
sys_clk   | ddram_dq[0]      | FDRE           | -     |      7.968 (r) | SLOW    |      2.818 (r) | FAST    |                                              |
sys_clk   | ddram_dq[1]      | FDRE           | -     |      8.207 (r) | SLOW    |      2.948 (r) | FAST    |                                              |
sys_clk   | ddram_dq[2]      | FDRE           | -     |      8.749 (r) | SLOW    |      3.232 (r) | FAST    |                                              |
sys_clk   | ddram_dq[3]      | FDRE           | -     |      8.226 (r) | SLOW    |      2.965 (r) | FAST    |                                              |
sys_clk   | ddram_dq[4]      | FDRE           | -     |      8.622 (r) | SLOW    |      3.172 (r) | FAST    |                                              |
sys_clk   | ddram_dq[5]      | FDRE           | -     |      8.097 (r) | SLOW    |      2.884 (r) | FAST    |                                              |
sys_clk   | ddram_dq[6]      | FDRE           | -     |      8.493 (r) | SLOW    |      3.104 (r) | FAST    |                                              |
sys_clk   | ddram_dq[7]      | FDRE           | -     |      8.087 (r) | SLOW    |      2.883 (r) | FAST    |                                              |
sys_clk   | ddram_dq[8]      | FDRE           | -     |      7.165 (r) | SLOW    |      2.419 (r) | FAST    |                                              |
sys_clk   | ddram_dq[9]      | FDRE           | -     |      7.527 (r) | SLOW    |      2.627 (r) | FAST    |                                              |
sys_clk   | ddram_dq[10]     | FDRE           | -     |      7.237 (r) | SLOW    |      2.453 (r) | FAST    |                                              |
sys_clk   | ddram_dq[11]     | FDRE           | -     |      7.829 (r) | SLOW    |      2.760 (r) | FAST    |                                              |
sys_clk   | ddram_dq[12]     | FDRE           | -     |      7.045 (r) | SLOW    |      2.375 (r) | FAST    |                                              |
sys_clk   | ddram_dq[13]     | FDRE           | -     |      7.692 (r) | SLOW    |      2.705 (r) | FAST    |                                              |
sys_clk   | ddram_dq[14]     | FDRE           | -     |      7.046 (r) | SLOW    |      2.366 (r) | FAST    |                                              |
sys_clk   | ddram_dq[15]     | FDRE           | -     |      7.555 (r) | SLOW    |      2.645 (r) | FAST    |                                              |
sys_clk   | ddram_dq[16]     | FDRE           | -     |      5.621 (r) | SLOW    |      1.568 (r) | FAST    |                                              |
sys_clk   | ddram_dq[17]     | FDRE           | -     |      6.394 (r) | SLOW    |      1.965 (r) | FAST    |                                              |
sys_clk   | ddram_dq[18]     | FDRE           | -     |      6.146 (r) | SLOW    |      1.833 (r) | FAST    |                                              |
sys_clk   | ddram_dq[19]     | FDRE           | -     |      5.745 (r) | SLOW    |      1.649 (r) | FAST    |                                              |
sys_clk   | ddram_dq[20]     | FDRE           | -     |      5.887 (r) | SLOW    |      1.683 (r) | FAST    |                                              |
sys_clk   | ddram_dq[21]     | FDRE           | -     |      5.853 (r) | SLOW    |      1.705 (r) | FAST    |                                              |
sys_clk   | ddram_dq[22]     | FDRE           | -     |      6.265 (r) | SLOW    |      1.895 (r) | FAST    |                                              |
sys_clk   | ddram_dq[23]     | FDRE           | -     |      5.758 (r) | SLOW    |      1.620 (r) | FAST    |                                              |
sys_clk   | ddram_dq[24]     | FDRE           | -     |      6.515 (r) | SLOW    |      2.053 (r) | FAST    |                                              |
sys_clk   | ddram_dq[25]     | FDRE           | -     |      6.829 (r) | SLOW    |      2.215 (r) | FAST    |                                              |
sys_clk   | ddram_dq[26]     | FDRE           | -     |      6.551 (r) | SLOW    |      2.071 (r) | FAST    |                                              |
sys_clk   | ddram_dq[27]     | FDRE           | -     |      6.848 (r) | SLOW    |      2.236 (r) | FAST    |                                              |
sys_clk   | ddram_dq[28]     | FDRE           | -     |      6.570 (r) | SLOW    |      2.085 (r) | FAST    |                                              |
sys_clk   | ddram_dq[29]     | FDRE           | -     |      6.441 (r) | SLOW    |      1.997 (r) | FAST    |                                              |
sys_clk   | ddram_dq[30]     | FDRE           | -     |      6.967 (r) | SLOW    |      2.291 (r) | FAST    |                                              |
sys_clk   | ddram_dq[31]     | FDRE           | -     |      6.313 (r) | SLOW    |      1.917 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[0]   | FDRE           | -     |      8.355 (r) | SLOW    |      2.988 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[1]   | FDRE           | -     |      7.778 (r) | SLOW    |      2.694 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[2]   | FDRE           | -     |      6.026 (r) | SLOW    |      1.735 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_n[3]   | FDRE           | -     |      6.718 (r) | SLOW    |      2.139 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[0]   | FDRE           | -     |      8.356 (r) | SLOW    |      2.992 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[1]   | FDRE           | -     |      7.779 (r) | SLOW    |      2.690 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[2]   | FDRE           | -     |      6.027 (r) | SLOW    |      1.740 (r) | FAST    |                                              |
sys_clk   | ddram_dqs_p[3]   | FDRE           | -     |      6.719 (r) | SLOW    |      2.139 (r) | FAST    |                                              |
sys_clk   | serial_tx        | FDSE           | -     |      7.949 (r) | SLOW    |      2.970 (r) | FAST    |                                              |
sys_clk   | user_led0        | FDRE           | -     |      6.572 (r) | SLOW    |      2.203 (r) | FAST    |                                              |
----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------------------------------+


Setup between Clocks

--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source  | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock   | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk50   | clk50       |         1.554 | SLOW    |               |         |               |         |               |         |
pix_clk | clk50       |         5.888 | SLOW    |               |         |               |         |               |         |
pix_clk | pix_clk     |         8.003 | SLOW    |               |         |               |         |               |         |
sys_clk | pix_clk     |         3.484 | SLOW    |               |         |               |         |               |         |
pix_clk | sys_clk     |         4.004 | SLOW    |               |         |               |         |               |         |
sys_clk | sys_clk     |         9.035 | SLOW    |               |         |               |         |               |         |
--------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk50
Worst Case Data Window: 3.378 ns
Ideal Clock Offset to Actual Clock: 2.144 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.563 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.491 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.554 (r) | FAST    |   3.783 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.482 (f) | FAST    |   3.783 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.527 (r) | FAST    |   3.756 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.455 (f) | FAST    |   3.756 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.551 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.479 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.538 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.466 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.565 (r) | FAST    |   3.793 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.493 (f) | FAST    |   3.793 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.538 (r) | FAST    |   3.768 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.466 (f) | FAST    |   3.768 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.561 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.489 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.555 (r) | FAST    |   3.777 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.483 (f) | FAST    |   3.777 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.537 (r) | FAST    |   3.763 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.465 (f) | FAST    |   3.763 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.558 (r) | FAST    |   3.780 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.486 (f) | FAST    |   3.780 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.543 (r) | FAST    |   3.769 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.471 (f) | FAST    |   3.769 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.539 (r) | FAST    |   3.762 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.467 (f) | FAST    |   3.762 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.540 (r) | FAST    |   3.766 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.468 (f) | FAST    |   3.766 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.544 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.472 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.541 (r) | FAST    |   3.767 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.469 (f) | FAST    |   3.767 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.593 (r) | FAST    |   3.820 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       | -0.521 (f) | FAST    |   3.820 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.595 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       | -0.523 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.578 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       | -0.506 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.605 (r) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       | -0.533 (f) | FAST    |   3.833 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.574 (r) | FAST    |   3.803 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       | -0.502 (f) | FAST    |   3.803 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.596 (r) | FAST    |   3.824 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       | -0.524 (f) | FAST    |   3.824 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.601 (r) | FAST    |   3.831 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       | -0.529 (f) | FAST    |   3.831 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.562 (r) | FAST    |   3.787 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       | -0.490 (f) | FAST    |   3.787 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.569 (r) | FAST    |   3.791 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       | -0.497 (f) | FAST    |   3.791 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.561 (r) | FAST    |   3.784 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       | -0.489 (f) | FAST    |   3.784 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.561 (r) | FAST    |   3.785 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       | -0.489 (f) | FAST    |   3.785 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.582 (r) | FAST    |   3.807 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       | -0.510 (f) | FAST    |   3.807 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.568 (r) | FAST    |   3.789 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       | -0.496 (f) | FAST    |   3.789 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.591 (r) | FAST    |   3.816 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       | -0.519 (f) | FAST    |   3.816 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.455 (f) | FAST    |   3.833 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   7.272 (r) | SLOW    |   2.481 (r) | FAST    |    0.020 |
ddram_a[1]         |   7.272 (r) | SLOW    |   2.482 (r) | FAST    |    0.021 |
ddram_a[2]         |   7.261 (r) | SLOW    |   2.473 (r) | FAST    |    0.009 |
ddram_a[3]         |   7.269 (r) | SLOW    |   2.478 (r) | FAST    |    0.017 |
ddram_a[4]         |   7.264 (r) | SLOW    |   2.477 (r) | FAST    |    0.013 |
ddram_a[5]         |   7.274 (r) | SLOW    |   2.486 (r) | FAST    |    0.022 |
ddram_a[6]         |   7.262 (r) | SLOW    |   2.474 (r) | FAST    |    0.010 |
ddram_a[7]         |   7.266 (r) | SLOW    |   2.478 (r) | FAST    |    0.014 |
ddram_a[8]         |   7.263 (r) | SLOW    |   2.474 (r) | FAST    |    0.011 |
ddram_a[9]         |   7.255 (r) | SLOW    |   2.466 (r) | FAST    |    0.003 |
ddram_a[10]        |   7.259 (r) | SLOW    |   2.471 (r) | FAST    |    0.007 |
ddram_a[11]        |   7.262 (r) | SLOW    |   2.473 (r) | FAST    |    0.010 |
ddram_a[12]        |   7.275 (r) | SLOW    |   2.484 (r) | FAST    |    0.023 |
ddram_a[13]        |   7.252 (r) | SLOW    |   2.464 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.275 (r) | SLOW    |   2.464 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   7.247 (r) | SLOW    |   2.461 (r) | FAST    |    0.004 |
ddram_ba[1]        |   7.267 (r) | SLOW    |   2.477 (r) | FAST    |    0.023 |
ddram_ba[2]        |   7.244 (r) | SLOW    |   2.457 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.267 (r) | SLOW    |   2.457 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.071 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   7.351 (r) | SLOW    |   2.567 (r) | FAST    |    0.071 |
ddram_dm[1]        |   7.298 (r) | SLOW    |   2.522 (r) | FAST    |    0.024 |
ddram_dm[2]        |   7.280 (r) | SLOW    |   2.497 (r) | FAST    |    0.000 |
ddram_dm[3]        |   7.306 (r) | SLOW    |   2.527 (r) | FAST    |    0.030 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.351 (r) | SLOW    |   2.497 (r) | FAST    |    0.071 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.081 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   8.250 (r) | SLOW    |   2.224 (r) | FAST    |    0.041 |
ddram_dq[1]        |   8.252 (r) | SLOW    |   2.233 (r) | FAST    |    0.050 |
ddram_dq[2]        |   8.254 (r) | SLOW    |   2.264 (r) | FAST    |    0.081 |
ddram_dq[3]        |   8.252 (r) | SLOW    |   2.236 (r) | FAST    |    0.053 |
ddram_dq[4]        |   8.254 (r) | SLOW    |   2.253 (r) | FAST    |    0.070 |
ddram_dq[5]        |   8.252 (r) | SLOW    |   2.222 (r) | FAST    |    0.039 |
ddram_dq[6]        |   8.254 (r) | SLOW    |   2.251 (r) | FAST    |    0.068 |
ddram_dq[7]        |   8.252 (r) | SLOW    |   2.226 (r) | FAST    |    0.044 |
ddram_dq[8]        |   8.241 (r) | SLOW    |   2.222 (r) | FAST    |    0.040 |
ddram_dq[9]        |   8.247 (r) | SLOW    |   2.246 (r) | FAST    |    0.063 |
ddram_dq[10]       |   8.238 (r) | SLOW    |   2.215 (r) | FAST    |    0.032 |
ddram_dq[11]       |   8.247 (r) | SLOW    |   2.240 (r) | FAST    |    0.057 |
ddram_dq[12]       |   8.240 (r) | SLOW    |   2.235 (r) | FAST    |    0.053 |
ddram_dq[13]       |   8.247 (r) | SLOW    |   2.243 (r) | FAST    |    0.060 |
ddram_dq[14]       |   8.240 (r) | SLOW    |   2.231 (r) | FAST    |    0.048 |
ddram_dq[15]       |   8.247 (r) | SLOW    |   2.242 (r) | FAST    |    0.059 |
ddram_dq[16]       |   8.254 (r) | SLOW    |   2.194 (r) | FAST    |    0.016 |
ddram_dq[17]       |   8.250 (r) | SLOW    |   2.194 (r) | FAST    |    0.012 |
ddram_dq[18]       |   8.252 (r) | SLOW    |   2.192 (r) | FAST    |    0.014 |
ddram_dq[19]       |   8.254 (r) | SLOW    |   2.213 (r) | FAST    |    0.030 |
ddram_dq[20]       |   8.252 (r) | SLOW    |   2.183 (r) | FAST    |    0.014 |
ddram_dq[21]       |   8.254 (r) | SLOW    |   2.217 (r) | FAST    |    0.034 |
ddram_dq[22]       |   8.252 (r) | SLOW    |   2.191 (r) | FAST    |    0.014 |
ddram_dq[23]       |   8.254 (r) | SLOW    |   2.188 (r) | FAST    |    0.016 |
ddram_dq[24]       |   8.247 (r) | SLOW    |   2.221 (r) | FAST    |    0.038 |
ddram_dq[25]       |   8.240 (r) | SLOW    |   2.206 (r) | FAST    |    0.023 |
ddram_dq[26]       |   8.244 (r) | SLOW    |   2.220 (r) | FAST    |    0.037 |
ddram_dq[27]       |   8.240 (r) | SLOW    |   2.214 (r) | FAST    |    0.031 |
ddram_dq[28]       |   8.244 (r) | SLOW    |   2.220 (r) | FAST    |    0.037 |
ddram_dq[29]       |   8.247 (r) | SLOW    |   2.201 (r) | FAST    |    0.018 |
ddram_dq[30]       |   8.238 (r) | SLOW    |   2.205 (r) | FAST    |    0.023 |
ddram_dq[31]       |   8.247 (r) | SLOW    |   2.192 (r) | FAST    |    0.010 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.254 (r) | SLOW    |   2.183 (r) | FAST    |    0.081 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 3.129 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.968 (r) | SLOW    |   2.818 (r) | FAST    |    2.347 |
ddram_dq[1]        |   8.207 (r) | SLOW    |   2.948 (r) | FAST    |    2.586 |
ddram_dq[2]        |   8.749 (r) | SLOW    |   3.232 (r) | FAST    |    3.129 |
ddram_dq[3]        |   8.226 (r) | SLOW    |   2.965 (r) | FAST    |    2.605 |
ddram_dq[4]        |   8.622 (r) | SLOW    |   3.172 (r) | FAST    |    3.001 |
ddram_dq[5]        |   8.097 (r) | SLOW    |   2.884 (r) | FAST    |    2.476 |
ddram_dq[6]        |   8.493 (r) | SLOW    |   3.104 (r) | FAST    |    2.872 |
ddram_dq[7]        |   8.087 (r) | SLOW    |   2.883 (r) | FAST    |    2.466 |
ddram_dq[8]        |   7.165 (r) | SLOW    |   2.419 (r) | FAST    |    1.544 |
ddram_dq[9]        |   7.527 (r) | SLOW    |   2.627 (r) | FAST    |    1.906 |
ddram_dq[10]       |   7.237 (r) | SLOW    |   2.453 (r) | FAST    |    1.617 |
ddram_dq[11]       |   7.829 (r) | SLOW    |   2.760 (r) | FAST    |    2.208 |
ddram_dq[12]       |   7.045 (r) | SLOW    |   2.375 (r) | FAST    |    1.424 |
ddram_dq[13]       |   7.692 (r) | SLOW    |   2.705 (r) | FAST    |    2.071 |
ddram_dq[14]       |   7.046 (r) | SLOW    |   2.366 (r) | FAST    |    1.425 |
ddram_dq[15]       |   7.555 (r) | SLOW    |   2.645 (r) | FAST    |    1.934 |
ddram_dq[16]       |   5.621 (r) | SLOW    |   1.568 (r) | FAST    |    0.000 |
ddram_dq[17]       |   6.394 (r) | SLOW    |   1.965 (r) | FAST    |    0.774 |
ddram_dq[18]       |   6.146 (r) | SLOW    |   1.833 (r) | FAST    |    0.525 |
ddram_dq[19]       |   5.745 (r) | SLOW    |   1.649 (r) | FAST    |    0.124 |
ddram_dq[20]       |   5.887 (r) | SLOW    |   1.683 (r) | FAST    |    0.266 |
ddram_dq[21]       |   5.853 (r) | SLOW    |   1.705 (r) | FAST    |    0.232 |
ddram_dq[22]       |   6.265 (r) | SLOW    |   1.895 (r) | FAST    |    0.644 |
ddram_dq[23]       |   5.758 (r) | SLOW    |   1.620 (r) | FAST    |    0.137 |
ddram_dq[24]       |   6.515 (r) | SLOW    |   2.053 (r) | FAST    |    0.894 |
ddram_dq[25]       |   6.829 (r) | SLOW    |   2.215 (r) | FAST    |    1.208 |
ddram_dq[26]       |   6.551 (r) | SLOW    |   2.071 (r) | FAST    |    0.930 |
ddram_dq[27]       |   6.848 (r) | SLOW    |   2.236 (r) | FAST    |    1.227 |
ddram_dq[28]       |   6.570 (r) | SLOW    |   2.085 (r) | FAST    |    0.949 |
ddram_dq[29]       |   6.441 (r) | SLOW    |   1.997 (r) | FAST    |    0.820 |
ddram_dq[30]       |   6.967 (r) | SLOW    |   2.291 (r) | FAST    |    1.346 |
ddram_dq[31]       |   6.313 (r) | SLOW    |   1.917 (r) | FAST    |    0.692 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.749 (r) | SLOW    |   1.568 (r) | FAST    |    3.129 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk50
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.876 (r) | SLOW    |   2.816 (r) | FAST    |    0.034 |
ddram_dqs_n[1]     |   8.868 (r) | SLOW    |   2.807 (r) | FAST    |    0.025 |
ddram_dqs_n[2]     |   8.876 (r) | SLOW    |   2.782 (r) | FAST    |    0.011 |
ddram_dqs_n[3]     |   8.865 (r) | SLOW    |   2.810 (r) | FAST    |    0.028 |
ddram_dqs_p[0]     |   8.877 (r) | SLOW    |   2.821 (r) | FAST    |    0.039 |
ddram_dqs_p[1]     |   8.869 (r) | SLOW    |   2.802 (r) | FAST    |    0.020 |
ddram_dqs_p[2]     |   8.877 (r) | SLOW    |   2.787 (r) | FAST    |    0.012 |
ddram_dqs_p[3]     |   8.866 (r) | SLOW    |   2.810 (r) | FAST    |    0.029 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.877 (r) | SLOW    |   2.782 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 2.329 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   8.355 (r) | SLOW    |   2.988 (r) | FAST    |    2.328 |
ddram_dqs_n[1]     |   7.778 (r) | SLOW    |   2.694 (r) | FAST    |    1.752 |
ddram_dqs_n[2]     |   6.026 (r) | SLOW    |   1.735 (r) | FAST    |    0.000 |
ddram_dqs_n[3]     |   6.718 (r) | SLOW    |   2.139 (r) | FAST    |    0.692 |
ddram_dqs_p[0]     |   8.356 (r) | SLOW    |   2.992 (r) | FAST    |    2.329 |
ddram_dqs_p[1]     |   7.779 (r) | SLOW    |   2.690 (r) | FAST    |    1.753 |
ddram_dqs_p[2]     |   6.027 (r) | SLOW    |   1.740 (r) | FAST    |    0.005 |
ddram_dqs_p[3]     |   6.719 (r) | SLOW    |   2.139 (r) | FAST    |    0.693 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   1.735 (r) | FAST    |    2.329 |
-------------------+-------------+---------+-------------+---------+----------+




