#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1356a6ee0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1356a7a40 .scope module, "tb_e2e_conv2d" "tb_e2e_conv2d" 3 15;
 .timescale -9 -12;
P_0x135699b50 .param/l "ARRAY_SIZE" 0 3 17, +C4<00000000000000000000000000000100>;
P_0x135699b90 .param/l "CLK" 0 3 16, +C4<00000000000000000000000000001010>;
P_0x135699bd0 .param/l "OP_HALT" 1 3 68, C4<11111111>;
P_0x135699c10 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x135699c50 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
v0x6000008aa9a0_0 .net "axi_araddr", 39 0, L_0x6000011f4690;  1 drivers
v0x6000008aaa30_0 .net "axi_arlen", 7 0, L_0x6000011f4700;  1 drivers
v0x6000008aaac0_0 .var "axi_arready", 0 0;
v0x6000008aab50_0 .net "axi_arvalid", 0 0, L_0x6000011f47e0;  1 drivers
v0x6000008aabe0_0 .net "axi_awaddr", 39 0, L_0x6000011f43f0;  1 drivers
v0x6000008aac70_0 .net "axi_awlen", 7 0, L_0x6000011f4460;  1 drivers
v0x6000008aad00_0 .var "axi_awready", 0 0;
v0x6000008aad90_0 .net "axi_awvalid", 0 0, L_0x6000011f44d0;  1 drivers
L_0x13809a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000008aae20_0 .net "axi_bready", 0 0, L_0x13809a968;  1 drivers
v0x6000008aaeb0_0 .var "axi_bresp", 1 0;
v0x6000008aaf40_0 .var "axi_bvalid", 0 0;
v0x6000008aafd0_0 .var "axi_rdata", 255 0;
v0x6000008ab060_0 .var "axi_rlast", 0 0;
v0x6000008ab0f0_0 .net "axi_rready", 0 0, L_0x6000011f4850;  1 drivers
v0x6000008ab180_0 .var "axi_rvalid", 0 0;
v0x6000008ab210_0 .net "axi_wdata", 255 0, L_0x6000011f4540;  1 drivers
v0x6000008ab2a0_0 .net "axi_wlast", 0 0, L_0x6000011f45b0;  1 drivers
v0x6000008ab330_0 .var "axi_wready", 0 0;
v0x6000008ab3c0_0 .net "axi_wvalid", 0 0, L_0x6000011f4620;  1 drivers
v0x6000008ab450_0 .var "clk", 0 0;
v0x6000008ab4e0_0 .var/i "errors", 31 0;
v0x6000008ab570_0 .var "global_sync_in", 0 0;
v0x6000008ab600_0 .var/i "i", 31 0;
v0x6000008ab690_0 .var "noc_rx_addr", 19 0;
v0x6000008ab720_0 .var "noc_rx_data", 255 0;
v0x6000008ab7b0_0 .var "noc_rx_is_instr", 0 0;
v0x6000008ab840_0 .net "noc_rx_ready", 0 0, L_0x600000be2f80;  1 drivers
v0x6000008ab8d0_0 .var "noc_rx_valid", 0 0;
L_0x13809a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008ab960_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  1 drivers
L_0x13809a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008ab9f0_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  1 drivers
v0x6000008aba80_0 .var "noc_tx_ready", 0 0;
L_0x13809aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008abb10_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  1 drivers
v0x6000008abba0_0 .var "row0", 255 0;
v0x6000008abc30_0 .var "row1", 255 0;
v0x6000008abcc0_0 .var "row2", 255 0;
v0x6000008abd50_0 .var "row3", 255 0;
v0x6000008abde0_0 .var "rst_n", 0 0;
v0x6000008abe70_0 .var "sync_grant", 0 0;
v0x6000008abf00_0 .net "sync_request", 0 0, L_0x6000011f8540;  1 drivers
v0x6000008a4000_0 .net "tpc_busy", 0 0, L_0x6000011f8700;  1 drivers
v0x6000008a4090_0 .net "tpc_done", 0 0, L_0x6000011f85b0;  1 drivers
v0x6000008a4120_0 .net "tpc_error", 0 0, L_0x6000011f84d0;  1 drivers
v0x6000008a41b0_0 .var "tpc_start", 0 0;
v0x6000008a4240_0 .var "tpc_start_pc", 19 0;
E_0x600002fb6400 .event negedge, v0x6000008cc3f0_0;
S_0x1356a7640 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x1356a7a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x135810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x135810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x135810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x135810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x135810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x135810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x135810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x135810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x135810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x135810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x135810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x135810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x135810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x135810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x135810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x135810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x135811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000011f9500 .functor BUFZ 1, v0x6000008a8120_0, C4<0>, C4<0>, C4<0>;
L_0x6000011e2ed0 .functor OR 1, L_0x600000be7ca0, L_0x600000be7e80, C4<0>, C4<0>;
L_0x6000011e2a70 .functor AND 1, L_0x6000011e3330, L_0x6000011e2ed0, C4<1>, C4<1>;
L_0x6000011e2a00 .functor BUFZ 1, v0x6000008a9170_0, C4<0>, C4<0>, C4<0>;
L_0x6000011e2990 .functor BUFZ 1, v0x6000008a8c60_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f4a10 .functor AND 1, v0x6000008ab8d0_0, L_0x600000be2f80, C4<1>, C4<1>;
L_0x6000011f4a80 .functor AND 1, L_0x6000011f4a10, L_0x600000be3020, C4<1>, C4<1>;
v0x6000008ae0a0_0 .net *"_ivl_24", 19 0, L_0x600000be75c0;  1 drivers
L_0x13809a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000008ae130_0 .net *"_ivl_27", 3 0, L_0x13809a530;  1 drivers
v0x6000008ae1c0_0 .net *"_ivl_28", 19 0, L_0x600000be7660;  1 drivers
L_0x13809a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008ae250_0 .net *"_ivl_31", 14 0, L_0x13809a578;  1 drivers
L_0x13809a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000008ae2e0_0 .net/2u *"_ivl_34", 2 0, L_0x13809a5c0;  1 drivers
v0x6000008ae370_0 .net *"_ivl_38", 19 0, L_0x600000be7840;  1 drivers
L_0x13809a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000008ae400_0 .net *"_ivl_41", 3 0, L_0x13809a608;  1 drivers
v0x6000008ae490_0 .net *"_ivl_42", 19 0, L_0x600000be78e0;  1 drivers
L_0x13809a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000008ae520_0 .net *"_ivl_45", 3 0, L_0x13809a650;  1 drivers
L_0x13809a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008ae5b0_0 .net/2u *"_ivl_48", 2 0, L_0x13809a698;  1 drivers
v0x6000008ae640_0 .net *"_ivl_52", 19 0, L_0x600000be7ac0;  1 drivers
L_0x13809a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000008ae6d0_0 .net *"_ivl_55", 3 0, L_0x13809a6e0;  1 drivers
v0x6000008ae760_0 .net *"_ivl_56", 19 0, L_0x600000be7b60;  1 drivers
L_0x13809a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000008ae7f0_0 .net *"_ivl_59", 3 0, L_0x13809a728;  1 drivers
L_0x13809a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x6000008ae880_0 .net *"_ivl_63", 127 0, L_0x13809a770;  1 drivers
v0x6000008ae910_0 .net *"_ivl_65", 127 0, L_0x600000be7d40;  1 drivers
L_0x13809a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008ae9a0_0 .net/2u *"_ivl_68", 2 0, L_0x13809a7b8;  1 drivers
v0x6000008aea30_0 .net *"_ivl_70", 0 0, L_0x600000be7ca0;  1 drivers
L_0x13809a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000008aeac0_0 .net/2u *"_ivl_72", 2 0, L_0x13809a800;  1 drivers
v0x6000008aeb50_0 .net *"_ivl_74", 0 0, L_0x600000be7e80;  1 drivers
v0x6000008aebe0_0 .net *"_ivl_77", 0 0, L_0x6000011e2ed0;  1 drivers
v0x6000008aec70_0 .net *"_ivl_87", 0 0, L_0x6000011f4a10;  1 drivers
v0x6000008aed00_0 .net *"_ivl_89", 0 0, L_0x600000be3020;  1 drivers
v0x6000008aed90_0 .var "act_data_d", 31 0;
v0x6000008aee20_0 .var "act_valid_d", 0 0;
v0x6000008aeeb0_0 .var "act_valid_d2", 0 0;
v0x6000008aef40_0 .net "axi_araddr", 39 0, L_0x6000011f4690;  alias, 1 drivers
v0x6000008aefd0_0 .net "axi_arlen", 7 0, L_0x6000011f4700;  alias, 1 drivers
v0x6000008af060_0 .net "axi_arready", 0 0, v0x6000008aaac0_0;  1 drivers
v0x6000008af0f0_0 .net "axi_arvalid", 0 0, L_0x6000011f47e0;  alias, 1 drivers
v0x6000008af180_0 .net "axi_awaddr", 39 0, L_0x6000011f43f0;  alias, 1 drivers
v0x6000008af210_0 .net "axi_awlen", 7 0, L_0x6000011f4460;  alias, 1 drivers
v0x6000008af2a0_0 .net "axi_awready", 0 0, v0x6000008aad00_0;  1 drivers
v0x6000008af330_0 .net "axi_awvalid", 0 0, L_0x6000011f44d0;  alias, 1 drivers
v0x6000008af3c0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x6000008af450_0 .net "axi_bresp", 1 0, v0x6000008aaeb0_0;  1 drivers
v0x6000008af4e0_0 .net "axi_bvalid", 0 0, v0x6000008aaf40_0;  1 drivers
v0x6000008af570_0 .net "axi_rdata", 255 0, v0x6000008aafd0_0;  1 drivers
v0x6000008af600_0 .net "axi_rlast", 0 0, v0x6000008ab060_0;  1 drivers
v0x6000008af690_0 .net "axi_rready", 0 0, L_0x6000011f4850;  alias, 1 drivers
v0x6000008af720_0 .net "axi_rvalid", 0 0, v0x6000008ab180_0;  1 drivers
v0x6000008af7b0_0 .net "axi_wdata", 255 0, L_0x6000011f4540;  alias, 1 drivers
v0x6000008af840_0 .net "axi_wlast", 0 0, L_0x6000011f45b0;  alias, 1 drivers
v0x6000008af8d0_0 .net "axi_wready", 0 0, v0x6000008ab330_0;  1 drivers
v0x6000008af960_0 .net "axi_wvalid", 0 0, L_0x6000011f4620;  alias, 1 drivers
v0x6000008af9f0_0 .net "clk", 0 0, v0x6000008ab450_0;  1 drivers
v0x6000008afa80_0 .net "dma_lcp_done", 0 0, L_0x6000011f41c0;  1 drivers
v0x6000008afb10_0 .net "dma_lcp_ready", 0 0, L_0x600000be2080;  1 drivers
v0x6000008afba0_0 .net "dma_sram_addr", 19 0, v0x6000008ccea0_0;  1 drivers
v0x6000008afc30_0 .net "dma_sram_rdata", 255 0, L_0x6000011f49a0;  1 drivers
v0x6000008afcc0_0 .net "dma_sram_re", 0 0, L_0x6000011f4380;  1 drivers
v0x6000008afd50_0 .net "dma_sram_ready", 0 0, L_0x600000be2ee0;  1 drivers
v0x6000008afde0_0 .net "dma_sram_wdata", 255 0, L_0x6000011f42a0;  1 drivers
v0x6000008afe70_0 .net "dma_sram_we", 0 0, L_0x6000011f4310;  1 drivers
v0x6000008aff00_0 .net "global_sync_in", 0 0, v0x6000008ab570_0;  1 drivers
v0x6000008a8000 .array "instr_mem", 4095 0, 127 0;
v0x6000008a8090_0 .var "instr_rdata_reg", 127 0;
v0x6000008a8120_0 .var "instr_valid_reg", 0 0;
v0x6000008a81b0_0 .net "lcp_dma_cmd", 127 0, v0x6000008cea30_0;  1 drivers
v0x6000008a8240_0 .net "lcp_dma_valid", 0 0, L_0x6000011f87e0;  1 drivers
v0x6000008a82d0_0 .net "lcp_imem_addr", 19 0, L_0x6000011f92d0;  1 drivers
v0x6000008a8360_0 .net "lcp_imem_data", 127 0, v0x6000008a8090_0;  1 drivers
v0x6000008a83f0_0 .net "lcp_imem_re", 0 0, L_0x6000011f9340;  1 drivers
v0x6000008a8480_0 .net "lcp_imem_valid", 0 0, L_0x6000011f9500;  1 drivers
v0x6000008a8510_0 .net "lcp_mxu_cmd", 127 0, v0x6000008cf720_0;  1 drivers
v0x6000008a85a0_0 .net "lcp_mxu_valid", 0 0, L_0x6000011f8af0;  1 drivers
v0x6000008a8630_0 .net "lcp_vpu_cmd", 127 0, v0x6000008c8360_0;  1 drivers
v0x6000008a86c0_0 .net "lcp_vpu_valid", 0 0, L_0x6000011f88c0;  1 drivers
v0x6000008a8750_0 .net "mxu_a_addr", 19 0, L_0x600000be7980;  1 drivers
v0x6000008a87e0_0 .net "mxu_a_rdata", 255 0, L_0x6000011f48c0;  1 drivers
v0x6000008a8870_0 .net "mxu_a_re", 0 0, L_0x600000be7a20;  1 drivers
v0x6000008a8900_0 .net "mxu_a_ready", 0 0, L_0x600000be2da0;  1 drivers
v0x6000008a8990_0 .net "mxu_cfg_k", 15 0, L_0x600000be9900;  1 drivers
v0x6000008a8a20_0 .net "mxu_cfg_m", 15 0, L_0x600000be97c0;  1 drivers
v0x6000008a8ab0_0 .net "mxu_cfg_n", 15 0, L_0x600000be9860;  1 drivers
v0x6000008a8b40_0 .var "mxu_col_cnt", 4 0;
v0x6000008a8bd0_0 .var "mxu_cycle_cnt", 15 0;
v0x6000008a8c60_0 .var "mxu_done_reg", 0 0;
v0x6000008a8cf0_0 .net "mxu_dst_addr", 15 0, L_0x600000be95e0;  1 drivers
v0x6000008a8d80_0 .net "mxu_lcp_done", 0 0, L_0x6000011e2990;  1 drivers
v0x6000008a8e10_0 .net "mxu_lcp_ready", 0 0, L_0x6000011e2a00;  1 drivers
v0x6000008a8ea0_0 .net "mxu_o_addr", 19 0, L_0x600000be7c00;  1 drivers
v0x6000008a8f30_0 .net "mxu_o_ready", 0 0, L_0x600000be2e40;  1 drivers
v0x6000008a8fc0_0 .net "mxu_o_wdata", 255 0, L_0x600000be7de0;  1 drivers
v0x6000008a9050_0 .net "mxu_o_we", 0 0, L_0x6000011e2a70;  1 drivers
v0x6000008a90e0_0 .var "mxu_out_cnt", 15 0;
v0x6000008a9170_0 .var "mxu_ready_reg", 0 0;
v0x6000008a9200_0 .net "mxu_src0_addr", 15 0, L_0x600000be9680;  1 drivers
v0x6000008a9290_0 .net "mxu_src1_addr", 15 0, L_0x600000be9720;  1 drivers
v0x6000008a9320_0 .var "mxu_start_array", 0 0;
v0x6000008a93b0_0 .var "mxu_start_array_d", 0 0;
v0x6000008a9440_0 .var "mxu_state", 2 0;
v0x6000008a94d0_0 .net "mxu_subop", 7 0, L_0x600000be9540;  1 drivers
v0x6000008a9560_0 .net "mxu_w_addr", 19 0, L_0x600000be7700;  1 drivers
v0x6000008a95f0_0 .net "mxu_w_rdata", 255 0, v0x6000008d39f0_0;  1 drivers
v0x6000008a9680_0 .net "mxu_w_re", 0 0, L_0x600000be77a0;  1 drivers
v0x6000008a9710_0 .net "mxu_w_ready", 0 0, L_0x600000be2c60;  1 drivers
v0x6000008a97a0_0 .net "noc_data_write", 0 0, L_0x6000011f4a80;  1 drivers
v0x6000008a9830_0 .net "noc_rx_addr", 19 0, v0x6000008ab690_0;  1 drivers
v0x6000008a98c0_0 .net "noc_rx_data", 255 0, v0x6000008ab720_0;  1 drivers
v0x6000008a9950_0 .net "noc_rx_is_instr", 0 0, v0x6000008ab7b0_0;  1 drivers
v0x6000008a99e0_0 .net "noc_rx_ready", 0 0, L_0x600000be2f80;  alias, 1 drivers
v0x6000008a9a70_0 .net "noc_rx_valid", 0 0, v0x6000008ab8d0_0;  1 drivers
v0x6000008a9b00_0 .net "noc_tx_addr", 19 0, L_0x13809a9f8;  alias, 1 drivers
v0x6000008a9b90_0 .net "noc_tx_data", 255 0, L_0x13809a9b0;  alias, 1 drivers
v0x6000008a9c20_0 .net "noc_tx_ready", 0 0, v0x6000008aba80_0;  1 drivers
v0x6000008a9cb0_0 .net "noc_tx_valid", 0 0, L_0x13809aa40;  alias, 1 drivers
v0x6000008a9d40_0 .net "rst_n", 0 0, v0x6000008abde0_0;  1 drivers
v0x6000008a9dd0_0 .net "sync_grant", 0 0, v0x6000008abe70_0;  1 drivers
v0x6000008a9e60_0 .net "sync_request", 0 0, L_0x6000011f8540;  alias, 1 drivers
v0x6000008a9ef0_0 .net "systolic_busy", 0 0, L_0x6000011e3bf0;  1 drivers
v0x6000008a9f80_0 .net "systolic_done", 0 0, L_0x600000be70c0;  1 drivers
v0x6000008aa010_0 .net "systolic_result", 127 0, L_0x600000be6c60;  1 drivers
v0x6000008aa0a0_0 .net "systolic_result_valid", 0 0, L_0x6000011e3330;  1 drivers
v0x6000008aa130_0 .net "tpc_busy", 0 0, L_0x6000011f8700;  alias, 1 drivers
v0x6000008aa1c0_0 .net "tpc_done", 0 0, L_0x6000011f85b0;  alias, 1 drivers
v0x6000008aa250_0 .net "tpc_error", 0 0, L_0x6000011f84d0;  alias, 1 drivers
v0x6000008aa2e0_0 .net "tpc_start", 0 0, v0x6000008a41b0_0;  1 drivers
v0x6000008aa370_0 .net "tpc_start_pc", 19 0, v0x6000008a4240_0;  1 drivers
v0x6000008aa400_0 .net "vpu_lcp_done", 0 0, L_0x6000011e28b0;  1 drivers
v0x6000008aa490_0 .net "vpu_lcp_ready", 0 0, L_0x600000be1a40;  1 drivers
v0x6000008aa520_0 .net "vpu_sram_addr", 19 0, v0x6000008ad680_0;  1 drivers
v0x6000008aa5b0_0 .net "vpu_sram_rdata", 255 0, L_0x6000011f4930;  1 drivers
v0x6000008aa640_0 .net "vpu_sram_re", 0 0, L_0x6000011f4150;  1 drivers
v0x6000008aa6d0_0 .net "vpu_sram_ready", 0 0, L_0x600000be2d00;  1 drivers
v0x6000008aa760_0 .net "vpu_sram_wdata", 255 0, L_0x6000011f4070;  1 drivers
v0x6000008aa7f0_0 .net "vpu_sram_we", 0 0, L_0x6000011f40e0;  1 drivers
v0x6000008aa880_0 .var "weight_load_col_d", 1 0;
v0x6000008aa910_0 .var "weight_load_en_d", 0 0;
L_0x600000be9540 .part v0x6000008cf720_0, 112, 8;
L_0x600000be95e0 .part v0x6000008cf720_0, 96, 16;
L_0x600000be9680 .part v0x6000008cf720_0, 80, 16;
L_0x600000be9720 .part v0x6000008cf720_0, 64, 16;
L_0x600000be97c0 .part v0x6000008cf720_0, 48, 16;
L_0x600000be9860 .part v0x6000008cf720_0, 32, 16;
L_0x600000be9900 .part v0x6000008cf720_0, 16, 16;
L_0x600000be7520 .part v0x6000008d39f0_0, 0, 32;
L_0x600000be75c0 .concat [ 16 4 0 0], L_0x600000be9720, L_0x13809a530;
L_0x600000be7660 .concat [ 5 15 0 0], v0x6000008a8b40_0, L_0x13809a578;
L_0x600000be7700 .arith/sum 20, L_0x600000be75c0, L_0x600000be7660;
L_0x600000be77a0 .cmp/eq 3, v0x6000008a9440_0, L_0x13809a5c0;
L_0x600000be7840 .concat [ 16 4 0 0], L_0x600000be9680, L_0x13809a608;
L_0x600000be78e0 .concat [ 16 4 0 0], v0x6000008a8bd0_0, L_0x13809a650;
L_0x600000be7980 .arith/sum 20, L_0x600000be7840, L_0x600000be78e0;
L_0x600000be7a20 .cmp/eq 3, v0x6000008a9440_0, L_0x13809a698;
L_0x600000be7ac0 .concat [ 16 4 0 0], L_0x600000be95e0, L_0x13809a6e0;
L_0x600000be7b60 .concat [ 16 4 0 0], v0x6000008a90e0_0, L_0x13809a728;
L_0x600000be7c00 .arith/sum 20, L_0x600000be7ac0, L_0x600000be7b60;
L_0x600000be7d40 .part L_0x600000be6c60, 0, 128;
L_0x600000be7de0 .concat [ 128 128 0 0], L_0x600000be7d40, L_0x13809a770;
L_0x600000be7ca0 .cmp/eq 3, v0x6000008a9440_0, L_0x13809a7b8;
L_0x600000be7e80 .cmp/eq 3, v0x6000008a9440_0, L_0x13809a800;
L_0x600000be2f80 .reduce/nor L_0x6000011f8700;
L_0x600000be3020 .reduce/nor v0x6000008ab7b0_0;
S_0x13566ab00 .scope module, "dma_inst" "dma_engine" 4 431, 5 16 0, S_0x1356a7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x13581ce00 .param/l "DATA_WIDTH" 0 5 19, +C4<00000000000000000000000100000000>;
P_0x13581ce40 .param/l "DMA_COPY" 1 5 103, C4<00000011>;
P_0x13581ce80 .param/l "DMA_LOAD" 1 5 101, C4<00000001>;
P_0x13581cec0 .param/l "DMA_STORE" 1 5 102, C4<00000010>;
P_0x13581cf00 .param/l "EXT_ADDR_W" 0 5 17, +C4<00000000000000000000000000101000>;
P_0x13581cf40 .param/l "INT_ADDR_W" 0 5 18, +C4<00000000000000000000000000010100>;
P_0x13581cf80 .param/l "MAX_BURST" 0 5 20, +C4<00000000000000000000000000010000>;
P_0x13581cfc0 .param/l "S_DECODE" 1 5 110, C4<0001>;
P_0x13581d000 .param/l "S_DONE" 1 5 119, C4<1010>;
P_0x13581d040 .param/l "S_IDLE" 1 5 109, C4<0000>;
P_0x13581d080 .param/l "S_LOAD_ADDR" 1 5 111, C4<0010>;
P_0x13581d0c0 .param/l "S_LOAD_DATA" 1 5 112, C4<0011>;
P_0x13581d100 .param/l "S_LOAD_WRITE" 1 5 113, C4<0100>;
P_0x13581d140 .param/l "S_NEXT_ROW" 1 5 118, C4<1001>;
P_0x13581d180 .param/l "S_STORE_ADDR" 1 5 115, C4<0110>;
P_0x13581d1c0 .param/l "S_STORE_DATA" 1 5 116, C4<0111>;
P_0x13581d200 .param/l "S_STORE_READ" 1 5 114, C4<0101>;
P_0x13581d240 .param/l "S_STORE_RESP" 1 5 117, C4<1000>;
L_0x6000011f41c0 .functor BUFZ 1, v0x6000008cc990_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f42a0 .functor BUFZ 256, v0x6000008cd200_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000011f4310 .functor BUFZ 1, v0x6000008cd320_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f4380 .functor BUFZ 1, v0x6000008cd050_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f43f0 .functor BUFZ 40, v0x6000008f3690_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000011f4460 .functor BUFZ 8, v0x6000008f37b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000011f44d0 .functor BUFZ 1, v0x6000008f3960_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f4540 .functor BUFZ 256, v0x6000008f3f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000011f45b0 .functor BUFZ 1, v0x6000008f4750_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f4620 .functor BUFZ 1, v0x6000008cc120_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f4690 .functor BUFZ 40, v0x6000008f32a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000011f4700 .functor BUFZ 8, v0x6000008f33c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000011f47e0 .functor BUFZ 1, v0x6000008f3570_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f4850 .functor BUFZ 1, v0x6000008f3d50_0, C4<0>, C4<0>, C4<0>;
L_0x13809a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000008f3180_0 .net/2u *"_ivl_18", 3 0, L_0x13809a920;  1 drivers
v0x6000008f3210_0 .net "axi_araddr", 39 0, L_0x6000011f4690;  alias, 1 drivers
v0x6000008f32a0_0 .var "axi_araddr_reg", 39 0;
v0x6000008f3330_0 .net "axi_arlen", 7 0, L_0x6000011f4700;  alias, 1 drivers
v0x6000008f33c0_0 .var "axi_arlen_reg", 7 0;
v0x6000008f3450_0 .net "axi_arready", 0 0, v0x6000008aaac0_0;  alias, 1 drivers
v0x6000008f34e0_0 .net "axi_arvalid", 0 0, L_0x6000011f47e0;  alias, 1 drivers
v0x6000008f3570_0 .var "axi_arvalid_reg", 0 0;
v0x6000008f3600_0 .net "axi_awaddr", 39 0, L_0x6000011f43f0;  alias, 1 drivers
v0x6000008f3690_0 .var "axi_awaddr_reg", 39 0;
v0x6000008f3720_0 .net "axi_awlen", 7 0, L_0x6000011f4460;  alias, 1 drivers
v0x6000008f37b0_0 .var "axi_awlen_reg", 7 0;
v0x6000008f3840_0 .net "axi_awready", 0 0, v0x6000008aad00_0;  alias, 1 drivers
v0x6000008f38d0_0 .net "axi_awvalid", 0 0, L_0x6000011f44d0;  alias, 1 drivers
v0x6000008f3960_0 .var "axi_awvalid_reg", 0 0;
v0x6000008f39f0_0 .net "axi_bready", 0 0, L_0x13809a968;  alias, 1 drivers
v0x6000008f3a80_0 .net "axi_bresp", 1 0, v0x6000008aaeb0_0;  alias, 1 drivers
v0x6000008f3b10_0 .net "axi_bvalid", 0 0, v0x6000008aaf40_0;  alias, 1 drivers
v0x6000008f3ba0_0 .net "axi_rdata", 255 0, v0x6000008aafd0_0;  alias, 1 drivers
v0x6000008f3c30_0 .net "axi_rlast", 0 0, v0x6000008ab060_0;  alias, 1 drivers
v0x6000008f3cc0_0 .net "axi_rready", 0 0, L_0x6000011f4850;  alias, 1 drivers
v0x6000008f3d50_0 .var "axi_rready_reg", 0 0;
v0x6000008f3de0_0 .net "axi_rvalid", 0 0, v0x6000008ab180_0;  alias, 1 drivers
v0x6000008f3e70_0 .net "axi_wdata", 255 0, L_0x6000011f4540;  alias, 1 drivers
v0x6000008f3f00_0 .var "axi_wdata_reg", 255 0;
v0x6000008f47e0_0 .net "axi_wlast", 0 0, L_0x6000011f45b0;  alias, 1 drivers
v0x6000008f4750_0 .var "axi_wlast_reg", 0 0;
v0x6000008cc000_0 .net "axi_wready", 0 0, v0x6000008ab330_0;  alias, 1 drivers
v0x6000008cc090_0 .net "axi_wvalid", 0 0, L_0x6000011f4620;  alias, 1 drivers
v0x6000008cc120_0 .var "axi_wvalid_reg", 0 0;
v0x6000008cc1b0_0 .var "burst_count", 7 0;
v0x6000008cc240_0 .var "burst_len", 7 0;
v0x6000008cc2d0_0 .net "cfg_cols", 11 0, L_0x600000be1d60;  1 drivers
v0x6000008cc360_0 .net "cfg_rows", 11 0, L_0x600000be1cc0;  1 drivers
v0x6000008cc3f0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008cc480_0 .net "cmd", 127 0, v0x6000008cea30_0;  alias, 1 drivers
v0x6000008cc510_0 .net "cmd_done", 0 0, L_0x6000011f41c0;  alias, 1 drivers
v0x6000008cc5a0_0 .net "cmd_ready", 0 0, L_0x600000be2080;  alias, 1 drivers
v0x6000008cc630_0 .var "cmd_reg", 127 0;
v0x6000008cc6c0_0 .net "cmd_valid", 0 0, L_0x6000011f87e0;  alias, 1 drivers
v0x6000008cc750_0 .var "col_count", 11 0;
v0x6000008cc7e0_0 .var "data_buf", 255 0;
v0x6000008cc870_0 .net "do_transpose", 0 0, L_0x600000be1f40;  1 drivers
v0x6000008cc900_0 .net "do_zero_pad", 0 0, L_0x600000be1fe0;  1 drivers
v0x6000008cc990_0 .var "done_reg", 0 0;
v0x6000008cca20_0 .net "dst_stride", 11 0, L_0x600000be1ea0;  1 drivers
v0x6000008ccab0_0 .net "ext_addr", 39 0, L_0x600000be1b80;  1 drivers
v0x6000008ccb40_0 .var "ext_ptr", 39 0;
v0x6000008ccbd0_0 .net "int_addr", 19 0, L_0x600000be1c20;  1 drivers
v0x6000008ccc60_0 .var "int_ptr", 19 0;
v0x6000008cccf0_0 .var "row_count", 11 0;
v0x6000008ccd80_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008cce10_0 .net "sram_addr", 19 0, v0x6000008ccea0_0;  alias, 1 drivers
v0x6000008ccea0_0 .var "sram_addr_reg", 19 0;
v0x6000008ccf30_0 .net "sram_rdata", 255 0, L_0x6000011f49a0;  alias, 1 drivers
v0x6000008ccfc0_0 .net "sram_re", 0 0, L_0x6000011f4380;  alias, 1 drivers
v0x6000008cd050_0 .var "sram_re_reg", 0 0;
v0x6000008cd0e0_0 .net "sram_ready", 0 0, L_0x600000be2ee0;  alias, 1 drivers
v0x6000008cd170_0 .net "sram_wdata", 255 0, L_0x6000011f42a0;  alias, 1 drivers
v0x6000008cd200_0 .var "sram_wdata_reg", 255 0;
v0x6000008cd290_0 .net "sram_we", 0 0, L_0x6000011f4310;  alias, 1 drivers
v0x6000008cd320_0 .var "sram_we_reg", 0 0;
v0x6000008cd3b0_0 .net "src_stride", 11 0, L_0x600000be1e00;  1 drivers
v0x6000008cd440_0 .var "state", 3 0;
v0x6000008cd4d0_0 .net "subop", 7 0, L_0x600000be1ae0;  1 drivers
E_0x600002fb6d00/0 .event negedge, v0x6000008ccd80_0;
E_0x600002fb6d00/1 .event posedge, v0x6000008cc3f0_0;
E_0x600002fb6d00 .event/or E_0x600002fb6d00/0, E_0x600002fb6d00/1;
L_0x600000be1ae0 .part v0x6000008cea30_0, 112, 8;
L_0x600000be1b80 .part v0x6000008cea30_0, 72, 40;
L_0x600000be1c20 .part v0x6000008cea30_0, 52, 20;
L_0x600000be1cc0 .part v0x6000008cea30_0, 40, 12;
L_0x600000be1d60 .part v0x6000008cea30_0, 28, 12;
L_0x600000be1e00 .part v0x6000008cea30_0, 16, 12;
L_0x600000be1ea0 .part v0x6000008cea30_0, 4, 12;
L_0x600000be1f40 .part v0x6000008cea30_0, 0, 1;
L_0x600000be1fe0 .part v0x6000008cea30_0, 1, 1;
L_0x600000be2080 .cmp/eq 4, v0x6000008cd440_0, L_0x13809a920;
S_0x135694960 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x1356a7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x13580f400 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x13580f440 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x13580f480 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x13580f4c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x13580f500 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x13580f540 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x13580f580 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x13580f5c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x13580f600 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x13580f640 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x13580f680 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x13580f6c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x13580f700 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x13580f740 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x13580f780 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x13580f7c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x13580f800 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x13580f840 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x13580f880 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x13580f8c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x13580f900 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x13580f940 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x13580f980 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x13580f9c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x13580fa00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x13580fa40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x13580fa80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000011f95e0 .functor AND 1, L_0x600000be8b40, L_0x600000be8c80, C4<1>, C4<1>;
L_0x6000011f9260 .functor AND 1, L_0x6000011f95e0, L_0x600000be8820, C4<1>, C4<1>;
L_0x6000011f92d0 .functor BUFZ 20, v0x6000008cf060_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000011f9340 .functor BUFZ 1, v0x6000008cf210_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f8af0 .functor BUFZ 1, v0x6000008cf960_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f88c0 .functor BUFZ 1, v0x6000008c85a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f87e0 .functor BUFZ 1, v0x6000008cec70_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f8690 .functor AND 1, L_0x600000be92c0, L_0x600000be9360, C4<1>, C4<1>;
L_0x6000011f8700 .functor AND 1, L_0x6000011f8690, L_0x600000be9400, C4<1>, C4<1>;
L_0x6000011f85b0 .functor BUFZ 1, v0x6000008ced90_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f84d0 .functor BUFZ 1, v0x6000008ceeb0_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f8540 .functor BUFZ 1, v0x6000008c81b0_0, C4<0>, C4<0>, C4<0>;
L_0x138098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cd5f0_0 .net *"_ivl_11", 23 0, L_0x138098010;  1 drivers
L_0x138098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cd680_0 .net/2u *"_ivl_12", 31 0, L_0x138098058;  1 drivers
v0x6000008cd710_0 .net *"_ivl_14", 0 0, L_0x600000be8b40;  1 drivers
v0x6000008cd7a0_0 .net *"_ivl_16", 31 0, L_0x600000be8be0;  1 drivers
L_0x1380980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cd830_0 .net *"_ivl_19", 23 0, L_0x1380980a0;  1 drivers
L_0x1380980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cd8c0_0 .net/2u *"_ivl_20", 31 0, L_0x1380980e8;  1 drivers
v0x6000008cd950_0 .net *"_ivl_22", 0 0, L_0x600000be8c80;  1 drivers
v0x6000008cd9e0_0 .net *"_ivl_25", 0 0, L_0x6000011f95e0;  1 drivers
v0x6000008cda70_0 .net *"_ivl_26", 31 0, L_0x600000be8d20;  1 drivers
L_0x138098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cdb00_0 .net *"_ivl_29", 23 0, L_0x138098130;  1 drivers
L_0x138098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cdb90_0 .net/2u *"_ivl_30", 31 0, L_0x138098178;  1 drivers
v0x6000008cdc20_0 .net *"_ivl_32", 0 0, L_0x600000be8820;  1 drivers
v0x6000008cdcb0_0 .net *"_ivl_36", 31 0, L_0x600000be8640;  1 drivers
L_0x1380981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cdd40_0 .net *"_ivl_39", 23 0, L_0x1380981c0;  1 drivers
L_0x138098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cddd0_0 .net/2u *"_ivl_40", 31 0, L_0x138098208;  1 drivers
v0x6000008cde60_0 .net *"_ivl_44", 31 0, L_0x600000be85a0;  1 drivers
L_0x138098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cdef0_0 .net *"_ivl_47", 23 0, L_0x138098250;  1 drivers
L_0x138098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cdf80_0 .net/2u *"_ivl_48", 31 0, L_0x138098298;  1 drivers
v0x6000008ce010_0 .net *"_ivl_52", 31 0, L_0x600000be9180;  1 drivers
L_0x1380982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008ce0a0_0 .net *"_ivl_55", 23 0, L_0x1380982e0;  1 drivers
L_0x138098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008ce130_0 .net/2u *"_ivl_56", 31 0, L_0x138098328;  1 drivers
L_0x138098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000008ce1c0_0 .net/2u *"_ivl_76", 3 0, L_0x138098370;  1 drivers
v0x6000008ce250_0 .net *"_ivl_78", 0 0, L_0x600000be92c0;  1 drivers
v0x6000008ce2e0_0 .net *"_ivl_8", 31 0, L_0x600000be8aa0;  1 drivers
L_0x1380983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x6000008ce370_0 .net/2u *"_ivl_80", 3 0, L_0x1380983b8;  1 drivers
v0x6000008ce400_0 .net *"_ivl_82", 0 0, L_0x600000be9360;  1 drivers
v0x6000008ce490_0 .net *"_ivl_85", 0 0, L_0x6000011f8690;  1 drivers
L_0x138098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000008ce520_0 .net/2u *"_ivl_86", 3 0, L_0x138098400;  1 drivers
v0x6000008ce5b0_0 .net *"_ivl_88", 0 0, L_0x600000be9400;  1 drivers
v0x6000008ce640_0 .net "all_done", 0 0, L_0x6000011f9260;  1 drivers
v0x6000008ce6d0_0 .net "busy", 0 0, L_0x6000011f8700;  alias, 1 drivers
v0x6000008ce760_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008ce7f0_0 .var "decoded_opcode", 7 0;
v0x6000008ce880_0 .var "decoded_subop", 7 0;
v0x6000008ce910_0 .net "dma_clear", 0 0, L_0x600000be9220;  1 drivers
v0x6000008ce9a0_0 .net "dma_cmd", 127 0, v0x6000008cea30_0;  alias, 1 drivers
v0x6000008cea30_0 .var "dma_cmd_reg", 127 0;
v0x6000008ceac0_0 .net "dma_done", 0 0, L_0x6000011f41c0;  alias, 1 drivers
v0x6000008ceb50_0 .net "dma_ready", 0 0, L_0x600000be2080;  alias, 1 drivers
v0x6000008cebe0_0 .net "dma_valid", 0 0, L_0x6000011f87e0;  alias, 1 drivers
v0x6000008cec70_0 .var "dma_valid_reg", 0 0;
v0x6000008ced00_0 .net "done", 0 0, L_0x6000011f85b0;  alias, 1 drivers
v0x6000008ced90_0 .var "done_reg", 0 0;
v0x6000008cee20_0 .net "error", 0 0, L_0x6000011f84d0;  alias, 1 drivers
v0x6000008ceeb0_0 .var "error_reg", 0 0;
v0x6000008cef40_0 .net "global_sync_in", 0 0, v0x6000008ab570_0;  alias, 1 drivers
v0x6000008cefd0_0 .net "imem_addr", 19 0, L_0x6000011f92d0;  alias, 1 drivers
v0x6000008cf060_0 .var "imem_addr_reg", 19 0;
v0x6000008cf0f0_0 .net "imem_data", 127 0, v0x6000008a8090_0;  alias, 1 drivers
v0x6000008cf180_0 .net "imem_re", 0 0, L_0x6000011f9340;  alias, 1 drivers
v0x6000008cf210_0 .var "imem_re_reg", 0 0;
v0x6000008cf2a0_0 .net "imem_valid", 0 0, L_0x6000011f9500;  alias, 1 drivers
v0x6000008cf330_0 .var "instr_reg", 127 0;
v0x6000008cf3c0_0 .net "loop_count", 15 0, L_0x600000be8960;  1 drivers
v0x6000008cf450 .array "loop_counter", 3 0, 15 0;
v0x6000008cf4e0_0 .var "loop_sp", 1 0;
v0x6000008cf570 .array "loop_start_addr", 3 0, 19 0;
v0x6000008cf600_0 .net "mxu_clear", 0 0, L_0x600000be8500;  1 drivers
v0x6000008cf690_0 .net "mxu_cmd", 127 0, v0x6000008cf720_0;  alias, 1 drivers
v0x6000008cf720_0 .var "mxu_cmd_reg", 127 0;
v0x6000008cf7b0_0 .net "mxu_done", 0 0, L_0x6000011e2990;  alias, 1 drivers
v0x6000008cf840_0 .net "mxu_ready", 0 0, L_0x6000011e2a00;  alias, 1 drivers
v0x6000008cf8d0_0 .net "mxu_valid", 0 0, L_0x6000011f8af0;  alias, 1 drivers
v0x6000008cf960_0 .var "mxu_valid_reg", 0 0;
v0x6000008cf9f0_0 .net "opcode", 7 0, L_0x600000be8f00;  1 drivers
v0x6000008cfa80_0 .var "pc", 19 0;
v0x6000008cfb10_0 .var "pending_dma", 7 0;
v0x6000008cfba0_0 .var "pending_mxu", 7 0;
v0x6000008cfc30_0 .var "pending_vpu", 7 0;
v0x6000008cfcc0_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008cfd50_0 .net "start", 0 0, v0x6000008a41b0_0;  alias, 1 drivers
v0x6000008cfde0_0 .net "start_pc", 19 0, v0x6000008a4240_0;  alias, 1 drivers
v0x6000008cfe70_0 .var "state", 3 0;
v0x6000008cff00_0 .net "subop", 7 0, L_0x600000be9040;  1 drivers
v0x6000008c8000_0 .net "sync_grant", 0 0, v0x6000008abe70_0;  alias, 1 drivers
v0x6000008c8090_0 .net "sync_mask", 7 0, L_0x600000be8a00;  1 drivers
v0x6000008c8120_0 .net "sync_request", 0 0, L_0x6000011f8540;  alias, 1 drivers
v0x6000008c81b0_0 .var "sync_request_reg", 0 0;
v0x6000008c8240_0 .net "vpu_clear", 0 0, L_0x600000be90e0;  1 drivers
v0x6000008c82d0_0 .net "vpu_cmd", 127 0, v0x6000008c8360_0;  alias, 1 drivers
v0x6000008c8360_0 .var "vpu_cmd_reg", 127 0;
v0x6000008c83f0_0 .net "vpu_done", 0 0, L_0x6000011e28b0;  alias, 1 drivers
v0x6000008c8480_0 .net "vpu_ready", 0 0, L_0x600000be1a40;  alias, 1 drivers
v0x6000008c8510_0 .net "vpu_valid", 0 0, L_0x6000011f88c0;  alias, 1 drivers
v0x6000008c85a0_0 .var "vpu_valid_reg", 0 0;
L_0x600000be8f00 .part v0x6000008a8090_0, 120, 8;
L_0x600000be9040 .part v0x6000008a8090_0, 112, 8;
L_0x600000be8960 .part v0x6000008a8090_0, 32, 16;
L_0x600000be8a00 .part v0x6000008a8090_0, 104, 8;
L_0x600000be8aa0 .concat [ 8 24 0 0], v0x6000008cfba0_0, L_0x138098010;
L_0x600000be8b40 .cmp/eq 32, L_0x600000be8aa0, L_0x138098058;
L_0x600000be8be0 .concat [ 8 24 0 0], v0x6000008cfc30_0, L_0x1380980a0;
L_0x600000be8c80 .cmp/eq 32, L_0x600000be8be0, L_0x1380980e8;
L_0x600000be8d20 .concat [ 8 24 0 0], v0x6000008cfb10_0, L_0x138098130;
L_0x600000be8820 .cmp/eq 32, L_0x600000be8d20, L_0x138098178;
L_0x600000be8640 .concat [ 8 24 0 0], v0x6000008cfba0_0, L_0x1380981c0;
L_0x600000be8500 .cmp/eq 32, L_0x600000be8640, L_0x138098208;
L_0x600000be85a0 .concat [ 8 24 0 0], v0x6000008cfc30_0, L_0x138098250;
L_0x600000be90e0 .cmp/eq 32, L_0x600000be85a0, L_0x138098298;
L_0x600000be9180 .concat [ 8 24 0 0], v0x6000008cfb10_0, L_0x1380982e0;
L_0x600000be9220 .cmp/eq 32, L_0x600000be9180, L_0x138098328;
L_0x600000be92c0 .cmp/ne 4, v0x6000008cfe70_0, L_0x138098370;
L_0x600000be9360 .cmp/ne 4, v0x6000008cfe70_0, L_0x1380983b8;
L_0x600000be9400 .cmp/ne 4, v0x6000008cfe70_0, L_0x138098400;
S_0x13566a6c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x135694960;
 .timescale 0 0;
v0x6000008cd560_0 .var/i "i", 31 0;
S_0x13566a280 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x1356a7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x135690110 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x135690150 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x135690190 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x1356901d0 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x135690210 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x135690250 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x135690290 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x1356902d0 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000011fc070 .functor OR 1, L_0x600000be6d00, L_0x600000be6da0, C4<0>, C4<0>;
L_0x6000011ff1e0 .functor AND 1, L_0x600000be6e40, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011ff170 .functor AND 1, L_0x6000011ff1e0, L_0x600000be6ee0, C4<1>, C4<1>;
L_0x6000011ff100 .functor OR 1, L_0x6000011fc070, L_0x6000011ff170, C4<0>, C4<0>;
L_0x6000011ff560 .functor BUFZ 1, L_0x6000011ff100, C4<0>, C4<0>, C4<0>;
L_0x6000011e3bf0 .functor AND 1, L_0x600000be6f80, L_0x600000be7020, C4<1>, C4<1>;
L_0x6000011e3790 .functor AND 1, L_0x600000be7200, L_0x600000be72a0, C4<1>, C4<1>;
L_0x6000011e3330 .functor AND 1, L_0x6000011e3790, L_0x600000be7480, C4<1>, C4<1>;
v0x6000008d6e20_0 .net *"_ivl_101", 0 0, L_0x600000be7480;  1 drivers
L_0x13809a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008d6eb0_0 .net/2u *"_ivl_37", 2 0, L_0x13809a188;  1 drivers
v0x6000008d6f40_0 .net *"_ivl_39", 0 0, L_0x600000be6d00;  1 drivers
L_0x13809a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000008d6fd0_0 .net/2u *"_ivl_41", 2 0, L_0x13809a1d0;  1 drivers
v0x6000008d7060_0 .net *"_ivl_43", 0 0, L_0x600000be6da0;  1 drivers
v0x6000008d70f0_0 .net *"_ivl_46", 0 0, L_0x6000011fc070;  1 drivers
L_0x13809a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008d7180_0 .net/2u *"_ivl_47", 2 0, L_0x13809a218;  1 drivers
v0x6000008d7210_0 .net *"_ivl_49", 0 0, L_0x600000be6e40;  1 drivers
v0x6000008d72a0_0 .net *"_ivl_52", 0 0, L_0x6000011ff1e0;  1 drivers
v0x6000008d7330_0 .net *"_ivl_54", 0 0, L_0x600000be6ee0;  1 drivers
v0x6000008d73c0_0 .net *"_ivl_56", 0 0, L_0x6000011ff170;  1 drivers
L_0x13809a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008d7450_0 .net/2u *"_ivl_61", 2 0, L_0x13809a260;  1 drivers
v0x6000008d74e0_0 .net *"_ivl_63", 0 0, L_0x600000be6f80;  1 drivers
L_0x13809a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000008d7570_0 .net/2u *"_ivl_65", 2 0, L_0x13809a2a8;  1 drivers
v0x6000008d7600_0 .net *"_ivl_67", 0 0, L_0x600000be7020;  1 drivers
L_0x13809a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x6000008d7690_0 .net/2u *"_ivl_71", 2 0, L_0x13809a2f0;  1 drivers
L_0x13809a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008d7720_0 .net/2u *"_ivl_75", 2 0, L_0x13809a338;  1 drivers
L_0x13809a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x6000008d77b0_0 .net/2u *"_ivl_81", 2 0, L_0x13809a3c8;  1 drivers
v0x6000008d7840_0 .net *"_ivl_83", 0 0, L_0x600000be7200;  1 drivers
v0x6000008d78d0_0 .net *"_ivl_85", 0 0, L_0x600000be72a0;  1 drivers
v0x6000008d7960_0 .net *"_ivl_88", 0 0, L_0x6000011e3790;  1 drivers
v0x6000008d79f0_0 .net *"_ivl_89", 31 0, L_0x600000be7340;  1 drivers
L_0x13809a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d7a80_0 .net *"_ivl_92", 15 0, L_0x13809a410;  1 drivers
L_0x13809aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000008d7b10_0 .net *"_ivl_93", 31 0, L_0x13809aa88;  1 drivers
L_0x13809a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x6000008d7ba0_0 .net/2u *"_ivl_97", 31 0, L_0x13809a458;  1 drivers
v0x6000008d7c30_0 .net *"_ivl_99", 31 0, L_0x600000be73e0;  1 drivers
v0x6000008d7cc0_0 .net "act_data", 31 0, v0x6000008aed90_0;  1 drivers
v0x6000008d7d50 .array "act_h", 19 0;
v0x6000008d7d50_0 .net v0x6000008d7d50 0, 7 0, L_0x6000011f8380; 1 drivers
v0x6000008d7d50_1 .net v0x6000008d7d50 1, 7 0, v0x6000008c9710_0; 1 drivers
v0x6000008d7d50_2 .net v0x6000008d7d50 2, 7 0, v0x6000008cac70_0; 1 drivers
v0x6000008d7d50_3 .net v0x6000008d7d50 3, 7 0, v0x6000008c4240_0; 1 drivers
v0x6000008d7d50_4 .net v0x6000008d7d50 4, 7 0, v0x6000008c57a0_0; 1 drivers
v0x6000008d7d50_5 .net v0x6000008d7d50 5, 7 0, L_0x6000011f8230; 1 drivers
v0x6000008d7d50_6 .net v0x6000008d7d50 6, 7 0, v0x6000008c6d00_0; 1 drivers
v0x6000008d7d50_7 .net v0x6000008d7d50 7, 7 0, v0x6000008c02d0_0; 1 drivers
v0x6000008d7d50_8 .net v0x6000008d7d50 8, 7 0, v0x6000008c1830_0; 1 drivers
v0x6000008d7d50_9 .net v0x6000008d7d50 9, 7 0, v0x6000008c2d90_0; 1 drivers
v0x6000008d7d50_10 .net v0x6000008d7d50 10, 7 0, L_0x6000011f82a0; 1 drivers
v0x6000008d7d50_11 .net v0x6000008d7d50 11, 7 0, v0x6000008dc360_0; 1 drivers
v0x6000008d7d50_12 .net v0x6000008d7d50 12, 7 0, v0x6000008dd8c0_0; 1 drivers
v0x6000008d7d50_13 .net v0x6000008d7d50 13, 7 0, v0x6000008dee20_0; 1 drivers
v0x6000008d7d50_14 .net v0x6000008d7d50 14, 7 0, v0x6000008d83f0_0; 1 drivers
v0x6000008d7d50_15 .net v0x6000008d7d50 15, 7 0, L_0x6000011f8150; 1 drivers
v0x6000008d7d50_16 .net v0x6000008d7d50 16, 7 0, v0x6000008d9950_0; 1 drivers
v0x6000008d7d50_17 .net v0x6000008d7d50 17, 7 0, v0x6000008daeb0_0; 1 drivers
v0x6000008d7d50_18 .net v0x6000008d7d50 18, 7 0, v0x6000008d4480_0; 1 drivers
v0x6000008d7d50_19 .net v0x6000008d7d50 19, 7 0, v0x6000008d59e0_0; 1 drivers
v0x6000008d7de0_0 .net "act_ready", 0 0, L_0x600000be7160;  1 drivers
v0x6000008d7e70_0 .net "act_valid", 0 0, v0x6000008aeeb0_0;  1 drivers
v0x6000008d7f00_0 .net "busy", 0 0, L_0x6000011e3bf0;  alias, 1 drivers
v0x6000008d0000_0 .net "cfg_k_tiles", 15 0, L_0x600000be9900;  alias, 1 drivers
L_0x13809a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000008d0090_0 .net "clear_acc", 0 0, L_0x13809a4a0;  1 drivers
v0x6000008d0120_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008d01b0_0 .var "cycle_count", 15 0;
v0x6000008d0240_0 .var "cycle_count_next", 15 0;
v0x6000008c8630_5 .array/port v0x6000008c8630, 5;
v0x6000008d02d0 .array "deskew_output", 3 0;
v0x6000008d02d0_0 .net v0x6000008d02d0 0, 31 0, v0x6000008c8630_5; 1 drivers
v0x6000008c8750_3 .array/port v0x6000008c8750, 3;
v0x6000008d02d0_1 .net v0x6000008d02d0 1, 31 0, v0x6000008c8750_3; 1 drivers
v0x6000008c8870_1 .array/port v0x6000008c8870, 1;
v0x6000008d02d0_2 .net v0x6000008d02d0 2, 31 0, v0x6000008c8870_1; 1 drivers
v0x6000008d02d0_3 .net v0x6000008d02d0 3, 31 0, L_0x6000011fd650; 1 drivers
v0x6000008d0360_0 .net "done", 0 0, L_0x600000be70c0;  alias, 1 drivers
L_0x13809a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x6000008d03f0_0 .net "drain_delay", 15 0, L_0x13809a380;  1 drivers
v0x6000008d0480_0 .net "pe_enable", 0 0, L_0x6000011ff100;  1 drivers
v0x6000008d0510 .array "psum_bottom", 3 0;
v0x6000008d0510_0 .net v0x6000008d0510 0, 31 0, L_0x6000011ff640; 1 drivers
v0x6000008d0510_1 .net v0x6000008d0510 1, 31 0, L_0x6000011fec30; 1 drivers
v0x6000008d0510_2 .net v0x6000008d0510 2, 31 0, L_0x6000011fe370; 1 drivers
v0x6000008d0510_3 .net v0x6000008d0510 3, 31 0, L_0x6000011fdab0; 1 drivers
L_0x138098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d05a0 .array "psum_v", 19 0;
v0x6000008d05a0_0 .net v0x6000008d05a0 0, 31 0, L_0x138098568; 1 drivers
L_0x1380985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d05a0_1 .net v0x6000008d05a0 1, 31 0, L_0x1380985b0; 1 drivers
L_0x1380985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d05a0_2 .net v0x6000008d05a0 2, 31 0, L_0x1380985f8; 1 drivers
L_0x138098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d05a0_3 .net v0x6000008d05a0 3, 31 0, L_0x138098640; 1 drivers
v0x6000008d05a0_4 .net v0x6000008d05a0 4, 31 0, v0x6000008c9c20_0; 1 drivers
v0x6000008d05a0_5 .net v0x6000008d05a0 5, 31 0, v0x6000008cb180_0; 1 drivers
v0x6000008d05a0_6 .net v0x6000008d05a0 6, 31 0, v0x6000008c4750_0; 1 drivers
v0x6000008d05a0_7 .net v0x6000008d05a0 7, 31 0, v0x6000008c5cb0_0; 1 drivers
v0x6000008d05a0_8 .net v0x6000008d05a0 8, 31 0, v0x6000008c7210_0; 1 drivers
v0x6000008d05a0_9 .net v0x6000008d05a0 9, 31 0, v0x6000008c07e0_0; 1 drivers
v0x6000008d05a0_10 .net v0x6000008d05a0 10, 31 0, v0x6000008c1d40_0; 1 drivers
v0x6000008d05a0_11 .net v0x6000008d05a0 11, 31 0, v0x6000008c32a0_0; 1 drivers
v0x6000008d05a0_12 .net v0x6000008d05a0 12, 31 0, v0x6000008dc870_0; 1 drivers
v0x6000008d05a0_13 .net v0x6000008d05a0 13, 31 0, v0x6000008dddd0_0; 1 drivers
v0x6000008d05a0_14 .net v0x6000008d05a0 14, 31 0, v0x6000008df330_0; 1 drivers
v0x6000008d05a0_15 .net v0x6000008d05a0 15, 31 0, v0x6000008d8900_0; 1 drivers
v0x6000008d05a0_16 .net v0x6000008d05a0 16, 31 0, v0x6000008d9e60_0; 1 drivers
v0x6000008d05a0_17 .net v0x6000008d05a0 17, 31 0, v0x6000008db3c0_0; 1 drivers
v0x6000008d05a0_18 .net v0x6000008d05a0 18, 31 0, v0x6000008d4990_0; 1 drivers
v0x6000008d05a0_19 .net v0x6000008d05a0 19, 31 0, v0x6000008d5ef0_0; 1 drivers
v0x6000008d0630_0 .net "result_data", 127 0, L_0x600000be6c60;  alias, 1 drivers
L_0x13809a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x6000008d06c0_0 .net "result_ready", 0 0, L_0x13809a4e8;  1 drivers
v0x6000008d0750_0 .net "result_valid", 0 0, L_0x6000011e3330;  alias, 1 drivers
v0x6000008d07e0_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008d0870_0 .net "skew_enable", 0 0, L_0x6000011ff560;  1 drivers
v0x6000008d0900 .array "skew_input", 3 0;
v0x6000008d0900_0 .net v0x6000008d0900 0, 7 0, L_0x600000be9a40; 1 drivers
v0x6000008d0900_1 .net v0x6000008d0900 1, 7 0, L_0x600000be9b80; 1 drivers
v0x6000008d0900_2 .net v0x6000008d0900 2, 7 0, L_0x600000be9cc0; 1 drivers
v0x6000008d0900_3 .net v0x6000008d0900 3, 7 0, L_0x600000be9e00; 1 drivers
v0x6000008d0990 .array "skew_output", 3 0;
v0x6000008d0990_0 .net v0x6000008d0990 0, 7 0, v0x6000008c8990_0; 1 drivers
v0x6000008d0990_1 .net v0x6000008d0990 1, 7 0, v0x6000008c8c60_0; 1 drivers
v0x6000008d0990_2 .net v0x6000008d0990 2, 7 0, v0x6000008c8f30_0; 1 drivers
v0x6000008d0990_3 .net v0x6000008d0990 3, 7 0, v0x6000008c9200_0; 1 drivers
v0x6000008d0a20_0 .net "start", 0 0, v0x6000008a93b0_0;  1 drivers
v0x6000008d0ab0_0 .var "state", 2 0;
v0x6000008d0b40_0 .var "state_next", 2 0;
v0x6000008d0bd0_0 .net "weight_load_col", 1 0, v0x6000008aa880_0;  1 drivers
v0x6000008d0c60_0 .net "weight_load_data", 31 0, L_0x600000be7520;  1 drivers
v0x6000008d0cf0_0 .net "weight_load_en", 0 0, v0x6000008aa910_0;  1 drivers
E_0x600002fb7600/0 .event anyedge, v0x6000008d0ab0_0, v0x6000008d01b0_0, v0x6000008d0a20_0, v0x6000008d0cf0_0;
E_0x600002fb7600/1 .event anyedge, v0x6000008d0000_0, v0x6000008d03f0_0;
E_0x600002fb7600 .event/or E_0x600002fb7600/0, E_0x600002fb7600/1;
L_0x600000be99a0 .part v0x6000008aed90_0, 0, 8;
L_0x138098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000be9a40 .functor MUXZ 8, L_0x138098448, L_0x600000be99a0, v0x6000008aeeb0_0, C4<>;
L_0x600000be9ae0 .part v0x6000008aed90_0, 8, 8;
L_0x138098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000be9b80 .functor MUXZ 8, L_0x138098490, L_0x600000be9ae0, v0x6000008aeeb0_0, C4<>;
L_0x600000be9c20 .part v0x6000008aed90_0, 16, 8;
L_0x1380984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000be9cc0 .functor MUXZ 8, L_0x1380984d8, L_0x600000be9c20, v0x6000008aeeb0_0, C4<>;
L_0x600000be9d60 .part v0x6000008aed90_0, 24, 8;
L_0x138098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600000be9e00 .functor MUXZ 8, L_0x138098520, L_0x600000be9d60, v0x6000008aeeb0_0, C4<>;
L_0x600000be9fe0 .part L_0x600000be7520, 0, 8;
L_0x600000bea800 .part L_0x600000be7520, 0, 8;
L_0x600000beb020 .part L_0x600000be7520, 0, 8;
L_0x600000beb840 .part L_0x600000be7520, 0, 8;
L_0x600000befa20 .part L_0x600000be7520, 8, 8;
L_0x600000bef3e0 .part L_0x600000be7520, 8, 8;
L_0x600000beec60 .part L_0x600000be7520, 8, 8;
L_0x600000bedd60 .part L_0x600000be7520, 8, 8;
L_0x600000bed680 .part L_0x600000be7520, 16, 8;
L_0x600000becd20 .part L_0x600000be7520, 16, 8;
L_0x600000bee300 .part L_0x600000be7520, 16, 8;
L_0x600000be4500 .part L_0x600000be7520, 16, 8;
L_0x600000be4d20 .part L_0x600000be7520, 24, 8;
L_0x600000be5540 .part L_0x600000be7520, 24, 8;
L_0x600000be5d60 .part L_0x600000be7520, 24, 8;
L_0x600000be6580 .part L_0x600000be7520, 24, 8;
L_0x600000be6c60 .concat8 [ 32 32 32 32], L_0x6000011fd1f0, L_0x6000011fcd90, L_0x6000011fc930, L_0x6000011fc4d0;
L_0x600000be6d00 .cmp/eq 3, v0x6000008d0ab0_0, L_0x13809a188;
L_0x600000be6da0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x13809a1d0;
L_0x600000be6e40 .cmp/eq 3, v0x6000008d0ab0_0, L_0x13809a218;
L_0x600000be6ee0 .reduce/nor v0x6000008aa910_0;
L_0x600000be6f80 .cmp/ne 3, v0x6000008d0ab0_0, L_0x13809a260;
L_0x600000be7020 .cmp/ne 3, v0x6000008d0ab0_0, L_0x13809a2a8;
L_0x600000be70c0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x13809a2f0;
L_0x600000be7160 .cmp/eq 3, v0x6000008d0ab0_0, L_0x13809a338;
L_0x600000be7200 .cmp/eq 3, v0x6000008d0ab0_0, L_0x13809a3c8;
L_0x600000be72a0 .cmp/ge 16, v0x6000008d01b0_0, L_0x13809a380;
L_0x600000be7340 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x13809a410;
L_0x600000be73e0 .arith/sum 32, L_0x13809aa88, L_0x13809a458;
L_0x600000be7480 .cmp/gt 32, L_0x600000be73e0, L_0x600000be7340;
S_0x13568b470 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x13566a280;
 .timescale 0 0;
P_0x6000014f6600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000014f6640 .param/l "col" 1 7 248, +C4<00>;
L_0x6000011ff640 .functor BUFZ 32, v0x6000008d9e60_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x135688e20 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x13568b470;
 .timescale 0 0;
v0x6000008c8630 .array "delay_stages", 5 0, 31 0;
v0x6000008c86c0_0 .var/i "i", 31 0;
S_0x1356867d0 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x13566a280;
 .timescale 0 0;
P_0x6000014f6680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000014f66c0 .param/l "col" 1 7 248, +C4<01>;
L_0x6000011fec30 .functor BUFZ 32, v0x6000008db3c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x135684180 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1356867d0;
 .timescale 0 0;
v0x6000008c8750 .array "delay_stages", 3 0, 31 0;
v0x6000008c87e0_0 .var/i "i", 31 0;
S_0x135681b30 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x13566a280;
 .timescale 0 0;
P_0x6000014f6700 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000014f6740 .param/l "col" 1 7 248, +C4<010>;
L_0x6000011fe370 .functor BUFZ 32, v0x6000008d4990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13567f4e0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x135681b30;
 .timescale 0 0;
v0x6000008c8870 .array "delay_stages", 1 0, 31 0;
v0x6000008c8900_0 .var/i "i", 31 0;
S_0x13567ce90 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x13566a280;
 .timescale 0 0;
P_0x6000014f6780 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000014f67c0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000011fdab0 .functor BUFZ 32, v0x6000008d5ef0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x13567a840 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x13567ce90;
 .timescale 0 0;
L_0x6000011fd650 .functor BUFZ 32, L_0x6000011fdab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x1356781f0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb7880 .param/l "row" 1 7 142, +C4<00>;
v0x6000008c8a20_0 .net *"_ivl_1", 7 0, L_0x600000be99a0;  1 drivers
v0x6000008c8ab0_0 .net/2u *"_ivl_2", 7 0, L_0x138098448;  1 drivers
S_0x135675ba0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x1356781f0;
 .timescale 0 0;
v0x6000008c8990_0 .var "out_reg", 7 0;
S_0x135673550 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb7900 .param/l "row" 1 7 142, +C4<01>;
v0x6000008c8cf0_0 .net *"_ivl_1", 7 0, L_0x600000be9ae0;  1 drivers
v0x6000008c8d80_0 .net/2u *"_ivl_2", 7 0, L_0x138098490;  1 drivers
S_0x135670f00 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x135673550;
 .timescale 0 0;
v0x6000008c8b40 .array "delay_stages", 0 0, 7 0;
v0x6000008c8bd0_0 .var/i "i", 31 0;
v0x6000008c8c60_0 .var "out_reg", 7 0;
S_0x13566e8b0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb7980 .param/l "row" 1 7 142, +C4<010>;
v0x6000008c8fc0_0 .net *"_ivl_1", 7 0, L_0x600000be9c20;  1 drivers
v0x6000008c9050_0 .net/2u *"_ivl_2", 7 0, L_0x1380984d8;  1 drivers
S_0x13566c260 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x13566e8b0;
 .timescale 0 0;
v0x6000008c8e10 .array "delay_stages", 1 0, 7 0;
v0x6000008c8ea0_0 .var/i "i", 31 0;
v0x6000008c8f30_0 .var "out_reg", 7 0;
S_0x135620960 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb7a00 .param/l "row" 1 7 142, +C4<011>;
v0x6000008c9290_0 .net *"_ivl_1", 7 0, L_0x600000be9d60;  1 drivers
v0x6000008c9320_0 .net/2u *"_ivl_2", 7 0, L_0x138098520;  1 drivers
S_0x135620ad0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x135620960;
 .timescale 0 0;
v0x6000008c90e0 .array "delay_stages", 2 0, 7 0;
v0x6000008c9170_0 .var/i "i", 31 0;
v0x6000008c9200_0 .var "out_reg", 7 0;
S_0x13560baa0 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb7840 .param/l "row" 1 7 213, +C4<00>;
S_0x13560bc10 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13560baa0;
 .timescale 0 0;
P_0x600002fb7ac0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000011f81c0 .functor AND 1, v0x6000008aa910_0, L_0x600000be9f40, C4<1>, C4<1>;
L_0x6000011f8070 .functor AND 1, L_0x600000bea120, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011f80e0 .functor OR 1, L_0x600000bea080, L_0x6000011f8070, C4<0>, C4<0>;
L_0x6000011f8000 .functor AND 1, L_0x13809a4a0, L_0x6000011f80e0, C4<1>, C4<1>;
L_0x6000011f90a0 .functor AND 1, L_0x6000011f8000, L_0x600000bea260, C4<1>, C4<1>;
v0x6000008c9ef0_0 .net *"_ivl_0", 2 0, L_0x600000be9ea0;  1 drivers
L_0x138098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008c9f80_0 .net/2u *"_ivl_11", 2 0, L_0x138098718;  1 drivers
v0x6000008ca010_0 .net *"_ivl_13", 0 0, L_0x600000bea080;  1 drivers
L_0x138098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008ca0a0_0 .net/2u *"_ivl_15", 2 0, L_0x138098760;  1 drivers
v0x6000008ca130_0 .net *"_ivl_17", 0 0, L_0x600000bea120;  1 drivers
v0x6000008ca1c0_0 .net *"_ivl_20", 0 0, L_0x6000011f8070;  1 drivers
v0x6000008ca250_0 .net *"_ivl_22", 0 0, L_0x6000011f80e0;  1 drivers
v0x6000008ca2e0_0 .net *"_ivl_24", 0 0, L_0x6000011f8000;  1 drivers
v0x6000008ca370_0 .net *"_ivl_25", 31 0, L_0x600000bea1c0;  1 drivers
L_0x1380987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008ca400_0 .net *"_ivl_28", 15 0, L_0x1380987a8;  1 drivers
L_0x1380987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008ca490_0 .net/2u *"_ivl_29", 31 0, L_0x1380987f0;  1 drivers
L_0x138098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008ca520_0 .net *"_ivl_3", 0 0, L_0x138098688;  1 drivers
v0x6000008ca5b0_0 .net *"_ivl_31", 0 0, L_0x600000bea260;  1 drivers
L_0x1380986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008ca640_0 .net/2u *"_ivl_4", 2 0, L_0x1380986d0;  1 drivers
v0x6000008ca6d0_0 .net *"_ivl_6", 0 0, L_0x600000be9f40;  1 drivers
v0x6000008ca760_0 .net "do_clear", 0 0, L_0x6000011f90a0;  1 drivers
v0x6000008ca7f0_0 .net "load_weight", 0 0, L_0x6000011f81c0;  1 drivers
v0x6000008ca880_0 .net "weight_in", 7 0, L_0x600000be9fe0;  1 drivers
L_0x600000be9ea0 .concat [ 2 1 0 0], v0x6000008aa880_0, L_0x138098688;
L_0x600000be9f40 .cmp/eq 3, L_0x600000be9ea0, L_0x1380986d0;
L_0x600000bea080 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098718;
L_0x600000bea120 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098760;
L_0x600000bea1c0 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x1380987a8;
L_0x600000bea260 .cmp/eq 32, L_0x600000bea1c0, L_0x1380987f0;
S_0x135619e40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13560bc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6880 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f68c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008c93b0_0 .net *"_ivl_11", 0 0, L_0x600000bea4e0;  1 drivers
v0x6000008c9440_0 .net *"_ivl_12", 15 0, L_0x600000bea580;  1 drivers
v0x6000008c94d0_0 .net/s *"_ivl_4", 15 0, L_0x600000bea300;  1 drivers
v0x6000008c9560_0 .net/s *"_ivl_6", 15 0, L_0x600000bea3a0;  1 drivers
v0x6000008c95f0_0 .net/s "a_signed", 7 0, v0x6000008c97a0_0;  1 drivers
v0x6000008c9680_0 .net "act_in", 7 0, L_0x6000011f8380;  alias, 1 drivers
v0x6000008c9710_0 .var "act_out", 7 0;
v0x6000008c97a0_0 .var "act_reg", 7 0;
v0x6000008c9830_0 .net "clear_acc", 0 0, L_0x6000011f90a0;  alias, 1 drivers
v0x6000008c98c0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008c9950_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008c99e0_0 .net "load_weight", 0 0, L_0x6000011f81c0;  alias, 1 drivers
v0x6000008c9a70_0 .net/s "product", 15 0, L_0x600000bea440;  1 drivers
v0x6000008c9b00_0 .net/s "product_ext", 31 0, L_0x600000bea620;  1 drivers
v0x6000008c9b90_0 .net "psum_in", 31 0, L_0x138098568;  alias, 1 drivers
v0x6000008c9c20_0 .var "psum_out", 31 0;
v0x6000008c9cb0_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008c9d40_0 .net/s "w_signed", 7 0, v0x6000008c9e60_0;  1 drivers
v0x6000008c9dd0_0 .net "weight_in", 7 0, L_0x600000be9fe0;  alias, 1 drivers
v0x6000008c9e60_0 .var "weight_reg", 7 0;
L_0x600000bea300 .extend/s 16, v0x6000008c97a0_0;
L_0x600000bea3a0 .extend/s 16, v0x6000008c9e60_0;
L_0x600000bea440 .arith/mult 16, L_0x600000bea300, L_0x600000bea3a0;
L_0x600000bea4e0 .part L_0x600000bea440, 15, 1;
LS_0x600000bea580_0_0 .concat [ 1 1 1 1], L_0x600000bea4e0, L_0x600000bea4e0, L_0x600000bea4e0, L_0x600000bea4e0;
LS_0x600000bea580_0_4 .concat [ 1 1 1 1], L_0x600000bea4e0, L_0x600000bea4e0, L_0x600000bea4e0, L_0x600000bea4e0;
LS_0x600000bea580_0_8 .concat [ 1 1 1 1], L_0x600000bea4e0, L_0x600000bea4e0, L_0x600000bea4e0, L_0x600000bea4e0;
LS_0x600000bea580_0_12 .concat [ 1 1 1 1], L_0x600000bea4e0, L_0x600000bea4e0, L_0x600000bea4e0, L_0x600000bea4e0;
L_0x600000bea580 .concat [ 4 4 4 4], LS_0x600000bea580_0_0, LS_0x600000bea580_0_4, LS_0x600000bea580_0_8, LS_0x600000bea580_0_12;
L_0x600000bea620 .concat [ 16 16 0 0], L_0x600000bea440, L_0x600000bea580;
S_0x135619fb0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13560baa0;
 .timescale 0 0;
P_0x600002fb7c40 .param/l "col" 1 7 214, +C4<01>;
L_0x6000011f8c40 .functor AND 1, v0x6000008aa910_0, L_0x600000bea760, C4<1>, C4<1>;
L_0x6000011f9650 .functor AND 1, L_0x600000bea940, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011f96c0 .functor OR 1, L_0x600000bea8a0, L_0x6000011f9650, C4<0>, C4<0>;
L_0x6000011f9730 .functor AND 1, L_0x13809a4a0, L_0x6000011f96c0, C4<1>, C4<1>;
L_0x6000011f97a0 .functor AND 1, L_0x6000011f9730, L_0x600000beaa80, C4<1>, C4<1>;
v0x6000008cb450_0 .net *"_ivl_0", 2 0, L_0x600000bea6c0;  1 drivers
L_0x1380988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008cb4e0_0 .net/2u *"_ivl_11", 2 0, L_0x1380988c8;  1 drivers
v0x6000008cb570_0 .net *"_ivl_13", 0 0, L_0x600000bea8a0;  1 drivers
L_0x138098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008cb600_0 .net/2u *"_ivl_15", 2 0, L_0x138098910;  1 drivers
v0x6000008cb690_0 .net *"_ivl_17", 0 0, L_0x600000bea940;  1 drivers
v0x6000008cb720_0 .net *"_ivl_20", 0 0, L_0x6000011f9650;  1 drivers
v0x6000008cb7b0_0 .net *"_ivl_22", 0 0, L_0x6000011f96c0;  1 drivers
v0x6000008cb840_0 .net *"_ivl_24", 0 0, L_0x6000011f9730;  1 drivers
v0x6000008cb8d0_0 .net *"_ivl_25", 31 0, L_0x600000bea9e0;  1 drivers
L_0x138098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cb960_0 .net *"_ivl_28", 15 0, L_0x138098958;  1 drivers
L_0x1380989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008cb9f0_0 .net/2u *"_ivl_29", 31 0, L_0x1380989a0;  1 drivers
L_0x138098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008cba80_0 .net *"_ivl_3", 0 0, L_0x138098838;  1 drivers
v0x6000008cbb10_0 .net *"_ivl_31", 0 0, L_0x600000beaa80;  1 drivers
L_0x138098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000008cbba0_0 .net/2u *"_ivl_4", 2 0, L_0x138098880;  1 drivers
v0x6000008cbc30_0 .net *"_ivl_6", 0 0, L_0x600000bea760;  1 drivers
v0x6000008cbcc0_0 .net "do_clear", 0 0, L_0x6000011f97a0;  1 drivers
v0x6000008cbd50_0 .net "load_weight", 0 0, L_0x6000011f8c40;  1 drivers
v0x6000008cbde0_0 .net "weight_in", 7 0, L_0x600000bea800;  1 drivers
L_0x600000bea6c0 .concat [ 2 1 0 0], v0x6000008aa880_0, L_0x138098838;
L_0x600000bea760 .cmp/eq 3, L_0x600000bea6c0, L_0x138098880;
L_0x600000bea8a0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x1380988c8;
L_0x600000bea940 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098910;
L_0x600000bea9e0 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138098958;
L_0x600000beaa80 .cmp/eq 32, L_0x600000bea9e0, L_0x1380989a0;
S_0x13561c2a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135619fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6900 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6940 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008ca910_0 .net *"_ivl_11", 0 0, L_0x600000bead00;  1 drivers
v0x6000008ca9a0_0 .net *"_ivl_12", 15 0, L_0x600000beada0;  1 drivers
v0x6000008caa30_0 .net/s *"_ivl_4", 15 0, L_0x600000beab20;  1 drivers
v0x6000008caac0_0 .net/s *"_ivl_6", 15 0, L_0x600000beabc0;  1 drivers
v0x6000008cab50_0 .net/s "a_signed", 7 0, v0x6000008cad00_0;  1 drivers
v0x6000008cabe0_0 .net "act_in", 7 0, v0x6000008c9710_0;  alias, 1 drivers
v0x6000008cac70_0 .var "act_out", 7 0;
v0x6000008cad00_0 .var "act_reg", 7 0;
v0x6000008cad90_0 .net "clear_acc", 0 0, L_0x6000011f97a0;  alias, 1 drivers
v0x6000008cae20_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008caeb0_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008caf40_0 .net "load_weight", 0 0, L_0x6000011f8c40;  alias, 1 drivers
v0x6000008cafd0_0 .net/s "product", 15 0, L_0x600000beac60;  1 drivers
v0x6000008cb060_0 .net/s "product_ext", 31 0, L_0x600000beae40;  1 drivers
v0x6000008cb0f0_0 .net "psum_in", 31 0, L_0x1380985b0;  alias, 1 drivers
v0x6000008cb180_0 .var "psum_out", 31 0;
v0x6000008cb210_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008cb2a0_0 .net/s "w_signed", 7 0, v0x6000008cb3c0_0;  1 drivers
v0x6000008cb330_0 .net "weight_in", 7 0, L_0x600000bea800;  alias, 1 drivers
v0x6000008cb3c0_0 .var "weight_reg", 7 0;
L_0x600000beab20 .extend/s 16, v0x6000008cad00_0;
L_0x600000beabc0 .extend/s 16, v0x6000008cb3c0_0;
L_0x600000beac60 .arith/mult 16, L_0x600000beab20, L_0x600000beabc0;
L_0x600000bead00 .part L_0x600000beac60, 15, 1;
LS_0x600000beada0_0_0 .concat [ 1 1 1 1], L_0x600000bead00, L_0x600000bead00, L_0x600000bead00, L_0x600000bead00;
LS_0x600000beada0_0_4 .concat [ 1 1 1 1], L_0x600000bead00, L_0x600000bead00, L_0x600000bead00, L_0x600000bead00;
LS_0x600000beada0_0_8 .concat [ 1 1 1 1], L_0x600000bead00, L_0x600000bead00, L_0x600000bead00, L_0x600000bead00;
LS_0x600000beada0_0_12 .concat [ 1 1 1 1], L_0x600000bead00, L_0x600000bead00, L_0x600000bead00, L_0x600000bead00;
L_0x600000beada0 .concat [ 4 4 4 4], LS_0x600000beada0_0_0, LS_0x600000beada0_0_4, LS_0x600000beada0_0_8, LS_0x600000beada0_0_12;
L_0x600000beae40 .concat [ 16 16 0 0], L_0x600000beac60, L_0x600000beada0;
S_0x13561c410 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13560baa0;
 .timescale 0 0;
P_0x600002fb7d40 .param/l "col" 1 7 214, +C4<010>;
L_0x6000011f98f0 .functor AND 1, v0x6000008aa910_0, L_0x600000beaf80, C4<1>, C4<1>;
L_0x6000011f9960 .functor AND 1, L_0x600000beb160, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011f99d0 .functor OR 1, L_0x600000beb0c0, L_0x6000011f9960, C4<0>, C4<0>;
L_0x6000011f9a40 .functor AND 1, L_0x13809a4a0, L_0x6000011f99d0, C4<1>, C4<1>;
L_0x6000011f9ab0 .functor AND 1, L_0x6000011f9a40, L_0x600000beb2a0, C4<1>, C4<1>;
v0x6000008c4a20_0 .net *"_ivl_0", 3 0, L_0x600000beaee0;  1 drivers
L_0x138098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008c4ab0_0 .net/2u *"_ivl_11", 2 0, L_0x138098a78;  1 drivers
v0x6000008c4b40_0 .net *"_ivl_13", 0 0, L_0x600000beb0c0;  1 drivers
L_0x138098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008c4bd0_0 .net/2u *"_ivl_15", 2 0, L_0x138098ac0;  1 drivers
v0x6000008c4c60_0 .net *"_ivl_17", 0 0, L_0x600000beb160;  1 drivers
v0x6000008c4cf0_0 .net *"_ivl_20", 0 0, L_0x6000011f9960;  1 drivers
v0x6000008c4d80_0 .net *"_ivl_22", 0 0, L_0x6000011f99d0;  1 drivers
v0x6000008c4e10_0 .net *"_ivl_24", 0 0, L_0x6000011f9a40;  1 drivers
v0x6000008c4ea0_0 .net *"_ivl_25", 31 0, L_0x600000beb200;  1 drivers
L_0x138098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c4f30_0 .net *"_ivl_28", 15 0, L_0x138098b08;  1 drivers
L_0x138098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c4fc0_0 .net/2u *"_ivl_29", 31 0, L_0x138098b50;  1 drivers
L_0x1380989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008c5050_0 .net *"_ivl_3", 1 0, L_0x1380989e8;  1 drivers
v0x6000008c50e0_0 .net *"_ivl_31", 0 0, L_0x600000beb2a0;  1 drivers
L_0x138098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000008c5170_0 .net/2u *"_ivl_4", 3 0, L_0x138098a30;  1 drivers
v0x6000008c5200_0 .net *"_ivl_6", 0 0, L_0x600000beaf80;  1 drivers
v0x6000008c5290_0 .net "do_clear", 0 0, L_0x6000011f9ab0;  1 drivers
v0x6000008c5320_0 .net "load_weight", 0 0, L_0x6000011f98f0;  1 drivers
v0x6000008c53b0_0 .net "weight_in", 7 0, L_0x600000beb020;  1 drivers
L_0x600000beaee0 .concat [ 2 2 0 0], v0x6000008aa880_0, L_0x1380989e8;
L_0x600000beaf80 .cmp/eq 4, L_0x600000beaee0, L_0x138098a30;
L_0x600000beb0c0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098a78;
L_0x600000beb160 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098ac0;
L_0x600000beb200 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138098b08;
L_0x600000beb2a0 .cmp/eq 32, L_0x600000beb200, L_0x138098b50;
S_0x13560ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13561c410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f69c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008cbe70_0 .net *"_ivl_11", 0 0, L_0x600000beb520;  1 drivers
v0x6000008cbf00_0 .net *"_ivl_12", 15 0, L_0x600000beb5c0;  1 drivers
v0x6000008c4000_0 .net/s *"_ivl_4", 15 0, L_0x600000beb340;  1 drivers
v0x6000008c4090_0 .net/s *"_ivl_6", 15 0, L_0x600000beb3e0;  1 drivers
v0x6000008c4120_0 .net/s "a_signed", 7 0, v0x6000008c42d0_0;  1 drivers
v0x6000008c41b0_0 .net "act_in", 7 0, v0x6000008cac70_0;  alias, 1 drivers
v0x6000008c4240_0 .var "act_out", 7 0;
v0x6000008c42d0_0 .var "act_reg", 7 0;
v0x6000008c4360_0 .net "clear_acc", 0 0, L_0x6000011f9ab0;  alias, 1 drivers
v0x6000008c43f0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008c4480_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008c4510_0 .net "load_weight", 0 0, L_0x6000011f98f0;  alias, 1 drivers
v0x6000008c45a0_0 .net/s "product", 15 0, L_0x600000beb480;  1 drivers
v0x6000008c4630_0 .net/s "product_ext", 31 0, L_0x600000beb660;  1 drivers
v0x6000008c46c0_0 .net "psum_in", 31 0, L_0x1380985f8;  alias, 1 drivers
v0x6000008c4750_0 .var "psum_out", 31 0;
v0x6000008c47e0_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008c4870_0 .net/s "w_signed", 7 0, v0x6000008c4990_0;  1 drivers
v0x6000008c4900_0 .net "weight_in", 7 0, L_0x600000beb020;  alias, 1 drivers
v0x6000008c4990_0 .var "weight_reg", 7 0;
L_0x600000beb340 .extend/s 16, v0x6000008c42d0_0;
L_0x600000beb3e0 .extend/s 16, v0x6000008c4990_0;
L_0x600000beb480 .arith/mult 16, L_0x600000beb340, L_0x600000beb3e0;
L_0x600000beb520 .part L_0x600000beb480, 15, 1;
LS_0x600000beb5c0_0_0 .concat [ 1 1 1 1], L_0x600000beb520, L_0x600000beb520, L_0x600000beb520, L_0x600000beb520;
LS_0x600000beb5c0_0_4 .concat [ 1 1 1 1], L_0x600000beb520, L_0x600000beb520, L_0x600000beb520, L_0x600000beb520;
LS_0x600000beb5c0_0_8 .concat [ 1 1 1 1], L_0x600000beb520, L_0x600000beb520, L_0x600000beb520, L_0x600000beb520;
LS_0x600000beb5c0_0_12 .concat [ 1 1 1 1], L_0x600000beb520, L_0x600000beb520, L_0x600000beb520, L_0x600000beb520;
L_0x600000beb5c0 .concat [ 4 4 4 4], LS_0x600000beb5c0_0_0, LS_0x600000beb5c0_0_4, LS_0x600000beb5c0_0_8, LS_0x600000beb5c0_0_12;
L_0x600000beb660 .concat [ 16 16 0 0], L_0x600000beb480, L_0x600000beb5c0;
S_0x1356100b0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13560baa0;
 .timescale 0 0;
P_0x600002fb7c00 .param/l "col" 1 7 214, +C4<011>;
L_0x6000011f9c00 .functor AND 1, v0x6000008aa910_0, L_0x600000beb7a0, C4<1>, C4<1>;
L_0x6000011f9c70 .functor AND 1, L_0x600000beb980, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011f9ce0 .functor OR 1, L_0x600000beb8e0, L_0x6000011f9c70, C4<0>, C4<0>;
L_0x6000011f9d50 .functor AND 1, L_0x13809a4a0, L_0x6000011f9ce0, C4<1>, C4<1>;
L_0x6000011f9dc0 .functor AND 1, L_0x6000011f9d50, L_0x600000bebac0, C4<1>, C4<1>;
v0x6000008c5f80_0 .net *"_ivl_0", 3 0, L_0x600000beb700;  1 drivers
L_0x138098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008c6010_0 .net/2u *"_ivl_11", 2 0, L_0x138098c28;  1 drivers
v0x6000008c60a0_0 .net *"_ivl_13", 0 0, L_0x600000beb8e0;  1 drivers
L_0x138098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008c6130_0 .net/2u *"_ivl_15", 2 0, L_0x138098c70;  1 drivers
v0x6000008c61c0_0 .net *"_ivl_17", 0 0, L_0x600000beb980;  1 drivers
v0x6000008c6250_0 .net *"_ivl_20", 0 0, L_0x6000011f9c70;  1 drivers
v0x6000008c62e0_0 .net *"_ivl_22", 0 0, L_0x6000011f9ce0;  1 drivers
v0x6000008c6370_0 .net *"_ivl_24", 0 0, L_0x6000011f9d50;  1 drivers
v0x6000008c6400_0 .net *"_ivl_25", 31 0, L_0x600000beba20;  1 drivers
L_0x138098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c6490_0 .net *"_ivl_28", 15 0, L_0x138098cb8;  1 drivers
L_0x138098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c6520_0 .net/2u *"_ivl_29", 31 0, L_0x138098d00;  1 drivers
L_0x138098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008c65b0_0 .net *"_ivl_3", 1 0, L_0x138098b98;  1 drivers
v0x6000008c6640_0 .net *"_ivl_31", 0 0, L_0x600000bebac0;  1 drivers
L_0x138098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000008c66d0_0 .net/2u *"_ivl_4", 3 0, L_0x138098be0;  1 drivers
v0x6000008c6760_0 .net *"_ivl_6", 0 0, L_0x600000beb7a0;  1 drivers
v0x6000008c67f0_0 .net "do_clear", 0 0, L_0x6000011f9dc0;  1 drivers
v0x6000008c6880_0 .net "load_weight", 0 0, L_0x6000011f9c00;  1 drivers
v0x6000008c6910_0 .net "weight_in", 7 0, L_0x600000beb840;  1 drivers
L_0x600000beb700 .concat [ 2 2 0 0], v0x6000008aa880_0, L_0x138098b98;
L_0x600000beb7a0 .cmp/eq 4, L_0x600000beb700, L_0x138098be0;
L_0x600000beb8e0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098c28;
L_0x600000beb980 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098c70;
L_0x600000beba20 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138098cb8;
L_0x600000bebac0 .cmp/eq 32, L_0x600000beba20, L_0x138098d00;
S_0x135604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1356100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008c5440_0 .net *"_ivl_11", 0 0, L_0x600000bebd40;  1 drivers
v0x6000008c54d0_0 .net *"_ivl_12", 15 0, L_0x600000bebde0;  1 drivers
v0x6000008c5560_0 .net/s *"_ivl_4", 15 0, L_0x600000bebb60;  1 drivers
v0x6000008c55f0_0 .net/s *"_ivl_6", 15 0, L_0x600000bebc00;  1 drivers
v0x6000008c5680_0 .net/s "a_signed", 7 0, v0x6000008c5830_0;  1 drivers
v0x6000008c5710_0 .net "act_in", 7 0, v0x6000008c4240_0;  alias, 1 drivers
v0x6000008c57a0_0 .var "act_out", 7 0;
v0x6000008c5830_0 .var "act_reg", 7 0;
v0x6000008c58c0_0 .net "clear_acc", 0 0, L_0x6000011f9dc0;  alias, 1 drivers
v0x6000008c5950_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008c59e0_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008c5a70_0 .net "load_weight", 0 0, L_0x6000011f9c00;  alias, 1 drivers
v0x6000008c5b00_0 .net/s "product", 15 0, L_0x600000bebca0;  1 drivers
v0x6000008c5b90_0 .net/s "product_ext", 31 0, L_0x600000bebe80;  1 drivers
v0x6000008c5c20_0 .net "psum_in", 31 0, L_0x138098640;  alias, 1 drivers
v0x6000008c5cb0_0 .var "psum_out", 31 0;
v0x6000008c5d40_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008c5dd0_0 .net/s "w_signed", 7 0, v0x6000008c5ef0_0;  1 drivers
v0x6000008c5e60_0 .net "weight_in", 7 0, L_0x600000beb840;  alias, 1 drivers
v0x6000008c5ef0_0 .var "weight_reg", 7 0;
L_0x600000bebb60 .extend/s 16, v0x6000008c5830_0;
L_0x600000bebc00 .extend/s 16, v0x6000008c5ef0_0;
L_0x600000bebca0 .arith/mult 16, L_0x600000bebb60, L_0x600000bebc00;
L_0x600000bebd40 .part L_0x600000bebca0, 15, 1;
LS_0x600000bebde0_0_0 .concat [ 1 1 1 1], L_0x600000bebd40, L_0x600000bebd40, L_0x600000bebd40, L_0x600000bebd40;
LS_0x600000bebde0_0_4 .concat [ 1 1 1 1], L_0x600000bebd40, L_0x600000bebd40, L_0x600000bebd40, L_0x600000bebd40;
LS_0x600000bebde0_0_8 .concat [ 1 1 1 1], L_0x600000bebd40, L_0x600000bebd40, L_0x600000bebd40, L_0x600000bebd40;
LS_0x600000bebde0_0_12 .concat [ 1 1 1 1], L_0x600000bebd40, L_0x600000bebd40, L_0x600000bebd40, L_0x600000bebd40;
L_0x600000bebde0 .concat [ 4 4 4 4], LS_0x600000bebde0_0_0, LS_0x600000bebde0_0_4, LS_0x600000bebde0_0_8, LS_0x600000bebde0_0_12;
L_0x600000bebe80 .concat [ 16 16 0 0], L_0x600000bebca0, L_0x600000bebde0;
S_0x135604c80 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb7f00 .param/l "row" 1 7 213, +C4<01>;
S_0x135615d20 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x135604c80;
 .timescale 0 0;
P_0x600002fb7f80 .param/l "col" 1 7 214, +C4<00>;
L_0x6000011f9f10 .functor AND 1, v0x6000008aa910_0, L_0x600000befb60, C4<1>, C4<1>;
L_0x6000011f9ff0 .functor AND 1, L_0x600000befe80, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011fa060 .functor OR 1, L_0x600000bef7a0, L_0x6000011f9ff0, C4<0>, C4<0>;
L_0x6000011fa0d0 .functor AND 1, L_0x13809a4a0, L_0x6000011fa060, C4<1>, C4<1>;
L_0x6000011fa140 .functor AND 1, L_0x6000011fa0d0, L_0x600000befd40, C4<1>, C4<1>;
v0x6000008c74e0_0 .net *"_ivl_0", 2 0, L_0x600000bebf20;  1 drivers
L_0x138098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008c7570_0 .net/2u *"_ivl_11", 2 0, L_0x138098dd8;  1 drivers
v0x6000008c7600_0 .net *"_ivl_13", 0 0, L_0x600000bef7a0;  1 drivers
L_0x138098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008c7690_0 .net/2u *"_ivl_15", 2 0, L_0x138098e20;  1 drivers
v0x6000008c7720_0 .net *"_ivl_17", 0 0, L_0x600000befe80;  1 drivers
v0x6000008c77b0_0 .net *"_ivl_20", 0 0, L_0x6000011f9ff0;  1 drivers
v0x6000008c7840_0 .net *"_ivl_22", 0 0, L_0x6000011fa060;  1 drivers
v0x6000008c78d0_0 .net *"_ivl_24", 0 0, L_0x6000011fa0d0;  1 drivers
v0x6000008c7960_0 .net *"_ivl_25", 31 0, L_0x600000bef660;  1 drivers
L_0x138098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c79f0_0 .net *"_ivl_28", 15 0, L_0x138098e68;  1 drivers
L_0x138098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c7a80_0 .net/2u *"_ivl_29", 31 0, L_0x138098eb0;  1 drivers
L_0x138098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008c7b10_0 .net *"_ivl_3", 0 0, L_0x138098d48;  1 drivers
v0x6000008c7ba0_0 .net *"_ivl_31", 0 0, L_0x600000befd40;  1 drivers
L_0x138098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008c7c30_0 .net/2u *"_ivl_4", 2 0, L_0x138098d90;  1 drivers
v0x6000008c7cc0_0 .net *"_ivl_6", 0 0, L_0x600000befb60;  1 drivers
v0x6000008c7d50_0 .net "do_clear", 0 0, L_0x6000011fa140;  1 drivers
v0x6000008c7de0_0 .net "load_weight", 0 0, L_0x6000011f9f10;  1 drivers
v0x6000008c7e70_0 .net "weight_in", 7 0, L_0x600000befa20;  1 drivers
L_0x600000bebf20 .concat [ 2 1 0 0], v0x6000008aa880_0, L_0x138098d48;
L_0x600000befb60 .cmp/eq 3, L_0x600000bebf20, L_0x138098d90;
L_0x600000bef7a0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098dd8;
L_0x600000befe80 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098e20;
L_0x600000bef660 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138098e68;
L_0x600000befd40 .cmp/eq 32, L_0x600000bef660, L_0x138098eb0;
S_0x135615e90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135615d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008c69a0_0 .net *"_ivl_11", 0 0, L_0x600000befac0;  1 drivers
v0x6000008c6a30_0 .net *"_ivl_12", 15 0, L_0x600000bef2a0;  1 drivers
v0x6000008c6ac0_0 .net/s *"_ivl_4", 15 0, L_0x600000bef520;  1 drivers
v0x6000008c6b50_0 .net/s *"_ivl_6", 15 0, L_0x600000befc00;  1 drivers
v0x6000008c6be0_0 .net/s "a_signed", 7 0, v0x6000008c6d90_0;  1 drivers
v0x6000008c6c70_0 .net "act_in", 7 0, L_0x6000011f8230;  alias, 1 drivers
v0x6000008c6d00_0 .var "act_out", 7 0;
v0x6000008c6d90_0 .var "act_reg", 7 0;
v0x6000008c6e20_0 .net "clear_acc", 0 0, L_0x6000011fa140;  alias, 1 drivers
v0x6000008c6eb0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008c6f40_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008c6fd0_0 .net "load_weight", 0 0, L_0x6000011f9f10;  alias, 1 drivers
v0x6000008c7060_0 .net/s "product", 15 0, L_0x600000bef200;  1 drivers
v0x6000008c70f0_0 .net/s "product_ext", 31 0, L_0x600000bef980;  1 drivers
v0x6000008c7180_0 .net "psum_in", 31 0, v0x6000008c9c20_0;  alias, 1 drivers
v0x6000008c7210_0 .var "psum_out", 31 0;
v0x6000008c72a0_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008c7330_0 .net/s "w_signed", 7 0, v0x6000008c7450_0;  1 drivers
v0x6000008c73c0_0 .net "weight_in", 7 0, L_0x600000befa20;  alias, 1 drivers
v0x6000008c7450_0 .var "weight_reg", 7 0;
L_0x600000bef520 .extend/s 16, v0x6000008c6d90_0;
L_0x600000befc00 .extend/s 16, v0x6000008c7450_0;
L_0x600000bef200 .arith/mult 16, L_0x600000bef520, L_0x600000befc00;
L_0x600000befac0 .part L_0x600000bef200, 15, 1;
LS_0x600000bef2a0_0_0 .concat [ 1 1 1 1], L_0x600000befac0, L_0x600000befac0, L_0x600000befac0, L_0x600000befac0;
LS_0x600000bef2a0_0_4 .concat [ 1 1 1 1], L_0x600000befac0, L_0x600000befac0, L_0x600000befac0, L_0x600000befac0;
LS_0x600000bef2a0_0_8 .concat [ 1 1 1 1], L_0x600000befac0, L_0x600000befac0, L_0x600000befac0, L_0x600000befac0;
LS_0x600000bef2a0_0_12 .concat [ 1 1 1 1], L_0x600000befac0, L_0x600000befac0, L_0x600000befac0, L_0x600000befac0;
L_0x600000bef2a0 .concat [ 4 4 4 4], LS_0x600000bef2a0_0_0, LS_0x600000bef2a0_0_4, LS_0x600000bef2a0_0_8, LS_0x600000bef2a0_0_12;
L_0x600000bef980 .concat [ 16 16 0 0], L_0x600000bef200, L_0x600000bef2a0;
S_0x135696bd0 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x135604c80;
 .timescale 0 0;
P_0x600002fb0000 .param/l "col" 1 7 214, +C4<01>;
L_0x6000011fa290 .functor AND 1, v0x6000008aa910_0, L_0x600000bef840, C4<1>, C4<1>;
L_0x6000011fa300 .functor AND 1, L_0x600000bef480, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011fa370 .functor OR 1, L_0x600000bef700, L_0x6000011fa300, C4<0>, C4<0>;
L_0x6000011fa3e0 .functor AND 1, L_0x13809a4a0, L_0x6000011fa370, C4<1>, C4<1>;
L_0x6000011fa450 .functor AND 1, L_0x6000011fa3e0, L_0x600000bef0c0, C4<1>, C4<1>;
v0x6000008c0ab0_0 .net *"_ivl_0", 2 0, L_0x600000bef340;  1 drivers
L_0x138098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008c0b40_0 .net/2u *"_ivl_11", 2 0, L_0x138098f88;  1 drivers
v0x6000008c0bd0_0 .net *"_ivl_13", 0 0, L_0x600000bef700;  1 drivers
L_0x138098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008c0c60_0 .net/2u *"_ivl_15", 2 0, L_0x138098fd0;  1 drivers
v0x6000008c0cf0_0 .net *"_ivl_17", 0 0, L_0x600000bef480;  1 drivers
v0x6000008c0d80_0 .net *"_ivl_20", 0 0, L_0x6000011fa300;  1 drivers
v0x6000008c0e10_0 .net *"_ivl_22", 0 0, L_0x6000011fa370;  1 drivers
v0x6000008c0ea0_0 .net *"_ivl_24", 0 0, L_0x6000011fa3e0;  1 drivers
v0x6000008c0f30_0 .net *"_ivl_25", 31 0, L_0x600000bef5c0;  1 drivers
L_0x138099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c0fc0_0 .net *"_ivl_28", 15 0, L_0x138099018;  1 drivers
L_0x138099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c1050_0 .net/2u *"_ivl_29", 31 0, L_0x138099060;  1 drivers
L_0x138098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008c10e0_0 .net *"_ivl_3", 0 0, L_0x138098ef8;  1 drivers
v0x6000008c1170_0 .net *"_ivl_31", 0 0, L_0x600000bef0c0;  1 drivers
L_0x138098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000008c1200_0 .net/2u *"_ivl_4", 2 0, L_0x138098f40;  1 drivers
v0x6000008c1290_0 .net *"_ivl_6", 0 0, L_0x600000bef840;  1 drivers
v0x6000008c1320_0 .net "do_clear", 0 0, L_0x6000011fa450;  1 drivers
v0x6000008c13b0_0 .net "load_weight", 0 0, L_0x6000011fa290;  1 drivers
v0x6000008c1440_0 .net "weight_in", 7 0, L_0x600000bef3e0;  1 drivers
L_0x600000bef340 .concat [ 2 1 0 0], v0x6000008aa880_0, L_0x138098ef8;
L_0x600000bef840 .cmp/eq 3, L_0x600000bef340, L_0x138098f40;
L_0x600000bef700 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098f88;
L_0x600000bef480 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138098fd0;
L_0x600000bef5c0 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138099018;
L_0x600000bef0c0 .cmp/eq 32, L_0x600000bef5c0, L_0x138099060;
S_0x135696d40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135696bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008c7f00_0 .net *"_ivl_11", 0 0, L_0x600000beee40;  1 drivers
v0x6000008c0000_0 .net *"_ivl_12", 15 0, L_0x600000beeee0;  1 drivers
v0x6000008c0090_0 .net/s *"_ivl_4", 15 0, L_0x600000bef160;  1 drivers
v0x6000008c0120_0 .net/s *"_ivl_6", 15 0, L_0x600000beef80;  1 drivers
v0x6000008c01b0_0 .net/s "a_signed", 7 0, v0x6000008c0360_0;  1 drivers
v0x6000008c0240_0 .net "act_in", 7 0, v0x6000008c6d00_0;  alias, 1 drivers
v0x6000008c02d0_0 .var "act_out", 7 0;
v0x6000008c0360_0 .var "act_reg", 7 0;
v0x6000008c03f0_0 .net "clear_acc", 0 0, L_0x6000011fa450;  alias, 1 drivers
v0x6000008c0480_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008c0510_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008c05a0_0 .net "load_weight", 0 0, L_0x6000011fa290;  alias, 1 drivers
v0x6000008c0630_0 .net/s "product", 15 0, L_0x600000bef020;  1 drivers
v0x6000008c06c0_0 .net/s "product_ext", 31 0, L_0x600000beed00;  1 drivers
v0x6000008c0750_0 .net "psum_in", 31 0, v0x6000008cb180_0;  alias, 1 drivers
v0x6000008c07e0_0 .var "psum_out", 31 0;
v0x6000008c0870_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008c0900_0 .net/s "w_signed", 7 0, v0x6000008c0a20_0;  1 drivers
v0x6000008c0990_0 .net "weight_in", 7 0, L_0x600000bef3e0;  alias, 1 drivers
v0x6000008c0a20_0 .var "weight_reg", 7 0;
L_0x600000bef160 .extend/s 16, v0x6000008c0360_0;
L_0x600000beef80 .extend/s 16, v0x6000008c0a20_0;
L_0x600000bef020 .arith/mult 16, L_0x600000bef160, L_0x600000beef80;
L_0x600000beee40 .part L_0x600000bef020, 15, 1;
LS_0x600000beeee0_0_0 .concat [ 1 1 1 1], L_0x600000beee40, L_0x600000beee40, L_0x600000beee40, L_0x600000beee40;
LS_0x600000beeee0_0_4 .concat [ 1 1 1 1], L_0x600000beee40, L_0x600000beee40, L_0x600000beee40, L_0x600000beee40;
LS_0x600000beeee0_0_8 .concat [ 1 1 1 1], L_0x600000beee40, L_0x600000beee40, L_0x600000beee40, L_0x600000beee40;
LS_0x600000beeee0_0_12 .concat [ 1 1 1 1], L_0x600000beee40, L_0x600000beee40, L_0x600000beee40, L_0x600000beee40;
L_0x600000beeee0 .concat [ 4 4 4 4], LS_0x600000beeee0_0_0, LS_0x600000beeee0_0_4, LS_0x600000beeee0_0_8, LS_0x600000beeee0_0_12;
L_0x600000beed00 .concat [ 16 16 0 0], L_0x600000bef020, L_0x600000beeee0;
S_0x135691210 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x135604c80;
 .timescale 0 0;
P_0x600002fb0100 .param/l "col" 1 7 214, +C4<010>;
L_0x6000011fa5a0 .functor AND 1, v0x6000008aa910_0, L_0x600000beebc0, C4<1>, C4<1>;
L_0x6000011f9f80 .functor AND 1, L_0x600000beeb20, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011fa610 .functor OR 1, L_0x600000beea80, L_0x6000011f9f80, C4<0>, C4<0>;
L_0x6000011fa680 .functor AND 1, L_0x13809a4a0, L_0x6000011fa610, C4<1>, C4<1>;
L_0x6000011fa6f0 .functor AND 1, L_0x6000011fa680, L_0x600000bee9e0, C4<1>, C4<1>;
v0x6000008c2010_0 .net *"_ivl_0", 3 0, L_0x600000beeda0;  1 drivers
L_0x138099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008c20a0_0 .net/2u *"_ivl_11", 2 0, L_0x138099138;  1 drivers
v0x6000008c2130_0 .net *"_ivl_13", 0 0, L_0x600000beea80;  1 drivers
L_0x138099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008c21c0_0 .net/2u *"_ivl_15", 2 0, L_0x138099180;  1 drivers
v0x6000008c2250_0 .net *"_ivl_17", 0 0, L_0x600000beeb20;  1 drivers
v0x6000008c22e0_0 .net *"_ivl_20", 0 0, L_0x6000011f9f80;  1 drivers
v0x6000008c2370_0 .net *"_ivl_22", 0 0, L_0x6000011fa610;  1 drivers
v0x6000008c2400_0 .net *"_ivl_24", 0 0, L_0x6000011fa680;  1 drivers
v0x6000008c2490_0 .net *"_ivl_25", 31 0, L_0x600000bee940;  1 drivers
L_0x1380991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c2520_0 .net *"_ivl_28", 15 0, L_0x1380991c8;  1 drivers
L_0x138099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c25b0_0 .net/2u *"_ivl_29", 31 0, L_0x138099210;  1 drivers
L_0x1380990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008c2640_0 .net *"_ivl_3", 1 0, L_0x1380990a8;  1 drivers
v0x6000008c26d0_0 .net *"_ivl_31", 0 0, L_0x600000bee9e0;  1 drivers
L_0x1380990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000008c2760_0 .net/2u *"_ivl_4", 3 0, L_0x1380990f0;  1 drivers
v0x6000008c27f0_0 .net *"_ivl_6", 0 0, L_0x600000beebc0;  1 drivers
v0x6000008c2880_0 .net "do_clear", 0 0, L_0x6000011fa6f0;  1 drivers
v0x6000008c2910_0 .net "load_weight", 0 0, L_0x6000011fa5a0;  1 drivers
v0x6000008c29a0_0 .net "weight_in", 7 0, L_0x600000beec60;  1 drivers
L_0x600000beeda0 .concat [ 2 2 0 0], v0x6000008aa880_0, L_0x1380990a8;
L_0x600000beebc0 .cmp/eq 4, L_0x600000beeda0, L_0x1380990f0;
L_0x600000beea80 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099138;
L_0x600000beeb20 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099180;
L_0x600000bee940 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x1380991c8;
L_0x600000bee9e0 .cmp/eq 32, L_0x600000bee940, L_0x138099210;
S_0x135691380 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135691210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008c14d0_0 .net *"_ivl_11", 0 0, L_0x600000bee1c0;  1 drivers
v0x6000008c1560_0 .net *"_ivl_12", 15 0, L_0x600000bedfe0;  1 drivers
v0x6000008c15f0_0 .net/s *"_ivl_4", 15 0, L_0x600000bee620;  1 drivers
v0x6000008c1680_0 .net/s *"_ivl_6", 15 0, L_0x600000bee6c0;  1 drivers
v0x6000008c1710_0 .net/s "a_signed", 7 0, v0x6000008c18c0_0;  1 drivers
v0x6000008c17a0_0 .net "act_in", 7 0, v0x6000008c02d0_0;  alias, 1 drivers
v0x6000008c1830_0 .var "act_out", 7 0;
v0x6000008c18c0_0 .var "act_reg", 7 0;
v0x6000008c1950_0 .net "clear_acc", 0 0, L_0x6000011fa6f0;  alias, 1 drivers
v0x6000008c19e0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008c1a70_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008c1b00_0 .net "load_weight", 0 0, L_0x6000011fa5a0;  alias, 1 drivers
v0x6000008c1b90_0 .net/s "product", 15 0, L_0x600000bee120;  1 drivers
v0x6000008c1c20_0 .net/s "product_ext", 31 0, L_0x600000bee080;  1 drivers
v0x6000008c1cb0_0 .net "psum_in", 31 0, v0x6000008c4750_0;  alias, 1 drivers
v0x6000008c1d40_0 .var "psum_out", 31 0;
v0x6000008c1dd0_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008c1e60_0 .net/s "w_signed", 7 0, v0x6000008c1f80_0;  1 drivers
v0x6000008c1ef0_0 .net "weight_in", 7 0, L_0x600000beec60;  alias, 1 drivers
v0x6000008c1f80_0 .var "weight_reg", 7 0;
L_0x600000bee620 .extend/s 16, v0x6000008c18c0_0;
L_0x600000bee6c0 .extend/s 16, v0x6000008c1f80_0;
L_0x600000bee120 .arith/mult 16, L_0x600000bee620, L_0x600000bee6c0;
L_0x600000bee1c0 .part L_0x600000bee120, 15, 1;
LS_0x600000bedfe0_0_0 .concat [ 1 1 1 1], L_0x600000bee1c0, L_0x600000bee1c0, L_0x600000bee1c0, L_0x600000bee1c0;
LS_0x600000bedfe0_0_4 .concat [ 1 1 1 1], L_0x600000bee1c0, L_0x600000bee1c0, L_0x600000bee1c0, L_0x600000bee1c0;
LS_0x600000bedfe0_0_8 .concat [ 1 1 1 1], L_0x600000bee1c0, L_0x600000bee1c0, L_0x600000bee1c0, L_0x600000bee1c0;
LS_0x600000bedfe0_0_12 .concat [ 1 1 1 1], L_0x600000bee1c0, L_0x600000bee1c0, L_0x600000bee1c0, L_0x600000bee1c0;
L_0x600000bedfe0 .concat [ 4 4 4 4], LS_0x600000bedfe0_0_0, LS_0x600000bedfe0_0_4, LS_0x600000bedfe0_0_8, LS_0x600000bedfe0_0_12;
L_0x600000bee080 .concat [ 16 16 0 0], L_0x600000bee120, L_0x600000bedfe0;
S_0x13568ebc0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x135604c80;
 .timescale 0 0;
P_0x600002fb0200 .param/l "col" 1 7 214, +C4<011>;
L_0x6000011fa840 .functor AND 1, v0x6000008aa910_0, L_0x600000bedf40, C4<1>, C4<1>;
L_0x6000011fa8b0 .functor AND 1, L_0x600000bedc20, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011fa920 .functor OR 1, L_0x600000bede00, L_0x6000011fa8b0, C4<0>, C4<0>;
L_0x6000011fa990 .functor AND 1, L_0x13809a4a0, L_0x6000011fa920, C4<1>, C4<1>;
L_0x6000011faa00 .functor AND 1, L_0x6000011fa990, L_0x600000bedae0, C4<1>, C4<1>;
v0x6000008c3570_0 .net *"_ivl_0", 3 0, L_0x600000bedea0;  1 drivers
L_0x1380992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008c3600_0 .net/2u *"_ivl_11", 2 0, L_0x1380992e8;  1 drivers
v0x6000008c3690_0 .net *"_ivl_13", 0 0, L_0x600000bede00;  1 drivers
L_0x138099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008c3720_0 .net/2u *"_ivl_15", 2 0, L_0x138099330;  1 drivers
v0x6000008c37b0_0 .net *"_ivl_17", 0 0, L_0x600000bedc20;  1 drivers
v0x6000008c3840_0 .net *"_ivl_20", 0 0, L_0x6000011fa8b0;  1 drivers
v0x6000008c38d0_0 .net *"_ivl_22", 0 0, L_0x6000011fa920;  1 drivers
v0x6000008c3960_0 .net *"_ivl_24", 0 0, L_0x6000011fa990;  1 drivers
v0x6000008c39f0_0 .net *"_ivl_25", 31 0, L_0x600000bedcc0;  1 drivers
L_0x138099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c3a80_0 .net *"_ivl_28", 15 0, L_0x138099378;  1 drivers
L_0x1380993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008c3b10_0 .net/2u *"_ivl_29", 31 0, L_0x1380993c0;  1 drivers
L_0x138099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008c3ba0_0 .net *"_ivl_3", 1 0, L_0x138099258;  1 drivers
v0x6000008c3c30_0 .net *"_ivl_31", 0 0, L_0x600000bedae0;  1 drivers
L_0x1380992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000008c3cc0_0 .net/2u *"_ivl_4", 3 0, L_0x1380992a0;  1 drivers
v0x6000008c3d50_0 .net *"_ivl_6", 0 0, L_0x600000bedf40;  1 drivers
v0x6000008c3de0_0 .net "do_clear", 0 0, L_0x6000011faa00;  1 drivers
v0x6000008c3e70_0 .net "load_weight", 0 0, L_0x6000011fa840;  1 drivers
v0x6000008c3f00_0 .net "weight_in", 7 0, L_0x600000bedd60;  1 drivers
L_0x600000bedea0 .concat [ 2 2 0 0], v0x6000008aa880_0, L_0x138099258;
L_0x600000bedf40 .cmp/eq 4, L_0x600000bedea0, L_0x1380992a0;
L_0x600000bede00 .cmp/eq 3, v0x6000008d0ab0_0, L_0x1380992e8;
L_0x600000bedc20 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099330;
L_0x600000bedcc0 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138099378;
L_0x600000bedae0 .cmp/eq 32, L_0x600000bedcc0, L_0x1380993c0;
S_0x13568ed30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13568ebc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008c2a30_0 .net *"_ivl_11", 0 0, L_0x600000bed860;  1 drivers
v0x6000008c2ac0_0 .net *"_ivl_12", 15 0, L_0x600000bed900;  1 drivers
v0x6000008c2b50_0 .net/s *"_ivl_4", 15 0, L_0x600000bedb80;  1 drivers
v0x6000008c2be0_0 .net/s *"_ivl_6", 15 0, L_0x600000bed9a0;  1 drivers
v0x6000008c2c70_0 .net/s "a_signed", 7 0, v0x6000008c2e20_0;  1 drivers
v0x6000008c2d00_0 .net "act_in", 7 0, v0x6000008c1830_0;  alias, 1 drivers
v0x6000008c2d90_0 .var "act_out", 7 0;
v0x6000008c2e20_0 .var "act_reg", 7 0;
v0x6000008c2eb0_0 .net "clear_acc", 0 0, L_0x6000011faa00;  alias, 1 drivers
v0x6000008c2f40_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008c2fd0_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008c3060_0 .net "load_weight", 0 0, L_0x6000011fa840;  alias, 1 drivers
v0x6000008c30f0_0 .net/s "product", 15 0, L_0x600000beda40;  1 drivers
v0x6000008c3180_0 .net/s "product_ext", 31 0, L_0x600000bed720;  1 drivers
v0x6000008c3210_0 .net "psum_in", 31 0, v0x6000008c5cb0_0;  alias, 1 drivers
v0x6000008c32a0_0 .var "psum_out", 31 0;
v0x6000008c3330_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008c33c0_0 .net/s "w_signed", 7 0, v0x6000008c34e0_0;  1 drivers
v0x6000008c3450_0 .net "weight_in", 7 0, L_0x600000bedd60;  alias, 1 drivers
v0x6000008c34e0_0 .var "weight_reg", 7 0;
L_0x600000bedb80 .extend/s 16, v0x6000008c2e20_0;
L_0x600000bed9a0 .extend/s 16, v0x6000008c34e0_0;
L_0x600000beda40 .arith/mult 16, L_0x600000bedb80, L_0x600000bed9a0;
L_0x600000bed860 .part L_0x600000beda40, 15, 1;
LS_0x600000bed900_0_0 .concat [ 1 1 1 1], L_0x600000bed860, L_0x600000bed860, L_0x600000bed860, L_0x600000bed860;
LS_0x600000bed900_0_4 .concat [ 1 1 1 1], L_0x600000bed860, L_0x600000bed860, L_0x600000bed860, L_0x600000bed860;
LS_0x600000bed900_0_8 .concat [ 1 1 1 1], L_0x600000bed860, L_0x600000bed860, L_0x600000bed860, L_0x600000bed860;
LS_0x600000bed900_0_12 .concat [ 1 1 1 1], L_0x600000bed860, L_0x600000bed860, L_0x600000bed860, L_0x600000bed860;
L_0x600000bed900 .concat [ 4 4 4 4], LS_0x600000bed900_0_0, LS_0x600000bed900_0_4, LS_0x600000bed900_0_8, LS_0x600000bed900_0_12;
L_0x600000bed720 .concat [ 16 16 0 0], L_0x600000beda40, L_0x600000bed900;
S_0x13568c570 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb0300 .param/l "row" 1 7 213, +C4<010>;
S_0x13568c6e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x13568c570;
 .timescale 0 0;
P_0x600002fb0380 .param/l "col" 1 7 214, +C4<00>;
L_0x6000011fab50 .functor AND 1, v0x6000008aa910_0, L_0x600000bed5e0, C4<1>, C4<1>;
L_0x6000011fabc0 .functor AND 1, L_0x600000bed540, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011fac30 .functor OR 1, L_0x600000bed4a0, L_0x6000011fabc0, C4<0>, C4<0>;
L_0x6000011faca0 .functor AND 1, L_0x13809a4a0, L_0x6000011fac30, C4<1>, C4<1>;
L_0x6000011fad10 .functor AND 1, L_0x6000011faca0, L_0x600000bed400, C4<1>, C4<1>;
v0x6000008dcb40_0 .net *"_ivl_0", 2 0, L_0x600000bed7c0;  1 drivers
L_0x138099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008dcbd0_0 .net/2u *"_ivl_11", 2 0, L_0x138099498;  1 drivers
v0x6000008dcc60_0 .net *"_ivl_13", 0 0, L_0x600000bed4a0;  1 drivers
L_0x1380994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008dccf0_0 .net/2u *"_ivl_15", 2 0, L_0x1380994e0;  1 drivers
v0x6000008dcd80_0 .net *"_ivl_17", 0 0, L_0x600000bed540;  1 drivers
v0x6000008dce10_0 .net *"_ivl_20", 0 0, L_0x6000011fabc0;  1 drivers
v0x6000008dcea0_0 .net *"_ivl_22", 0 0, L_0x6000011fac30;  1 drivers
v0x6000008dcf30_0 .net *"_ivl_24", 0 0, L_0x6000011faca0;  1 drivers
v0x6000008dcfc0_0 .net *"_ivl_25", 31 0, L_0x600000bed360;  1 drivers
L_0x138099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008dd050_0 .net *"_ivl_28", 15 0, L_0x138099528;  1 drivers
L_0x138099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008dd0e0_0 .net/2u *"_ivl_29", 31 0, L_0x138099570;  1 drivers
L_0x138099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008dd170_0 .net *"_ivl_3", 0 0, L_0x138099408;  1 drivers
v0x6000008dd200_0 .net *"_ivl_31", 0 0, L_0x600000bed400;  1 drivers
L_0x138099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008dd290_0 .net/2u *"_ivl_4", 2 0, L_0x138099450;  1 drivers
v0x6000008dd320_0 .net *"_ivl_6", 0 0, L_0x600000bed5e0;  1 drivers
v0x6000008dd3b0_0 .net "do_clear", 0 0, L_0x6000011fad10;  1 drivers
v0x6000008dd440_0 .net "load_weight", 0 0, L_0x6000011fab50;  1 drivers
v0x6000008dd4d0_0 .net "weight_in", 7 0, L_0x600000bed680;  1 drivers
L_0x600000bed7c0 .concat [ 2 1 0 0], v0x6000008aa880_0, L_0x138099408;
L_0x600000bed5e0 .cmp/eq 3, L_0x600000bed7c0, L_0x138099450;
L_0x600000bed4a0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099498;
L_0x600000bed540 .cmp/eq 3, v0x6000008d0ab0_0, L_0x1380994e0;
L_0x600000bed360 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138099528;
L_0x600000bed400 .cmp/eq 32, L_0x600000bed360, L_0x138099570;
S_0x135689f20 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13568c6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008dc000_0 .net *"_ivl_11", 0 0, L_0x600000bed180;  1 drivers
v0x6000008dc090_0 .net *"_ivl_12", 15 0, L_0x600000becfa0;  1 drivers
v0x6000008dc120_0 .net/s *"_ivl_4", 15 0, L_0x600000bed220;  1 drivers
v0x6000008dc1b0_0 .net/s *"_ivl_6", 15 0, L_0x600000bed2c0;  1 drivers
v0x6000008dc240_0 .net/s "a_signed", 7 0, v0x6000008dc3f0_0;  1 drivers
v0x6000008dc2d0_0 .net "act_in", 7 0, L_0x6000011f82a0;  alias, 1 drivers
v0x6000008dc360_0 .var "act_out", 7 0;
v0x6000008dc3f0_0 .var "act_reg", 7 0;
v0x6000008dc480_0 .net "clear_acc", 0 0, L_0x6000011fad10;  alias, 1 drivers
v0x6000008dc510_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008dc5a0_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008dc630_0 .net "load_weight", 0 0, L_0x6000011fab50;  alias, 1 drivers
v0x6000008dc6c0_0 .net/s "product", 15 0, L_0x600000bed0e0;  1 drivers
v0x6000008dc750_0 .net/s "product_ext", 31 0, L_0x600000bed040;  1 drivers
v0x6000008dc7e0_0 .net "psum_in", 31 0, v0x6000008c7210_0;  alias, 1 drivers
v0x6000008dc870_0 .var "psum_out", 31 0;
v0x6000008dc900_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008dc990_0 .net/s "w_signed", 7 0, v0x6000008dcab0_0;  1 drivers
v0x6000008dca20_0 .net "weight_in", 7 0, L_0x600000bed680;  alias, 1 drivers
v0x6000008dcab0_0 .var "weight_reg", 7 0;
L_0x600000bed220 .extend/s 16, v0x6000008dc3f0_0;
L_0x600000bed2c0 .extend/s 16, v0x6000008dcab0_0;
L_0x600000bed0e0 .arith/mult 16, L_0x600000bed220, L_0x600000bed2c0;
L_0x600000bed180 .part L_0x600000bed0e0, 15, 1;
LS_0x600000becfa0_0_0 .concat [ 1 1 1 1], L_0x600000bed180, L_0x600000bed180, L_0x600000bed180, L_0x600000bed180;
LS_0x600000becfa0_0_4 .concat [ 1 1 1 1], L_0x600000bed180, L_0x600000bed180, L_0x600000bed180, L_0x600000bed180;
LS_0x600000becfa0_0_8 .concat [ 1 1 1 1], L_0x600000bed180, L_0x600000bed180, L_0x600000bed180, L_0x600000bed180;
LS_0x600000becfa0_0_12 .concat [ 1 1 1 1], L_0x600000bed180, L_0x600000bed180, L_0x600000bed180, L_0x600000bed180;
L_0x600000becfa0 .concat [ 4 4 4 4], LS_0x600000becfa0_0_0, LS_0x600000becfa0_0_4, LS_0x600000becfa0_0_8, LS_0x600000becfa0_0_12;
L_0x600000bed040 .concat [ 16 16 0 0], L_0x600000bed0e0, L_0x600000becfa0;
S_0x13568a090 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x13568c570;
 .timescale 0 0;
P_0x600002fb0480 .param/l "col" 1 7 214, +C4<01>;
L_0x6000011fae60 .functor AND 1, v0x6000008aa910_0, L_0x600000becf00, C4<1>, C4<1>;
L_0x6000011faed0 .functor AND 1, L_0x600000becbe0, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011faf40 .functor OR 1, L_0x600000becdc0, L_0x6000011faed0, C4<0>, C4<0>;
L_0x6000011fafb0 .functor AND 1, L_0x13809a4a0, L_0x6000011faf40, C4<1>, C4<1>;
L_0x6000011fb020 .functor AND 1, L_0x6000011fafb0, L_0x600000becaa0, C4<1>, C4<1>;
v0x6000008de0a0_0 .net *"_ivl_0", 2 0, L_0x600000bece60;  1 drivers
L_0x138099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008de130_0 .net/2u *"_ivl_11", 2 0, L_0x138099648;  1 drivers
v0x6000008de1c0_0 .net *"_ivl_13", 0 0, L_0x600000becdc0;  1 drivers
L_0x138099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008de250_0 .net/2u *"_ivl_15", 2 0, L_0x138099690;  1 drivers
v0x6000008de2e0_0 .net *"_ivl_17", 0 0, L_0x600000becbe0;  1 drivers
v0x6000008de370_0 .net *"_ivl_20", 0 0, L_0x6000011faed0;  1 drivers
v0x6000008de400_0 .net *"_ivl_22", 0 0, L_0x6000011faf40;  1 drivers
v0x6000008de490_0 .net *"_ivl_24", 0 0, L_0x6000011fafb0;  1 drivers
v0x6000008de520_0 .net *"_ivl_25", 31 0, L_0x600000becc80;  1 drivers
L_0x1380996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008de5b0_0 .net *"_ivl_28", 15 0, L_0x1380996d8;  1 drivers
L_0x138099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008de640_0 .net/2u *"_ivl_29", 31 0, L_0x138099720;  1 drivers
L_0x1380995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008de6d0_0 .net *"_ivl_3", 0 0, L_0x1380995b8;  1 drivers
v0x6000008de760_0 .net *"_ivl_31", 0 0, L_0x600000becaa0;  1 drivers
L_0x138099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000008de7f0_0 .net/2u *"_ivl_4", 2 0, L_0x138099600;  1 drivers
v0x6000008de880_0 .net *"_ivl_6", 0 0, L_0x600000becf00;  1 drivers
v0x6000008de910_0 .net "do_clear", 0 0, L_0x6000011fb020;  1 drivers
v0x6000008de9a0_0 .net "load_weight", 0 0, L_0x6000011fae60;  1 drivers
v0x6000008dea30_0 .net "weight_in", 7 0, L_0x600000becd20;  1 drivers
L_0x600000bece60 .concat [ 2 1 0 0], v0x6000008aa880_0, L_0x1380995b8;
L_0x600000becf00 .cmp/eq 3, L_0x600000bece60, L_0x138099600;
L_0x600000becdc0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099648;
L_0x600000becbe0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099690;
L_0x600000becc80 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x1380996d8;
L_0x600000becaa0 .cmp/eq 32, L_0x600000becc80, L_0x138099720;
S_0x1356878d0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13568a090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008dd560_0 .net *"_ivl_11", 0 0, L_0x600000bee4e0;  1 drivers
v0x6000008dd5f0_0 .net *"_ivl_12", 15 0, L_0x600000bee580;  1 drivers
v0x6000008dd680_0 .net/s *"_ivl_4", 15 0, L_0x600000becb40;  1 drivers
v0x6000008dd710_0 .net/s *"_ivl_6", 15 0, L_0x600000bec960;  1 drivers
v0x6000008dd7a0_0 .net/s "a_signed", 7 0, v0x6000008dd950_0;  1 drivers
v0x6000008dd830_0 .net "act_in", 7 0, v0x6000008dc360_0;  alias, 1 drivers
v0x6000008dd8c0_0 .var "act_out", 7 0;
v0x6000008dd950_0 .var "act_reg", 7 0;
v0x6000008dd9e0_0 .net "clear_acc", 0 0, L_0x6000011fb020;  alias, 1 drivers
v0x6000008dda70_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008ddb00_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008ddb90_0 .net "load_weight", 0 0, L_0x6000011fae60;  alias, 1 drivers
v0x6000008ddc20_0 .net/s "product", 15 0, L_0x600000beca00;  1 drivers
v0x6000008ddcb0_0 .net/s "product_ext", 31 0, L_0x600000bee3a0;  1 drivers
v0x6000008ddd40_0 .net "psum_in", 31 0, v0x6000008c07e0_0;  alias, 1 drivers
v0x6000008dddd0_0 .var "psum_out", 31 0;
v0x6000008dde60_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008ddef0_0 .net/s "w_signed", 7 0, v0x6000008de010_0;  1 drivers
v0x6000008ddf80_0 .net "weight_in", 7 0, L_0x600000becd20;  alias, 1 drivers
v0x6000008de010_0 .var "weight_reg", 7 0;
L_0x600000becb40 .extend/s 16, v0x6000008dd950_0;
L_0x600000bec960 .extend/s 16, v0x6000008de010_0;
L_0x600000beca00 .arith/mult 16, L_0x600000becb40, L_0x600000bec960;
L_0x600000bee4e0 .part L_0x600000beca00, 15, 1;
LS_0x600000bee580_0_0 .concat [ 1 1 1 1], L_0x600000bee4e0, L_0x600000bee4e0, L_0x600000bee4e0, L_0x600000bee4e0;
LS_0x600000bee580_0_4 .concat [ 1 1 1 1], L_0x600000bee4e0, L_0x600000bee4e0, L_0x600000bee4e0, L_0x600000bee4e0;
LS_0x600000bee580_0_8 .concat [ 1 1 1 1], L_0x600000bee4e0, L_0x600000bee4e0, L_0x600000bee4e0, L_0x600000bee4e0;
LS_0x600000bee580_0_12 .concat [ 1 1 1 1], L_0x600000bee4e0, L_0x600000bee4e0, L_0x600000bee4e0, L_0x600000bee4e0;
L_0x600000bee580 .concat [ 4 4 4 4], LS_0x600000bee580_0_0, LS_0x600000bee580_0_4, LS_0x600000bee580_0_8, LS_0x600000bee580_0_12;
L_0x600000bee3a0 .concat [ 16 16 0 0], L_0x600000beca00, L_0x600000bee580;
S_0x135687a40 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x13568c570;
 .timescale 0 0;
P_0x600002fb0580 .param/l "col" 1 7 214, +C4<010>;
L_0x6000011fb170 .functor AND 1, v0x6000008aa910_0, L_0x600000bee260, C4<1>, C4<1>;
L_0x6000011fb1e0 .functor AND 1, L_0x600000bec820, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011fb250 .functor OR 1, L_0x600000bec6e0, L_0x6000011fb1e0, C4<0>, C4<0>;
L_0x6000011fb2c0 .functor AND 1, L_0x13809a4a0, L_0x6000011fb250, C4<1>, C4<1>;
L_0x6000011fb330 .functor AND 1, L_0x6000011fb2c0, L_0x600000bef8e0, C4<1>, C4<1>;
v0x6000008df600_0 .net *"_ivl_0", 3 0, L_0x600000bee440;  1 drivers
L_0x1380997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008df690_0 .net/2u *"_ivl_11", 2 0, L_0x1380997f8;  1 drivers
v0x6000008df720_0 .net *"_ivl_13", 0 0, L_0x600000bec6e0;  1 drivers
L_0x138099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008df7b0_0 .net/2u *"_ivl_15", 2 0, L_0x138099840;  1 drivers
v0x6000008df840_0 .net *"_ivl_17", 0 0, L_0x600000bec820;  1 drivers
v0x6000008df8d0_0 .net *"_ivl_20", 0 0, L_0x6000011fb1e0;  1 drivers
v0x6000008df960_0 .net *"_ivl_22", 0 0, L_0x6000011fb250;  1 drivers
v0x6000008df9f0_0 .net *"_ivl_24", 0 0, L_0x6000011fb2c0;  1 drivers
v0x6000008dfa80_0 .net *"_ivl_25", 31 0, L_0x600000bec8c0;  1 drivers
L_0x138099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008dfb10_0 .net *"_ivl_28", 15 0, L_0x138099888;  1 drivers
L_0x1380998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008dfba0_0 .net/2u *"_ivl_29", 31 0, L_0x1380998d0;  1 drivers
L_0x138099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008dfc30_0 .net *"_ivl_3", 1 0, L_0x138099768;  1 drivers
v0x6000008dfcc0_0 .net *"_ivl_31", 0 0, L_0x600000bef8e0;  1 drivers
L_0x1380997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000008dfd50_0 .net/2u *"_ivl_4", 3 0, L_0x1380997b0;  1 drivers
v0x6000008dfde0_0 .net *"_ivl_6", 0 0, L_0x600000bee260;  1 drivers
v0x6000008dfe70_0 .net "do_clear", 0 0, L_0x6000011fb330;  1 drivers
v0x6000008dff00_0 .net "load_weight", 0 0, L_0x6000011fb170;  1 drivers
v0x6000008d8000_0 .net "weight_in", 7 0, L_0x600000bee300;  1 drivers
L_0x600000bee440 .concat [ 2 2 0 0], v0x6000008aa880_0, L_0x138099768;
L_0x600000bee260 .cmp/eq 4, L_0x600000bee440, L_0x1380997b0;
L_0x600000bec6e0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x1380997f8;
L_0x600000bec820 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099840;
L_0x600000bec8c0 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138099888;
L_0x600000bef8e0 .cmp/eq 32, L_0x600000bec8c0, L_0x1380998d0;
S_0x135685280 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135687a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008deac0_0 .net *"_ivl_11", 0 0, L_0x600000be41e0;  1 drivers
v0x6000008deb50_0 .net *"_ivl_12", 15 0, L_0x600000be4280;  1 drivers
v0x6000008debe0_0 .net/s *"_ivl_4", 15 0, L_0x600000be4000;  1 drivers
v0x6000008dec70_0 .net/s *"_ivl_6", 15 0, L_0x600000be40a0;  1 drivers
v0x6000008ded00_0 .net/s "a_signed", 7 0, v0x6000008deeb0_0;  1 drivers
v0x6000008ded90_0 .net "act_in", 7 0, v0x6000008dd8c0_0;  alias, 1 drivers
v0x6000008dee20_0 .var "act_out", 7 0;
v0x6000008deeb0_0 .var "act_reg", 7 0;
v0x6000008def40_0 .net "clear_acc", 0 0, L_0x6000011fb330;  alias, 1 drivers
v0x6000008defd0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008df060_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008df0f0_0 .net "load_weight", 0 0, L_0x6000011fb170;  alias, 1 drivers
v0x6000008df180_0 .net/s "product", 15 0, L_0x600000be4140;  1 drivers
v0x6000008df210_0 .net/s "product_ext", 31 0, L_0x600000be4320;  1 drivers
v0x6000008df2a0_0 .net "psum_in", 31 0, v0x6000008c1d40_0;  alias, 1 drivers
v0x6000008df330_0 .var "psum_out", 31 0;
v0x6000008df3c0_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008df450_0 .net/s "w_signed", 7 0, v0x6000008df570_0;  1 drivers
v0x6000008df4e0_0 .net "weight_in", 7 0, L_0x600000bee300;  alias, 1 drivers
v0x6000008df570_0 .var "weight_reg", 7 0;
L_0x600000be4000 .extend/s 16, v0x6000008deeb0_0;
L_0x600000be40a0 .extend/s 16, v0x6000008df570_0;
L_0x600000be4140 .arith/mult 16, L_0x600000be4000, L_0x600000be40a0;
L_0x600000be41e0 .part L_0x600000be4140, 15, 1;
LS_0x600000be4280_0_0 .concat [ 1 1 1 1], L_0x600000be41e0, L_0x600000be41e0, L_0x600000be41e0, L_0x600000be41e0;
LS_0x600000be4280_0_4 .concat [ 1 1 1 1], L_0x600000be41e0, L_0x600000be41e0, L_0x600000be41e0, L_0x600000be41e0;
LS_0x600000be4280_0_8 .concat [ 1 1 1 1], L_0x600000be41e0, L_0x600000be41e0, L_0x600000be41e0, L_0x600000be41e0;
LS_0x600000be4280_0_12 .concat [ 1 1 1 1], L_0x600000be41e0, L_0x600000be41e0, L_0x600000be41e0, L_0x600000be41e0;
L_0x600000be4280 .concat [ 4 4 4 4], LS_0x600000be4280_0_0, LS_0x600000be4280_0_4, LS_0x600000be4280_0_8, LS_0x600000be4280_0_12;
L_0x600000be4320 .concat [ 16 16 0 0], L_0x600000be4140, L_0x600000be4280;
S_0x1356853f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x13568c570;
 .timescale 0 0;
P_0x600002fb0680 .param/l "col" 1 7 214, +C4<011>;
L_0x6000011fb480 .functor AND 1, v0x6000008aa910_0, L_0x600000be4460, C4<1>, C4<1>;
L_0x6000011fb4f0 .functor AND 1, L_0x600000be4640, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011fb560 .functor OR 1, L_0x600000be45a0, L_0x6000011fb4f0, C4<0>, C4<0>;
L_0x6000011fb5d0 .functor AND 1, L_0x13809a4a0, L_0x6000011fb560, C4<1>, C4<1>;
L_0x6000011fb640 .functor AND 1, L_0x6000011fb5d0, L_0x600000be4780, C4<1>, C4<1>;
v0x6000008d8bd0_0 .net *"_ivl_0", 3 0, L_0x600000be43c0;  1 drivers
L_0x1380999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008d8c60_0 .net/2u *"_ivl_11", 2 0, L_0x1380999a8;  1 drivers
v0x6000008d8cf0_0 .net *"_ivl_13", 0 0, L_0x600000be45a0;  1 drivers
L_0x1380999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008d8d80_0 .net/2u *"_ivl_15", 2 0, L_0x1380999f0;  1 drivers
v0x6000008d8e10_0 .net *"_ivl_17", 0 0, L_0x600000be4640;  1 drivers
v0x6000008d8ea0_0 .net *"_ivl_20", 0 0, L_0x6000011fb4f0;  1 drivers
v0x6000008d8f30_0 .net *"_ivl_22", 0 0, L_0x6000011fb560;  1 drivers
v0x6000008d8fc0_0 .net *"_ivl_24", 0 0, L_0x6000011fb5d0;  1 drivers
v0x6000008d9050_0 .net *"_ivl_25", 31 0, L_0x600000be46e0;  1 drivers
L_0x138099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d90e0_0 .net *"_ivl_28", 15 0, L_0x138099a38;  1 drivers
L_0x138099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d9170_0 .net/2u *"_ivl_29", 31 0, L_0x138099a80;  1 drivers
L_0x138099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008d9200_0 .net *"_ivl_3", 1 0, L_0x138099918;  1 drivers
v0x6000008d9290_0 .net *"_ivl_31", 0 0, L_0x600000be4780;  1 drivers
L_0x138099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000008d9320_0 .net/2u *"_ivl_4", 3 0, L_0x138099960;  1 drivers
v0x6000008d93b0_0 .net *"_ivl_6", 0 0, L_0x600000be4460;  1 drivers
v0x6000008d9440_0 .net "do_clear", 0 0, L_0x6000011fb640;  1 drivers
v0x6000008d94d0_0 .net "load_weight", 0 0, L_0x6000011fb480;  1 drivers
v0x6000008d9560_0 .net "weight_in", 7 0, L_0x600000be4500;  1 drivers
L_0x600000be43c0 .concat [ 2 2 0 0], v0x6000008aa880_0, L_0x138099918;
L_0x600000be4460 .cmp/eq 4, L_0x600000be43c0, L_0x138099960;
L_0x600000be45a0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x1380999a8;
L_0x600000be4640 .cmp/eq 3, v0x6000008d0ab0_0, L_0x1380999f0;
L_0x600000be46e0 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138099a38;
L_0x600000be4780 .cmp/eq 32, L_0x600000be46e0, L_0x138099a80;
S_0x135682c30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1356853f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008d8090_0 .net *"_ivl_11", 0 0, L_0x600000be4a00;  1 drivers
v0x6000008d8120_0 .net *"_ivl_12", 15 0, L_0x600000be4aa0;  1 drivers
v0x6000008d81b0_0 .net/s *"_ivl_4", 15 0, L_0x600000be4820;  1 drivers
v0x6000008d8240_0 .net/s *"_ivl_6", 15 0, L_0x600000be48c0;  1 drivers
v0x6000008d82d0_0 .net/s "a_signed", 7 0, v0x6000008d8480_0;  1 drivers
v0x6000008d8360_0 .net "act_in", 7 0, v0x6000008dee20_0;  alias, 1 drivers
v0x6000008d83f0_0 .var "act_out", 7 0;
v0x6000008d8480_0 .var "act_reg", 7 0;
v0x6000008d8510_0 .net "clear_acc", 0 0, L_0x6000011fb640;  alias, 1 drivers
v0x6000008d85a0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008d8630_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008d86c0_0 .net "load_weight", 0 0, L_0x6000011fb480;  alias, 1 drivers
v0x6000008d8750_0 .net/s "product", 15 0, L_0x600000be4960;  1 drivers
v0x6000008d87e0_0 .net/s "product_ext", 31 0, L_0x600000be4b40;  1 drivers
v0x6000008d8870_0 .net "psum_in", 31 0, v0x6000008c32a0_0;  alias, 1 drivers
v0x6000008d8900_0 .var "psum_out", 31 0;
v0x6000008d8990_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008d8a20_0 .net/s "w_signed", 7 0, v0x6000008d8b40_0;  1 drivers
v0x6000008d8ab0_0 .net "weight_in", 7 0, L_0x600000be4500;  alias, 1 drivers
v0x6000008d8b40_0 .var "weight_reg", 7 0;
L_0x600000be4820 .extend/s 16, v0x6000008d8480_0;
L_0x600000be48c0 .extend/s 16, v0x6000008d8b40_0;
L_0x600000be4960 .arith/mult 16, L_0x600000be4820, L_0x600000be48c0;
L_0x600000be4a00 .part L_0x600000be4960, 15, 1;
LS_0x600000be4aa0_0_0 .concat [ 1 1 1 1], L_0x600000be4a00, L_0x600000be4a00, L_0x600000be4a00, L_0x600000be4a00;
LS_0x600000be4aa0_0_4 .concat [ 1 1 1 1], L_0x600000be4a00, L_0x600000be4a00, L_0x600000be4a00, L_0x600000be4a00;
LS_0x600000be4aa0_0_8 .concat [ 1 1 1 1], L_0x600000be4a00, L_0x600000be4a00, L_0x600000be4a00, L_0x600000be4a00;
LS_0x600000be4aa0_0_12 .concat [ 1 1 1 1], L_0x600000be4a00, L_0x600000be4a00, L_0x600000be4a00, L_0x600000be4a00;
L_0x600000be4aa0 .concat [ 4 4 4 4], LS_0x600000be4aa0_0_0, LS_0x600000be4aa0_0_4, LS_0x600000be4aa0_0_8, LS_0x600000be4aa0_0_12;
L_0x600000be4b40 .concat [ 16 16 0 0], L_0x600000be4960, L_0x600000be4aa0;
S_0x135682da0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb0780 .param/l "row" 1 7 213, +C4<011>;
S_0x1356805e0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x135682da0;
 .timescale 0 0;
P_0x600002fb0800 .param/l "col" 1 7 214, +C4<00>;
L_0x6000011fb790 .functor AND 1, v0x6000008aa910_0, L_0x600000be4c80, C4<1>, C4<1>;
L_0x6000011fb800 .functor AND 1, L_0x600000be4e60, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011fb870 .functor OR 1, L_0x600000be4dc0, L_0x6000011fb800, C4<0>, C4<0>;
L_0x6000011fb8e0 .functor AND 1, L_0x13809a4a0, L_0x6000011fb870, C4<1>, C4<1>;
L_0x6000011fb950 .functor AND 1, L_0x6000011fb8e0, L_0x600000be4fa0, C4<1>, C4<1>;
v0x6000008da130_0 .net *"_ivl_0", 2 0, L_0x600000be4be0;  1 drivers
L_0x138099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008da1c0_0 .net/2u *"_ivl_11", 2 0, L_0x138099b58;  1 drivers
v0x6000008da250_0 .net *"_ivl_13", 0 0, L_0x600000be4dc0;  1 drivers
L_0x138099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008da2e0_0 .net/2u *"_ivl_15", 2 0, L_0x138099ba0;  1 drivers
v0x6000008da370_0 .net *"_ivl_17", 0 0, L_0x600000be4e60;  1 drivers
v0x6000008da400_0 .net *"_ivl_20", 0 0, L_0x6000011fb800;  1 drivers
v0x6000008da490_0 .net *"_ivl_22", 0 0, L_0x6000011fb870;  1 drivers
v0x6000008da520_0 .net *"_ivl_24", 0 0, L_0x6000011fb8e0;  1 drivers
v0x6000008da5b0_0 .net *"_ivl_25", 31 0, L_0x600000be4f00;  1 drivers
L_0x138099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008da640_0 .net *"_ivl_28", 15 0, L_0x138099be8;  1 drivers
L_0x138099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008da6d0_0 .net/2u *"_ivl_29", 31 0, L_0x138099c30;  1 drivers
L_0x138099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008da760_0 .net *"_ivl_3", 0 0, L_0x138099ac8;  1 drivers
v0x6000008da7f0_0 .net *"_ivl_31", 0 0, L_0x600000be4fa0;  1 drivers
L_0x138099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008da880_0 .net/2u *"_ivl_4", 2 0, L_0x138099b10;  1 drivers
v0x6000008da910_0 .net *"_ivl_6", 0 0, L_0x600000be4c80;  1 drivers
v0x6000008da9a0_0 .net "do_clear", 0 0, L_0x6000011fb950;  1 drivers
v0x6000008daa30_0 .net "load_weight", 0 0, L_0x6000011fb790;  1 drivers
v0x6000008daac0_0 .net "weight_in", 7 0, L_0x600000be4d20;  1 drivers
L_0x600000be4be0 .concat [ 2 1 0 0], v0x6000008aa880_0, L_0x138099ac8;
L_0x600000be4c80 .cmp/eq 3, L_0x600000be4be0, L_0x138099b10;
L_0x600000be4dc0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099b58;
L_0x600000be4e60 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099ba0;
L_0x600000be4f00 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138099be8;
L_0x600000be4fa0 .cmp/eq 32, L_0x600000be4f00, L_0x138099c30;
S_0x135680750 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1356805e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008d95f0_0 .net *"_ivl_11", 0 0, L_0x600000be5220;  1 drivers
v0x6000008d9680_0 .net *"_ivl_12", 15 0, L_0x600000be52c0;  1 drivers
v0x6000008d9710_0 .net/s *"_ivl_4", 15 0, L_0x600000be5040;  1 drivers
v0x6000008d97a0_0 .net/s *"_ivl_6", 15 0, L_0x600000be50e0;  1 drivers
v0x6000008d9830_0 .net/s "a_signed", 7 0, v0x6000008d99e0_0;  1 drivers
v0x6000008d98c0_0 .net "act_in", 7 0, L_0x6000011f8150;  alias, 1 drivers
v0x6000008d9950_0 .var "act_out", 7 0;
v0x6000008d99e0_0 .var "act_reg", 7 0;
v0x6000008d9a70_0 .net "clear_acc", 0 0, L_0x6000011fb950;  alias, 1 drivers
v0x6000008d9b00_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008d9b90_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008d9c20_0 .net "load_weight", 0 0, L_0x6000011fb790;  alias, 1 drivers
v0x6000008d9cb0_0 .net/s "product", 15 0, L_0x600000be5180;  1 drivers
v0x6000008d9d40_0 .net/s "product_ext", 31 0, L_0x600000be5360;  1 drivers
v0x6000008d9dd0_0 .net "psum_in", 31 0, v0x6000008dc870_0;  alias, 1 drivers
v0x6000008d9e60_0 .var "psum_out", 31 0;
v0x6000008d9ef0_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008d9f80_0 .net/s "w_signed", 7 0, v0x6000008da0a0_0;  1 drivers
v0x6000008da010_0 .net "weight_in", 7 0, L_0x600000be4d20;  alias, 1 drivers
v0x6000008da0a0_0 .var "weight_reg", 7 0;
L_0x600000be5040 .extend/s 16, v0x6000008d99e0_0;
L_0x600000be50e0 .extend/s 16, v0x6000008da0a0_0;
L_0x600000be5180 .arith/mult 16, L_0x600000be5040, L_0x600000be50e0;
L_0x600000be5220 .part L_0x600000be5180, 15, 1;
LS_0x600000be52c0_0_0 .concat [ 1 1 1 1], L_0x600000be5220, L_0x600000be5220, L_0x600000be5220, L_0x600000be5220;
LS_0x600000be52c0_0_4 .concat [ 1 1 1 1], L_0x600000be5220, L_0x600000be5220, L_0x600000be5220, L_0x600000be5220;
LS_0x600000be52c0_0_8 .concat [ 1 1 1 1], L_0x600000be5220, L_0x600000be5220, L_0x600000be5220, L_0x600000be5220;
LS_0x600000be52c0_0_12 .concat [ 1 1 1 1], L_0x600000be5220, L_0x600000be5220, L_0x600000be5220, L_0x600000be5220;
L_0x600000be52c0 .concat [ 4 4 4 4], LS_0x600000be52c0_0_0, LS_0x600000be52c0_0_4, LS_0x600000be52c0_0_8, LS_0x600000be52c0_0_12;
L_0x600000be5360 .concat [ 16 16 0 0], L_0x600000be5180, L_0x600000be52c0;
S_0x13567df90 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x135682da0;
 .timescale 0 0;
P_0x600002fb0900 .param/l "col" 1 7 214, +C4<01>;
L_0x6000011fbaa0 .functor AND 1, v0x6000008aa910_0, L_0x600000be54a0, C4<1>, C4<1>;
L_0x6000011fbb10 .functor AND 1, L_0x600000be5680, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011fbb80 .functor OR 1, L_0x600000be55e0, L_0x6000011fbb10, C4<0>, C4<0>;
L_0x6000011fbbf0 .functor AND 1, L_0x13809a4a0, L_0x6000011fbb80, C4<1>, C4<1>;
L_0x6000011fbc60 .functor AND 1, L_0x6000011fbbf0, L_0x600000be57c0, C4<1>, C4<1>;
v0x6000008db690_0 .net *"_ivl_0", 2 0, L_0x600000be5400;  1 drivers
L_0x138099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008db720_0 .net/2u *"_ivl_11", 2 0, L_0x138099d08;  1 drivers
v0x6000008db7b0_0 .net *"_ivl_13", 0 0, L_0x600000be55e0;  1 drivers
L_0x138099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008db840_0 .net/2u *"_ivl_15", 2 0, L_0x138099d50;  1 drivers
v0x6000008db8d0_0 .net *"_ivl_17", 0 0, L_0x600000be5680;  1 drivers
v0x6000008db960_0 .net *"_ivl_20", 0 0, L_0x6000011fbb10;  1 drivers
v0x6000008db9f0_0 .net *"_ivl_22", 0 0, L_0x6000011fbb80;  1 drivers
v0x6000008dba80_0 .net *"_ivl_24", 0 0, L_0x6000011fbbf0;  1 drivers
v0x6000008dbb10_0 .net *"_ivl_25", 31 0, L_0x600000be5720;  1 drivers
L_0x138099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008dbba0_0 .net *"_ivl_28", 15 0, L_0x138099d98;  1 drivers
L_0x138099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008dbc30_0 .net/2u *"_ivl_29", 31 0, L_0x138099de0;  1 drivers
L_0x138099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000008dbcc0_0 .net *"_ivl_3", 0 0, L_0x138099c78;  1 drivers
v0x6000008dbd50_0 .net *"_ivl_31", 0 0, L_0x600000be57c0;  1 drivers
L_0x138099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000008dbde0_0 .net/2u *"_ivl_4", 2 0, L_0x138099cc0;  1 drivers
v0x6000008dbe70_0 .net *"_ivl_6", 0 0, L_0x600000be54a0;  1 drivers
v0x6000008dbf00_0 .net "do_clear", 0 0, L_0x6000011fbc60;  1 drivers
v0x6000008d4000_0 .net "load_weight", 0 0, L_0x6000011fbaa0;  1 drivers
v0x6000008d4090_0 .net "weight_in", 7 0, L_0x600000be5540;  1 drivers
L_0x600000be5400 .concat [ 2 1 0 0], v0x6000008aa880_0, L_0x138099c78;
L_0x600000be54a0 .cmp/eq 3, L_0x600000be5400, L_0x138099cc0;
L_0x600000be55e0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099d08;
L_0x600000be5680 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099d50;
L_0x600000be5720 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138099d98;
L_0x600000be57c0 .cmp/eq 32, L_0x600000be5720, L_0x138099de0;
S_0x13567e100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13567df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008dab50_0 .net *"_ivl_11", 0 0, L_0x600000be5a40;  1 drivers
v0x6000008dabe0_0 .net *"_ivl_12", 15 0, L_0x600000be5ae0;  1 drivers
v0x6000008dac70_0 .net/s *"_ivl_4", 15 0, L_0x600000be5860;  1 drivers
v0x6000008dad00_0 .net/s *"_ivl_6", 15 0, L_0x600000be5900;  1 drivers
v0x6000008dad90_0 .net/s "a_signed", 7 0, v0x6000008daf40_0;  1 drivers
v0x6000008dae20_0 .net "act_in", 7 0, v0x6000008d9950_0;  alias, 1 drivers
v0x6000008daeb0_0 .var "act_out", 7 0;
v0x6000008daf40_0 .var "act_reg", 7 0;
v0x6000008dafd0_0 .net "clear_acc", 0 0, L_0x6000011fbc60;  alias, 1 drivers
v0x6000008db060_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008db0f0_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008db180_0 .net "load_weight", 0 0, L_0x6000011fbaa0;  alias, 1 drivers
v0x6000008db210_0 .net/s "product", 15 0, L_0x600000be59a0;  1 drivers
v0x6000008db2a0_0 .net/s "product_ext", 31 0, L_0x600000be5b80;  1 drivers
v0x6000008db330_0 .net "psum_in", 31 0, v0x6000008dddd0_0;  alias, 1 drivers
v0x6000008db3c0_0 .var "psum_out", 31 0;
v0x6000008db450_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008db4e0_0 .net/s "w_signed", 7 0, v0x6000008db600_0;  1 drivers
v0x6000008db570_0 .net "weight_in", 7 0, L_0x600000be5540;  alias, 1 drivers
v0x6000008db600_0 .var "weight_reg", 7 0;
L_0x600000be5860 .extend/s 16, v0x6000008daf40_0;
L_0x600000be5900 .extend/s 16, v0x6000008db600_0;
L_0x600000be59a0 .arith/mult 16, L_0x600000be5860, L_0x600000be5900;
L_0x600000be5a40 .part L_0x600000be59a0, 15, 1;
LS_0x600000be5ae0_0_0 .concat [ 1 1 1 1], L_0x600000be5a40, L_0x600000be5a40, L_0x600000be5a40, L_0x600000be5a40;
LS_0x600000be5ae0_0_4 .concat [ 1 1 1 1], L_0x600000be5a40, L_0x600000be5a40, L_0x600000be5a40, L_0x600000be5a40;
LS_0x600000be5ae0_0_8 .concat [ 1 1 1 1], L_0x600000be5a40, L_0x600000be5a40, L_0x600000be5a40, L_0x600000be5a40;
LS_0x600000be5ae0_0_12 .concat [ 1 1 1 1], L_0x600000be5a40, L_0x600000be5a40, L_0x600000be5a40, L_0x600000be5a40;
L_0x600000be5ae0 .concat [ 4 4 4 4], LS_0x600000be5ae0_0_0, LS_0x600000be5ae0_0_4, LS_0x600000be5ae0_0_8, LS_0x600000be5ae0_0_12;
L_0x600000be5b80 .concat [ 16 16 0 0], L_0x600000be59a0, L_0x600000be5ae0;
S_0x13567b940 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x135682da0;
 .timescale 0 0;
P_0x600002fb0a00 .param/l "col" 1 7 214, +C4<010>;
L_0x6000011fbdb0 .functor AND 1, v0x6000008aa910_0, L_0x600000be5cc0, C4<1>, C4<1>;
L_0x6000011fbe20 .functor AND 1, L_0x600000be5ea0, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011fbe90 .functor OR 1, L_0x600000be5e00, L_0x6000011fbe20, C4<0>, C4<0>;
L_0x6000011fbf00 .functor AND 1, L_0x13809a4a0, L_0x6000011fbe90, C4<1>, C4<1>;
L_0x6000011fbf70 .functor AND 1, L_0x6000011fbf00, L_0x600000be5fe0, C4<1>, C4<1>;
v0x6000008d4c60_0 .net *"_ivl_0", 3 0, L_0x600000be5c20;  1 drivers
L_0x138099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008d4cf0_0 .net/2u *"_ivl_11", 2 0, L_0x138099eb8;  1 drivers
v0x6000008d4d80_0 .net *"_ivl_13", 0 0, L_0x600000be5e00;  1 drivers
L_0x138099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008d4e10_0 .net/2u *"_ivl_15", 2 0, L_0x138099f00;  1 drivers
v0x6000008d4ea0_0 .net *"_ivl_17", 0 0, L_0x600000be5ea0;  1 drivers
v0x6000008d4f30_0 .net *"_ivl_20", 0 0, L_0x6000011fbe20;  1 drivers
v0x6000008d4fc0_0 .net *"_ivl_22", 0 0, L_0x6000011fbe90;  1 drivers
v0x6000008d5050_0 .net *"_ivl_24", 0 0, L_0x6000011fbf00;  1 drivers
v0x6000008d50e0_0 .net *"_ivl_25", 31 0, L_0x600000be5f40;  1 drivers
L_0x138099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d5170_0 .net *"_ivl_28", 15 0, L_0x138099f48;  1 drivers
L_0x138099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d5200_0 .net/2u *"_ivl_29", 31 0, L_0x138099f90;  1 drivers
L_0x138099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008d5290_0 .net *"_ivl_3", 1 0, L_0x138099e28;  1 drivers
v0x6000008d5320_0 .net *"_ivl_31", 0 0, L_0x600000be5fe0;  1 drivers
L_0x138099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x6000008d53b0_0 .net/2u *"_ivl_4", 3 0, L_0x138099e70;  1 drivers
v0x6000008d5440_0 .net *"_ivl_6", 0 0, L_0x600000be5cc0;  1 drivers
v0x6000008d54d0_0 .net "do_clear", 0 0, L_0x6000011fbf70;  1 drivers
v0x6000008d5560_0 .net "load_weight", 0 0, L_0x6000011fbdb0;  1 drivers
v0x6000008d55f0_0 .net "weight_in", 7 0, L_0x600000be5d60;  1 drivers
L_0x600000be5c20 .concat [ 2 2 0 0], v0x6000008aa880_0, L_0x138099e28;
L_0x600000be5cc0 .cmp/eq 4, L_0x600000be5c20, L_0x138099e70;
L_0x600000be5e00 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099eb8;
L_0x600000be5ea0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x138099f00;
L_0x600000be5f40 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x138099f48;
L_0x600000be5fe0 .cmp/eq 32, L_0x600000be5f40, L_0x138099f90;
S_0x13567bab0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x13567b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f6f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f6fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008d4120_0 .net *"_ivl_11", 0 0, L_0x600000be6260;  1 drivers
v0x6000008d41b0_0 .net *"_ivl_12", 15 0, L_0x600000be6300;  1 drivers
v0x6000008d4240_0 .net/s *"_ivl_4", 15 0, L_0x600000be6080;  1 drivers
v0x6000008d42d0_0 .net/s *"_ivl_6", 15 0, L_0x600000be6120;  1 drivers
v0x6000008d4360_0 .net/s "a_signed", 7 0, v0x6000008d4510_0;  1 drivers
v0x6000008d43f0_0 .net "act_in", 7 0, v0x6000008daeb0_0;  alias, 1 drivers
v0x6000008d4480_0 .var "act_out", 7 0;
v0x6000008d4510_0 .var "act_reg", 7 0;
v0x6000008d45a0_0 .net "clear_acc", 0 0, L_0x6000011fbf70;  alias, 1 drivers
v0x6000008d4630_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008d46c0_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008d4750_0 .net "load_weight", 0 0, L_0x6000011fbdb0;  alias, 1 drivers
v0x6000008d47e0_0 .net/s "product", 15 0, L_0x600000be61c0;  1 drivers
v0x6000008d4870_0 .net/s "product_ext", 31 0, L_0x600000be63a0;  1 drivers
v0x6000008d4900_0 .net "psum_in", 31 0, v0x6000008df330_0;  alias, 1 drivers
v0x6000008d4990_0 .var "psum_out", 31 0;
v0x6000008d4a20_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008d4ab0_0 .net/s "w_signed", 7 0, v0x6000008d4bd0_0;  1 drivers
v0x6000008d4b40_0 .net "weight_in", 7 0, L_0x600000be5d60;  alias, 1 drivers
v0x6000008d4bd0_0 .var "weight_reg", 7 0;
L_0x600000be6080 .extend/s 16, v0x6000008d4510_0;
L_0x600000be6120 .extend/s 16, v0x6000008d4bd0_0;
L_0x600000be61c0 .arith/mult 16, L_0x600000be6080, L_0x600000be6120;
L_0x600000be6260 .part L_0x600000be61c0, 15, 1;
LS_0x600000be6300_0_0 .concat [ 1 1 1 1], L_0x600000be6260, L_0x600000be6260, L_0x600000be6260, L_0x600000be6260;
LS_0x600000be6300_0_4 .concat [ 1 1 1 1], L_0x600000be6260, L_0x600000be6260, L_0x600000be6260, L_0x600000be6260;
LS_0x600000be6300_0_8 .concat [ 1 1 1 1], L_0x600000be6260, L_0x600000be6260, L_0x600000be6260, L_0x600000be6260;
LS_0x600000be6300_0_12 .concat [ 1 1 1 1], L_0x600000be6260, L_0x600000be6260, L_0x600000be6260, L_0x600000be6260;
L_0x600000be6300 .concat [ 4 4 4 4], LS_0x600000be6300_0_0, LS_0x600000be6300_0_4, LS_0x600000be6300_0_8, LS_0x600000be6300_0_12;
L_0x600000be63a0 .concat [ 16 16 0 0], L_0x600000be61c0, L_0x600000be6300;
S_0x135674650 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x135682da0;
 .timescale 0 0;
P_0x600002fb0b00 .param/l "col" 1 7 214, +C4<011>;
L_0x6000011fff00 .functor AND 1, v0x6000008aa910_0, L_0x600000be64e0, C4<1>, C4<1>;
L_0x6000011ffdb0 .functor AND 1, L_0x600000be66c0, v0x6000008a93b0_0, C4<1>, C4<1>;
L_0x6000011ffe20 .functor OR 1, L_0x600000be6620, L_0x6000011ffdb0, C4<0>, C4<0>;
L_0x6000011ffcd0 .functor AND 1, L_0x13809a4a0, L_0x6000011ffe20, C4<1>, C4<1>;
L_0x6000011ffd40 .functor AND 1, L_0x6000011ffcd0, L_0x600000be6800, C4<1>, C4<1>;
v0x6000008d61c0_0 .net *"_ivl_0", 3 0, L_0x600000be6440;  1 drivers
L_0x13809a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000008d6250_0 .net/2u *"_ivl_11", 2 0, L_0x13809a068;  1 drivers
v0x6000008d62e0_0 .net *"_ivl_13", 0 0, L_0x600000be6620;  1 drivers
L_0x13809a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008d6370_0 .net/2u *"_ivl_15", 2 0, L_0x13809a0b0;  1 drivers
v0x6000008d6400_0 .net *"_ivl_17", 0 0, L_0x600000be66c0;  1 drivers
v0x6000008d6490_0 .net *"_ivl_20", 0 0, L_0x6000011ffdb0;  1 drivers
v0x6000008d6520_0 .net *"_ivl_22", 0 0, L_0x6000011ffe20;  1 drivers
v0x6000008d65b0_0 .net *"_ivl_24", 0 0, L_0x6000011ffcd0;  1 drivers
v0x6000008d6640_0 .net *"_ivl_25", 31 0, L_0x600000be6760;  1 drivers
L_0x13809a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d66d0_0 .net *"_ivl_28", 15 0, L_0x13809a0f8;  1 drivers
L_0x13809a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000008d6760_0 .net/2u *"_ivl_29", 31 0, L_0x13809a140;  1 drivers
L_0x138099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008d67f0_0 .net *"_ivl_3", 1 0, L_0x138099fd8;  1 drivers
v0x6000008d6880_0 .net *"_ivl_31", 0 0, L_0x600000be6800;  1 drivers
L_0x13809a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000008d6910_0 .net/2u *"_ivl_4", 3 0, L_0x13809a020;  1 drivers
v0x6000008d69a0_0 .net *"_ivl_6", 0 0, L_0x600000be64e0;  1 drivers
v0x6000008d6a30_0 .net "do_clear", 0 0, L_0x6000011ffd40;  1 drivers
v0x6000008d6ac0_0 .net "load_weight", 0 0, L_0x6000011fff00;  1 drivers
v0x6000008d6b50_0 .net "weight_in", 7 0, L_0x600000be6580;  1 drivers
L_0x600000be6440 .concat [ 2 2 0 0], v0x6000008aa880_0, L_0x138099fd8;
L_0x600000be64e0 .cmp/eq 4, L_0x600000be6440, L_0x13809a020;
L_0x600000be6620 .cmp/eq 3, v0x6000008d0ab0_0, L_0x13809a068;
L_0x600000be66c0 .cmp/eq 3, v0x6000008d0ab0_0, L_0x13809a0b0;
L_0x600000be6760 .concat [ 16 16 0 0], v0x6000008d01b0_0, L_0x13809a0f8;
L_0x600000be6800 .cmp/eq 32, L_0x600000be6760, L_0x13809a140;
S_0x1356747c0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x135674650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000014f7000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000014f7040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000008d5680_0 .net *"_ivl_11", 0 0, L_0x600000be6a80;  1 drivers
v0x6000008d5710_0 .net *"_ivl_12", 15 0, L_0x600000be6b20;  1 drivers
v0x6000008d57a0_0 .net/s *"_ivl_4", 15 0, L_0x600000be68a0;  1 drivers
v0x6000008d5830_0 .net/s *"_ivl_6", 15 0, L_0x600000be6940;  1 drivers
v0x6000008d58c0_0 .net/s "a_signed", 7 0, v0x6000008d5a70_0;  1 drivers
v0x6000008d5950_0 .net "act_in", 7 0, v0x6000008d4480_0;  alias, 1 drivers
v0x6000008d59e0_0 .var "act_out", 7 0;
v0x6000008d5a70_0 .var "act_reg", 7 0;
v0x6000008d5b00_0 .net "clear_acc", 0 0, L_0x6000011ffd40;  alias, 1 drivers
v0x6000008d5b90_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008d5c20_0 .net "enable", 0 0, L_0x6000011ff100;  alias, 1 drivers
v0x6000008d5cb0_0 .net "load_weight", 0 0, L_0x6000011fff00;  alias, 1 drivers
v0x6000008d5d40_0 .net/s "product", 15 0, L_0x600000be69e0;  1 drivers
v0x6000008d5dd0_0 .net/s "product_ext", 31 0, L_0x600000be6bc0;  1 drivers
v0x6000008d5e60_0 .net "psum_in", 31 0, v0x6000008d8900_0;  alias, 1 drivers
v0x6000008d5ef0_0 .var "psum_out", 31 0;
v0x6000008d5f80_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008d6010_0 .net/s "w_signed", 7 0, v0x6000008d6130_0;  1 drivers
v0x6000008d60a0_0 .net "weight_in", 7 0, L_0x600000be6580;  alias, 1 drivers
v0x6000008d6130_0 .var "weight_reg", 7 0;
L_0x600000be68a0 .extend/s 16, v0x6000008d5a70_0;
L_0x600000be6940 .extend/s 16, v0x6000008d6130_0;
L_0x600000be69e0 .arith/mult 16, L_0x600000be68a0, L_0x600000be6940;
L_0x600000be6a80 .part L_0x600000be69e0, 15, 1;
LS_0x600000be6b20_0_0 .concat [ 1 1 1 1], L_0x600000be6a80, L_0x600000be6a80, L_0x600000be6a80, L_0x600000be6a80;
LS_0x600000be6b20_0_4 .concat [ 1 1 1 1], L_0x600000be6a80, L_0x600000be6a80, L_0x600000be6a80, L_0x600000be6a80;
LS_0x600000be6b20_0_8 .concat [ 1 1 1 1], L_0x600000be6a80, L_0x600000be6a80, L_0x600000be6a80, L_0x600000be6a80;
LS_0x600000be6b20_0_12 .concat [ 1 1 1 1], L_0x600000be6a80, L_0x600000be6a80, L_0x600000be6a80, L_0x600000be6a80;
L_0x600000be6b20 .concat [ 4 4 4 4], LS_0x600000be6b20_0_0, LS_0x600000be6b20_0_4, LS_0x600000be6b20_0_8, LS_0x600000be6b20_0_12;
L_0x600000be6bc0 .concat [ 16 16 0 0], L_0x600000be69e0, L_0x600000be6b20;
S_0x135672000 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb0c00 .param/l "row" 1 7 198, +C4<00>;
L_0x6000011f8380 .functor BUFZ 8, v0x6000008c8990_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x135672170 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb0c80 .param/l "row" 1 7 198, +C4<01>;
L_0x6000011f8230 .functor BUFZ 8, v0x6000008c8c60_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13566f9b0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb0d00 .param/l "row" 1 7 198, +C4<010>;
L_0x6000011f82a0 .functor BUFZ 8, v0x6000008c8f30_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13566fb20 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb0d80 .param/l "row" 1 7 198, +C4<011>;
L_0x6000011f8150 .functor BUFZ 8, v0x6000008c9200_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x13566d360 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb0e00 .param/l "col" 1 7 279, +C4<00>;
L_0x6000011fd1f0 .functor BUFZ 32, v0x6000008c8630_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000008d6be0_0 .net *"_ivl_2", 31 0, L_0x6000011fd1f0;  1 drivers
S_0x13566d4d0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb0e80 .param/l "col" 1 7 279, +C4<01>;
L_0x6000011fcd90 .functor BUFZ 32, v0x6000008c8750_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000008d6c70_0 .net *"_ivl_2", 31 0, L_0x6000011fcd90;  1 drivers
S_0x1356a7e20 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb0f00 .param/l "col" 1 7 279, +C4<010>;
L_0x6000011fc930 .functor BUFZ 32, v0x6000008c8870_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000008d6d00_0 .net *"_ivl_2", 31 0, L_0x6000011fc930;  1 drivers
S_0x1356a7f90 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb0f80 .param/l "col" 1 7 279, +C4<011>;
L_0x6000011fc4d0 .functor BUFZ 32, L_0x6000011fd650, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x6000008d6d90_0 .net *"_ivl_2", 31 0, L_0x6000011fc4d0;  1 drivers
S_0x1356a6310 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb1000 .param/l "col" 1 7 206, +C4<00>;
S_0x1356a6480 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb1080 .param/l "col" 1 7 206, +C4<01>;
S_0x1356992e0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb1100 .param/l "col" 1 7 206, +C4<010>;
S_0x135699450 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x13566a280;
 .timescale 0 0;
P_0x600002fb1180 .param/l "col" 1 7 206, +C4<011>;
S_0x1356997c0 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x1356a7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x135668a40 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x135668a80 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x135668ac0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x135668b00 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x135668b40 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x135668b80 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000011f48c0 .functor BUFZ 256, v0x6000008d34e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000011f4930 .functor BUFZ 256, v0x6000008ac090_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000011f49a0 .functor BUFZ 256, v0x6000008d2e20_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000008d2400_0 .var/i "b", 31 0;
v0x6000008d2490 .array "bank_addr", 3 0, 7 0;
v0x6000008d2520_0 .net "bank_dma", 1 0, L_0x600000be28a0;  1 drivers
v0x6000008d25b0_0 .var "bank_dma_d", 1 0;
v0x6000008d2640_0 .net "bank_mxu_a", 1 0, L_0x600000be26c0;  1 drivers
v0x6000008d26d0_0 .var "bank_mxu_a_d", 1 0;
v0x6000008d2760_0 .net "bank_mxu_o", 1 0, L_0x600000be2760;  1 drivers
v0x6000008d27f0_0 .net "bank_mxu_w", 1 0, L_0x600000be2620;  1 drivers
v0x6000008d2880_0 .var "bank_mxu_w_d", 1 0;
v0x6000008d2910 .array "bank_rdata", 3 0;
v0x6000008d2910_0 .net v0x6000008d2910 0, 255 0, v0x6000008d1050_0; 1 drivers
v0x6000008d2910_1 .net v0x6000008d2910 1, 255 0, v0x6000008d1560_0; 1 drivers
v0x6000008d2910_2 .net v0x6000008d2910 2, 255 0, v0x6000008d1a70_0; 1 drivers
v0x6000008d2910_3 .net v0x6000008d2910 3, 255 0, v0x6000008d1f80_0; 1 drivers
v0x6000008d29a0_0 .var "bank_re", 3 0;
v0x6000008d2a30_0 .net "bank_vpu", 1 0, L_0x600000be2800;  1 drivers
v0x6000008d2ac0_0 .var "bank_vpu_d", 1 0;
v0x6000008d2b50 .array "bank_wdata", 3 0, 255 0;
v0x6000008d2be0_0 .var "bank_we", 3 0;
v0x6000008d2c70_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008d2d00_0 .net "dma_addr", 19 0, v0x6000008ccea0_0;  alias, 1 drivers
v0x6000008d2d90_0 .net "dma_rdata", 255 0, L_0x6000011f49a0;  alias, 1 drivers
v0x6000008d2e20_0 .var "dma_rdata_reg", 255 0;
v0x6000008d2eb0_0 .net "dma_re", 0 0, L_0x6000011f4380;  alias, 1 drivers
v0x6000008d2f40_0 .net "dma_ready", 0 0, L_0x600000be2ee0;  alias, 1 drivers
v0x6000008d2fd0_0 .net "dma_wdata", 255 0, L_0x6000011f42a0;  alias, 1 drivers
v0x6000008d3060_0 .net "dma_we", 0 0, L_0x6000011f4310;  alias, 1 drivers
v0x6000008d30f0_0 .var "grant_dma", 3 0;
v0x6000008d3180_0 .var "grant_mxu_a", 3 0;
v0x6000008d3210_0 .var "grant_mxu_o", 3 0;
v0x6000008d32a0_0 .var "grant_mxu_w", 3 0;
v0x6000008d3330_0 .var "grant_vpu", 3 0;
v0x6000008d33c0_0 .net "mxu_a_addr", 19 0, L_0x600000be7980;  alias, 1 drivers
v0x6000008d3450_0 .net "mxu_a_rdata", 255 0, L_0x6000011f48c0;  alias, 1 drivers
v0x6000008d34e0_0 .var "mxu_a_rdata_reg", 255 0;
v0x6000008d3570_0 .net "mxu_a_re", 0 0, L_0x600000be7a20;  alias, 1 drivers
v0x6000008d3600_0 .net "mxu_a_ready", 0 0, L_0x600000be2da0;  alias, 1 drivers
v0x6000008d3690_0 .net "mxu_o_addr", 19 0, L_0x600000be7c00;  alias, 1 drivers
v0x6000008d3720_0 .net "mxu_o_ready", 0 0, L_0x600000be2e40;  alias, 1 drivers
v0x6000008d37b0_0 .net "mxu_o_wdata", 255 0, L_0x600000be7de0;  alias, 1 drivers
v0x6000008d3840_0 .net "mxu_o_we", 0 0, L_0x6000011e2a70;  alias, 1 drivers
v0x6000008d38d0_0 .net "mxu_w_addr", 19 0, L_0x600000be7700;  alias, 1 drivers
v0x6000008d3960_0 .net "mxu_w_rdata", 255 0, v0x6000008d39f0_0;  alias, 1 drivers
v0x6000008d39f0_0 .var "mxu_w_rdata_reg", 255 0;
v0x6000008d3a80_0 .net "mxu_w_re", 0 0, L_0x600000be77a0;  alias, 1 drivers
v0x6000008d3b10_0 .net "mxu_w_ready", 0 0, L_0x600000be2c60;  alias, 1 drivers
v0x6000008d3ba0_0 .var "req_dma", 3 0;
v0x6000008d3c30_0 .var "req_mxu_a", 3 0;
v0x6000008d3cc0_0 .var "req_mxu_o", 3 0;
v0x6000008d3d50_0 .var "req_mxu_w", 3 0;
v0x6000008d3de0_0 .var "req_vpu", 3 0;
v0x6000008d3e70_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008d3f00_0 .net "vpu_addr", 19 0, v0x6000008ad680_0;  alias, 1 drivers
v0x6000008ac000_0 .net "vpu_rdata", 255 0, L_0x6000011f4930;  alias, 1 drivers
v0x6000008ac090_0 .var "vpu_rdata_reg", 255 0;
v0x6000008ac120_0 .net "vpu_re", 0 0, L_0x6000011f4150;  alias, 1 drivers
v0x6000008ac1b0_0 .net "vpu_ready", 0 0, L_0x600000be2d00;  alias, 1 drivers
v0x6000008ac240_0 .net "vpu_wdata", 255 0, L_0x6000011f4070;  alias, 1 drivers
v0x6000008ac2d0_0 .net "vpu_we", 0 0, L_0x6000011f40e0;  alias, 1 drivers
v0x6000008ac360_0 .net "word_dma", 7 0, L_0x600000be2bc0;  1 drivers
v0x6000008ac3f0_0 .net "word_mxu_a", 7 0, L_0x600000be29e0;  1 drivers
v0x6000008ac480_0 .net "word_mxu_o", 7 0, L_0x600000be2a80;  1 drivers
v0x6000008ac510_0 .net "word_mxu_w", 7 0, L_0x600000be2940;  1 drivers
v0x6000008ac5a0_0 .net "word_vpu", 7 0, L_0x600000be2b20;  1 drivers
E_0x600002fb1980/0 .event anyedge, v0x6000008d2880_0, v0x6000008d1050_0, v0x6000008d1560_0, v0x6000008d1a70_0;
E_0x600002fb1980/1 .event anyedge, v0x6000008d1f80_0, v0x6000008d26d0_0, v0x6000008d2ac0_0, v0x6000008d25b0_0;
E_0x600002fb1980 .event/or E_0x600002fb1980/0, E_0x600002fb1980/1;
E_0x600002fb1a00/0 .event anyedge, v0x6000008d3d50_0, v0x6000008d3c30_0, v0x6000008d3cc0_0, v0x6000008d3de0_0;
E_0x600002fb1a00/1 .event anyedge, v0x6000008d3ba0_0, v0x6000008d32a0_0, v0x6000008ac510_0, v0x6000008d3180_0;
E_0x600002fb1a00/2 .event anyedge, v0x6000008ac3f0_0, v0x6000008d3210_0, v0x6000008ac480_0, v0x6000008d37b0_0;
E_0x600002fb1a00/3 .event anyedge, v0x6000008d3330_0, v0x6000008ac5a0_0, v0x6000008ac240_0, v0x6000008ac2d0_0;
E_0x600002fb1a00/4 .event anyedge, v0x6000008ac120_0, v0x6000008d30f0_0, v0x6000008ac360_0, v0x6000008cd170_0;
E_0x600002fb1a00/5 .event anyedge, v0x6000008cd290_0, v0x6000008ccfc0_0;
E_0x600002fb1a00 .event/or E_0x600002fb1a00/0, E_0x600002fb1a00/1, E_0x600002fb1a00/2, E_0x600002fb1a00/3, E_0x600002fb1a00/4, E_0x600002fb1a00/5;
E_0x600002fb1a40/0 .event anyedge, v0x6000008d3a80_0, v0x6000008d27f0_0, v0x6000008d3570_0, v0x6000008d2640_0;
E_0x600002fb1a40/1 .event anyedge, v0x6000008d3840_0, v0x6000008d2760_0, v0x6000008ac2d0_0, v0x6000008ac120_0;
E_0x600002fb1a40/2 .event anyedge, v0x6000008d2a30_0, v0x6000008cd290_0, v0x6000008ccfc0_0, v0x6000008d2520_0;
E_0x600002fb1a40 .event/or E_0x600002fb1a40/0, E_0x600002fb1a40/1, E_0x600002fb1a40/2;
L_0x600000be2120 .part v0x6000008d2be0_0, 0, 1;
L_0x600000be21c0 .part v0x6000008d29a0_0, 0, 1;
L_0x600000be2260 .part v0x6000008d2be0_0, 1, 1;
L_0x600000be2300 .part v0x6000008d29a0_0, 1, 1;
L_0x600000be23a0 .part v0x6000008d2be0_0, 2, 1;
L_0x600000be2440 .part v0x6000008d29a0_0, 2, 1;
L_0x600000be24e0 .part v0x6000008d2be0_0, 3, 1;
L_0x600000be2580 .part v0x6000008d29a0_0, 3, 1;
L_0x600000be2620 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600000be7700 (v0x6000008d21c0_0) S_0x13569a0c0;
L_0x600000be26c0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600000be7980 (v0x6000008d21c0_0) S_0x13569a0c0;
L_0x600000be2760 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, L_0x600000be7c00 (v0x6000008d21c0_0) S_0x13569a0c0;
L_0x600000be2800 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x6000008ad680_0 (v0x6000008d21c0_0) S_0x13569a0c0;
L_0x600000be28a0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_bank, 2, v0x6000008ccea0_0 (v0x6000008d21c0_0) S_0x13569a0c0;
L_0x600000be2940 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600000be7700 (v0x6000008d22e0_0) S_0x13569a230;
L_0x600000be29e0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600000be7980 (v0x6000008d22e0_0) S_0x13569a230;
L_0x600000be2a80 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, L_0x600000be7c00 (v0x6000008d22e0_0) S_0x13569a230;
L_0x600000be2b20 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x6000008ad680_0 (v0x6000008d22e0_0) S_0x13569a230;
L_0x600000be2bc0 .ufunc/vec4 TD_tb_e2e_conv2d.dut.sram_inst.get_word, 8, v0x6000008ccea0_0 (v0x6000008d22e0_0) S_0x13569a230;
L_0x600000be2c60 .part/v v0x6000008d32a0_0, L_0x600000be2620, 1;
L_0x600000be2da0 .part/v v0x6000008d3180_0, L_0x600000be26c0, 1;
L_0x600000be2e40 .part/v v0x6000008d3210_0, L_0x600000be2760, 1;
L_0x600000be2d00 .part/v v0x6000008d3330_0, L_0x600000be2800, 1;
L_0x600000be2ee0 .part/v v0x6000008d30f0_0, L_0x600000be28a0, 1;
S_0x1356698f0 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x1356997c0;
 .timescale 0 0;
P_0x600002fb1a80 .param/l "i" 1 9 184, +C4<00>;
S_0x135669a60 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1356698f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000014f6500 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000014f6540 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000008d2490_0 .array/port v0x6000008d2490, 0;
v0x6000008d0e10_0 .net "addr", 7 0, v0x6000008d2490_0;  1 drivers
v0x6000008d0ea0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008d0f30_0 .var/i "i", 31 0;
v0x6000008d0fc0 .array "mem", 255 0, 255 0;
v0x6000008d1050_0 .var "rdata", 255 0;
v0x6000008d10e0_0 .net "re", 0 0, L_0x600000be21c0;  1 drivers
v0x6000008d2b50_0 .array/port v0x6000008d2b50, 0;
v0x6000008d1170_0 .net "wdata", 255 0, v0x6000008d2b50_0;  1 drivers
v0x6000008d1200_0 .net "we", 0 0, L_0x600000be2120;  1 drivers
E_0x600002fb1b80 .event posedge, v0x6000008cc3f0_0;
S_0x135669bd0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x1356997c0;
 .timescale 0 0;
P_0x600002fb1c00 .param/l "i" 1 9 184, +C4<01>;
S_0x135669d40 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x135669bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000014f7080 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000014f70c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000008d2490_1 .array/port v0x6000008d2490, 1;
v0x6000008d1320_0 .net "addr", 7 0, v0x6000008d2490_1;  1 drivers
v0x6000008d13b0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008d1440_0 .var/i "i", 31 0;
v0x6000008d14d0 .array "mem", 255 0, 255 0;
v0x6000008d1560_0 .var "rdata", 255 0;
v0x6000008d15f0_0 .net "re", 0 0, L_0x600000be2300;  1 drivers
v0x6000008d2b50_1 .array/port v0x6000008d2b50, 1;
v0x6000008d1680_0 .net "wdata", 255 0, v0x6000008d2b50_1;  1 drivers
v0x6000008d1710_0 .net "we", 0 0, L_0x600000be2260;  1 drivers
S_0x13569fd50 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x1356997c0;
 .timescale 0 0;
P_0x600002fb1d40 .param/l "i" 1 9 184, +C4<010>;
S_0x13569fec0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x13569fd50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000014f7100 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000014f7140 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000008d2490_2 .array/port v0x6000008d2490, 2;
v0x6000008d1830_0 .net "addr", 7 0, v0x6000008d2490_2;  1 drivers
v0x6000008d18c0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008d1950_0 .var/i "i", 31 0;
v0x6000008d19e0 .array "mem", 255 0, 255 0;
v0x6000008d1a70_0 .var "rdata", 255 0;
v0x6000008d1b00_0 .net "re", 0 0, L_0x600000be2440;  1 drivers
v0x6000008d2b50_2 .array/port v0x6000008d2b50, 2;
v0x6000008d1b90_0 .net "wdata", 255 0, v0x6000008d2b50_2;  1 drivers
v0x6000008d1c20_0 .net "we", 0 0, L_0x600000be23a0;  1 drivers
S_0x1356a0030 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x1356997c0;
 .timescale 0 0;
P_0x600002fb1e80 .param/l "i" 1 9 184, +C4<011>;
S_0x135699f50 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x1356a0030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000014f7180 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000014f71c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x6000008d2490_3 .array/port v0x6000008d2490, 3;
v0x6000008d1d40_0 .net "addr", 7 0, v0x6000008d2490_3;  1 drivers
v0x6000008d1dd0_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008d1e60_0 .var/i "i", 31 0;
v0x6000008d1ef0 .array "mem", 255 0, 255 0;
v0x6000008d1f80_0 .var "rdata", 255 0;
v0x6000008d2010_0 .net "re", 0 0, L_0x600000be2580;  1 drivers
v0x6000008d2b50_3 .array/port v0x6000008d2b50, 3;
v0x6000008d20a0_0 .net "wdata", 255 0, v0x6000008d2b50_3;  1 drivers
v0x6000008d2130_0 .net "we", 0 0, L_0x600000be24e0;  1 drivers
S_0x13569a0c0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x1356997c0;
 .timescale 0 0;
v0x6000008d21c0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x13569a0c0
TD_tb_e2e_conv2d.dut.sram_inst.get_bank ;
    %load/vec4 v0x6000008d21c0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x6000008d21c0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x13569a230 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x1356997c0;
 .timescale 0 0;
v0x6000008d22e0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x13569a230
TD_tb_e2e_conv2d.dut.sram_inst.get_word ;
    %load/vec4 v0x6000008d22e0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x13569a5a0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x1356a7640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x135810000 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x135810040 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x135810080 .param/l "REDUCE_STAGES" 1 10 181, +C4<00000000000000000000000000000100>;
P_0x1358100c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x135810100 .param/l "S_DECODE" 1 10 92, C4<001>;
P_0x135810140 .param/l "S_DONE" 1 10 97, C4<110>;
P_0x135810180 .param/l "S_EXECUTE" 1 10 93, C4<010>;
P_0x1358101c0 .param/l "S_IDLE" 1 10 91, C4<000>;
P_0x135810200 .param/l "S_MEM_WAIT" 1 10 94, C4<011>;
P_0x135810240 .param/l "S_REDUCE" 1 10 95, C4<100>;
P_0x135810280 .param/l "S_WRITEBACK" 1 10 96, C4<101>;
P_0x1358102c0 .param/l "VOP_ADD" 1 10 59, C4<00000001>;
P_0x135810300 .param/l "VOP_BCAST" 1 10 73, C4<00110010>;
P_0x135810340 .param/l "VOP_GELU" 1 10 64, C4<00010001>;
P_0x135810380 .param/l "VOP_LOAD" 1 10 71, C4<00110000>;
P_0x1358103c0 .param/l "VOP_MADD" 1 10 62, C4<00000100>;
P_0x135810400 .param/l "VOP_MAX" 1 10 69, C4<00100001>;
P_0x135810440 .param/l "VOP_MIN" 1 10 70, C4<00100010>;
P_0x135810480 .param/l "VOP_MOV" 1 10 74, C4<00110011>;
P_0x1358104c0 .param/l "VOP_MUL" 1 10 61, C4<00000011>;
P_0x135810500 .param/l "VOP_RELU" 1 10 63, C4<00010000>;
P_0x135810540 .param/l "VOP_SIGMOID" 1 10 66, C4<00010011>;
P_0x135810580 .param/l "VOP_SILU" 1 10 65, C4<00010010>;
P_0x1358105c0 .param/l "VOP_STORE" 1 10 72, C4<00110001>;
P_0x135810600 .param/l "VOP_SUB" 1 10 60, C4<00000010>;
P_0x135810640 .param/l "VOP_SUM" 1 10 68, C4<00100000>;
P_0x135810680 .param/l "VOP_TANH" 1 10 67, C4<00010100>;
P_0x1358106c0 .param/l "VOP_ZERO" 1 10 75, C4<00110100>;
P_0x135810700 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000011e2920 .functor BUFZ 256, L_0x600000be17c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000011e2840 .functor BUFZ 256, L_0x600000be1900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000011e28b0 .functor BUFZ 1, v0x6000008acf30_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f4070 .functor BUFZ 256, v0x6000008ad9e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000011f40e0 .functor BUFZ 1, v0x6000008adb00_0, C4<0>, C4<0>, C4<0>;
L_0x6000011f4150 .functor BUFZ 1, v0x6000008ad830_0, C4<0>, C4<0>, C4<0>;
v0x6000008ac630_0 .net *"_ivl_48", 255 0, L_0x600000be17c0;  1 drivers
v0x6000008ac6c0_0 .net *"_ivl_50", 6 0, L_0x600000be1860;  1 drivers
L_0x13809a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008ac750_0 .net *"_ivl_53", 1 0, L_0x13809a848;  1 drivers
v0x6000008ac7e0_0 .net *"_ivl_56", 255 0, L_0x600000be1900;  1 drivers
v0x6000008ac870_0 .net *"_ivl_58", 6 0, L_0x600000be19a0;  1 drivers
L_0x13809a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000008ac900_0 .net *"_ivl_61", 1 0, L_0x13809a890;  1 drivers
L_0x13809a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000008ac990_0 .net/2u *"_ivl_64", 2 0, L_0x13809a8d8;  1 drivers
v0x6000008aca20_0 .var "addr_reg", 19 0;
v0x6000008acab0_0 .var "alu_result", 255 0;
v0x6000008acb40_0 .net "clk", 0 0, v0x6000008ab450_0;  alias, 1 drivers
v0x6000008acbd0_0 .net "cmd", 127 0, v0x6000008c8360_0;  alias, 1 drivers
v0x6000008acc60_0 .net "cmd_done", 0 0, L_0x6000011e28b0;  alias, 1 drivers
v0x6000008accf0_0 .net "cmd_ready", 0 0, L_0x600000be1a40;  alias, 1 drivers
v0x6000008acd80_0 .var "cmd_reg", 127 0;
v0x6000008ace10_0 .net "cmd_valid", 0 0, L_0x6000011f88c0;  alias, 1 drivers
v0x6000008acea0_0 .net "count", 15 0, L_0x600000be1720;  1 drivers
v0x6000008acf30_0 .var "done_reg", 0 0;
v0x6000008acfc0_0 .var "elem_count", 15 0;
v0x6000008ad050_0 .net "imm", 15 0, L_0x600000be15e0;  1 drivers
v0x6000008ad0e0_0 .var/i "lane", 31 0;
v0x6000008ad170 .array "lane_a", 15 0;
v0x6000008ad170_0 .net v0x6000008ad170 0, 15 0, L_0x600000be7f20; 1 drivers
v0x6000008ad170_1 .net v0x6000008ad170 1, 15 0, L_0x600000be0000; 1 drivers
v0x6000008ad170_2 .net v0x6000008ad170 2, 15 0, L_0x600000be0140; 1 drivers
v0x6000008ad170_3 .net v0x6000008ad170 3, 15 0, L_0x600000be0280; 1 drivers
v0x6000008ad170_4 .net v0x6000008ad170 4, 15 0, L_0x600000be03c0; 1 drivers
v0x6000008ad170_5 .net v0x6000008ad170 5, 15 0, L_0x600000be0500; 1 drivers
v0x6000008ad170_6 .net v0x6000008ad170 6, 15 0, L_0x600000be0640; 1 drivers
v0x6000008ad170_7 .net v0x6000008ad170 7, 15 0, L_0x600000be0780; 1 drivers
v0x6000008ad170_8 .net v0x6000008ad170 8, 15 0, L_0x600000be08c0; 1 drivers
v0x6000008ad170_9 .net v0x6000008ad170 9, 15 0, L_0x600000be0a00; 1 drivers
v0x6000008ad170_10 .net v0x6000008ad170 10, 15 0, L_0x600000be0be0; 1 drivers
v0x6000008ad170_11 .net v0x6000008ad170 11, 15 0, L_0x600000be0c80; 1 drivers
v0x6000008ad170_12 .net v0x6000008ad170 12, 15 0, L_0x600000be0dc0; 1 drivers
v0x6000008ad170_13 .net v0x6000008ad170 13, 15 0, L_0x600000be0f00; 1 drivers
v0x6000008ad170_14 .net v0x6000008ad170 14, 15 0, L_0x600000be1040; 1 drivers
v0x6000008ad170_15 .net v0x6000008ad170 15, 15 0, L_0x600000be1180; 1 drivers
v0x6000008ad200 .array "lane_b", 15 0;
v0x6000008ad200_0 .net v0x6000008ad200 0, 15 0, L_0x600000bec640; 1 drivers
v0x6000008ad200_1 .net v0x6000008ad200 1, 15 0, L_0x600000be00a0; 1 drivers
v0x6000008ad200_2 .net v0x6000008ad200 2, 15 0, L_0x600000be01e0; 1 drivers
v0x6000008ad200_3 .net v0x6000008ad200 3, 15 0, L_0x600000be0320; 1 drivers
v0x6000008ad200_4 .net v0x6000008ad200 4, 15 0, L_0x600000be0460; 1 drivers
v0x6000008ad200_5 .net v0x6000008ad200 5, 15 0, L_0x600000be05a0; 1 drivers
v0x6000008ad200_6 .net v0x6000008ad200 6, 15 0, L_0x600000be06e0; 1 drivers
v0x6000008ad200_7 .net v0x6000008ad200 7, 15 0, L_0x600000be0820; 1 drivers
v0x6000008ad200_8 .net v0x6000008ad200 8, 15 0, L_0x600000be0960; 1 drivers
v0x6000008ad200_9 .net v0x6000008ad200 9, 15 0, L_0x600000be0b40; 1 drivers
v0x6000008ad200_10 .net v0x6000008ad200 10, 15 0, L_0x600000be0aa0; 1 drivers
v0x6000008ad200_11 .net v0x6000008ad200 11, 15 0, L_0x600000be0d20; 1 drivers
v0x6000008ad200_12 .net v0x6000008ad200 12, 15 0, L_0x600000be0e60; 1 drivers
v0x6000008ad200_13 .net v0x6000008ad200 13, 15 0, L_0x600000be0fa0; 1 drivers
v0x6000008ad200_14 .net v0x6000008ad200 14, 15 0, L_0x600000be10e0; 1 drivers
v0x6000008ad200_15 .net v0x6000008ad200 15, 15 0, L_0x600000be1220; 1 drivers
v0x6000008ad290 .array "lane_result", 15 0, 15 0;
v0x6000008ad320_0 .net "mem_addr", 19 0, L_0x600000be1680;  1 drivers
v0x6000008ad3b0_0 .net "opcode", 7 0, L_0x600000be12c0;  1 drivers
v0x6000008ad440_0 .var "reduce_result", 15 0;
v0x6000008ad4d0 .array "reduce_tree", 79 0, 15 0;
v0x6000008ad560_0 .net "rst_n", 0 0, v0x6000008abde0_0;  alias, 1 drivers
v0x6000008ad5f0_0 .net "sram_addr", 19 0, v0x6000008ad680_0;  alias, 1 drivers
v0x6000008ad680_0 .var "sram_addr_reg", 19 0;
v0x6000008ad710_0 .net "sram_rdata", 255 0, L_0x6000011f4930;  alias, 1 drivers
v0x6000008ad7a0_0 .net "sram_re", 0 0, L_0x6000011f4150;  alias, 1 drivers
v0x6000008ad830_0 .var "sram_re_reg", 0 0;
v0x6000008ad8c0_0 .net "sram_ready", 0 0, L_0x600000be2d00;  alias, 1 drivers
v0x6000008ad950_0 .net "sram_wdata", 255 0, L_0x6000011f4070;  alias, 1 drivers
v0x6000008ad9e0_0 .var "sram_wdata_reg", 255 0;
v0x6000008ada70_0 .net "sram_we", 0 0, L_0x6000011f40e0;  alias, 1 drivers
v0x6000008adb00_0 .var "sram_we_reg", 0 0;
v0x6000008adb90_0 .var/i "stage", 31 0;
v0x6000008adc20_0 .var "state", 2 0;
v0x6000008adcb0_0 .net "subop", 7 0, L_0x600000be1360;  1 drivers
v0x6000008add40_0 .net "vd", 4 0, L_0x600000be1400;  1 drivers
v0x6000008addd0 .array "vrf", 31 0, 255 0;
v0x6000008ade60_0 .net "vs1", 4 0, L_0x600000be14a0;  1 drivers
v0x6000008adef0_0 .net "vs1_data", 255 0, L_0x6000011e2920;  1 drivers
v0x6000008adf80_0 .net "vs2", 4 0, L_0x600000be1540;  1 drivers
v0x6000008ae010_0 .net "vs2_data", 255 0, L_0x6000011e2840;  1 drivers
E_0x600002fb2780/0 .event anyedge, v0x6000008ad170_0, v0x6000008ad170_1, v0x6000008ad170_2, v0x6000008ad170_3;
E_0x600002fb2780/1 .event anyedge, v0x6000008ad170_4, v0x6000008ad170_5, v0x6000008ad170_6, v0x6000008ad170_7;
E_0x600002fb2780/2 .event anyedge, v0x6000008ad170_8, v0x6000008ad170_9, v0x6000008ad170_10, v0x6000008ad170_11;
E_0x600002fb2780/3 .event anyedge, v0x6000008ad170_12, v0x6000008ad170_13, v0x6000008ad170_14, v0x6000008ad170_15;
v0x6000008ad4d0_0 .array/port v0x6000008ad4d0, 0;
v0x6000008ad4d0_1 .array/port v0x6000008ad4d0, 1;
v0x6000008ad4d0_2 .array/port v0x6000008ad4d0, 2;
E_0x600002fb2780/4 .event anyedge, v0x6000008adcb0_0, v0x6000008ad4d0_0, v0x6000008ad4d0_1, v0x6000008ad4d0_2;
v0x6000008ad4d0_3 .array/port v0x6000008ad4d0, 3;
v0x6000008ad4d0_4 .array/port v0x6000008ad4d0, 4;
v0x6000008ad4d0_5 .array/port v0x6000008ad4d0, 5;
v0x6000008ad4d0_6 .array/port v0x6000008ad4d0, 6;
E_0x600002fb2780/5 .event anyedge, v0x6000008ad4d0_3, v0x6000008ad4d0_4, v0x6000008ad4d0_5, v0x6000008ad4d0_6;
v0x6000008ad4d0_7 .array/port v0x6000008ad4d0, 7;
v0x6000008ad4d0_8 .array/port v0x6000008ad4d0, 8;
v0x6000008ad4d0_9 .array/port v0x6000008ad4d0, 9;
v0x6000008ad4d0_10 .array/port v0x6000008ad4d0, 10;
E_0x600002fb2780/6 .event anyedge, v0x6000008ad4d0_7, v0x6000008ad4d0_8, v0x6000008ad4d0_9, v0x6000008ad4d0_10;
v0x6000008ad4d0_11 .array/port v0x6000008ad4d0, 11;
v0x6000008ad4d0_12 .array/port v0x6000008ad4d0, 12;
v0x6000008ad4d0_13 .array/port v0x6000008ad4d0, 13;
v0x6000008ad4d0_14 .array/port v0x6000008ad4d0, 14;
E_0x600002fb2780/7 .event anyedge, v0x6000008ad4d0_11, v0x6000008ad4d0_12, v0x6000008ad4d0_13, v0x6000008ad4d0_14;
v0x6000008ad4d0_15 .array/port v0x6000008ad4d0, 15;
v0x6000008ad4d0_16 .array/port v0x6000008ad4d0, 16;
v0x6000008ad4d0_17 .array/port v0x6000008ad4d0, 17;
v0x6000008ad4d0_18 .array/port v0x6000008ad4d0, 18;
E_0x600002fb2780/8 .event anyedge, v0x6000008ad4d0_15, v0x6000008ad4d0_16, v0x6000008ad4d0_17, v0x6000008ad4d0_18;
v0x6000008ad4d0_19 .array/port v0x6000008ad4d0, 19;
v0x6000008ad4d0_20 .array/port v0x6000008ad4d0, 20;
v0x6000008ad4d0_21 .array/port v0x6000008ad4d0, 21;
v0x6000008ad4d0_22 .array/port v0x6000008ad4d0, 22;
E_0x600002fb2780/9 .event anyedge, v0x6000008ad4d0_19, v0x6000008ad4d0_20, v0x6000008ad4d0_21, v0x6000008ad4d0_22;
v0x6000008ad4d0_23 .array/port v0x6000008ad4d0, 23;
v0x6000008ad4d0_24 .array/port v0x6000008ad4d0, 24;
v0x6000008ad4d0_25 .array/port v0x6000008ad4d0, 25;
v0x6000008ad4d0_26 .array/port v0x6000008ad4d0, 26;
E_0x600002fb2780/10 .event anyedge, v0x6000008ad4d0_23, v0x6000008ad4d0_24, v0x6000008ad4d0_25, v0x6000008ad4d0_26;
v0x6000008ad4d0_27 .array/port v0x6000008ad4d0, 27;
v0x6000008ad4d0_28 .array/port v0x6000008ad4d0, 28;
v0x6000008ad4d0_29 .array/port v0x6000008ad4d0, 29;
v0x6000008ad4d0_30 .array/port v0x6000008ad4d0, 30;
E_0x600002fb2780/11 .event anyedge, v0x6000008ad4d0_27, v0x6000008ad4d0_28, v0x6000008ad4d0_29, v0x6000008ad4d0_30;
v0x6000008ad4d0_31 .array/port v0x6000008ad4d0, 31;
v0x6000008ad4d0_32 .array/port v0x6000008ad4d0, 32;
v0x6000008ad4d0_33 .array/port v0x6000008ad4d0, 33;
v0x6000008ad4d0_34 .array/port v0x6000008ad4d0, 34;
E_0x600002fb2780/12 .event anyedge, v0x6000008ad4d0_31, v0x6000008ad4d0_32, v0x6000008ad4d0_33, v0x6000008ad4d0_34;
v0x6000008ad4d0_35 .array/port v0x6000008ad4d0, 35;
v0x6000008ad4d0_36 .array/port v0x6000008ad4d0, 36;
v0x6000008ad4d0_37 .array/port v0x6000008ad4d0, 37;
v0x6000008ad4d0_38 .array/port v0x6000008ad4d0, 38;
E_0x600002fb2780/13 .event anyedge, v0x6000008ad4d0_35, v0x6000008ad4d0_36, v0x6000008ad4d0_37, v0x6000008ad4d0_38;
v0x6000008ad4d0_39 .array/port v0x6000008ad4d0, 39;
v0x6000008ad4d0_40 .array/port v0x6000008ad4d0, 40;
v0x6000008ad4d0_41 .array/port v0x6000008ad4d0, 41;
v0x6000008ad4d0_42 .array/port v0x6000008ad4d0, 42;
E_0x600002fb2780/14 .event anyedge, v0x6000008ad4d0_39, v0x6000008ad4d0_40, v0x6000008ad4d0_41, v0x6000008ad4d0_42;
v0x6000008ad4d0_43 .array/port v0x6000008ad4d0, 43;
v0x6000008ad4d0_44 .array/port v0x6000008ad4d0, 44;
v0x6000008ad4d0_45 .array/port v0x6000008ad4d0, 45;
v0x6000008ad4d0_46 .array/port v0x6000008ad4d0, 46;
E_0x600002fb2780/15 .event anyedge, v0x6000008ad4d0_43, v0x6000008ad4d0_44, v0x6000008ad4d0_45, v0x6000008ad4d0_46;
v0x6000008ad4d0_47 .array/port v0x6000008ad4d0, 47;
v0x6000008ad4d0_48 .array/port v0x6000008ad4d0, 48;
v0x6000008ad4d0_49 .array/port v0x6000008ad4d0, 49;
v0x6000008ad4d0_50 .array/port v0x6000008ad4d0, 50;
E_0x600002fb2780/16 .event anyedge, v0x6000008ad4d0_47, v0x6000008ad4d0_48, v0x6000008ad4d0_49, v0x6000008ad4d0_50;
v0x6000008ad4d0_51 .array/port v0x6000008ad4d0, 51;
v0x6000008ad4d0_52 .array/port v0x6000008ad4d0, 52;
v0x6000008ad4d0_53 .array/port v0x6000008ad4d0, 53;
v0x6000008ad4d0_54 .array/port v0x6000008ad4d0, 54;
E_0x600002fb2780/17 .event anyedge, v0x6000008ad4d0_51, v0x6000008ad4d0_52, v0x6000008ad4d0_53, v0x6000008ad4d0_54;
v0x6000008ad4d0_55 .array/port v0x6000008ad4d0, 55;
v0x6000008ad4d0_56 .array/port v0x6000008ad4d0, 56;
v0x6000008ad4d0_57 .array/port v0x6000008ad4d0, 57;
v0x6000008ad4d0_58 .array/port v0x6000008ad4d0, 58;
E_0x600002fb2780/18 .event anyedge, v0x6000008ad4d0_55, v0x6000008ad4d0_56, v0x6000008ad4d0_57, v0x6000008ad4d0_58;
v0x6000008ad4d0_59 .array/port v0x6000008ad4d0, 59;
v0x6000008ad4d0_60 .array/port v0x6000008ad4d0, 60;
v0x6000008ad4d0_61 .array/port v0x6000008ad4d0, 61;
v0x6000008ad4d0_62 .array/port v0x6000008ad4d0, 62;
E_0x600002fb2780/19 .event anyedge, v0x6000008ad4d0_59, v0x6000008ad4d0_60, v0x6000008ad4d0_61, v0x6000008ad4d0_62;
v0x6000008ad4d0_63 .array/port v0x6000008ad4d0, 63;
v0x6000008ad4d0_64 .array/port v0x6000008ad4d0, 64;
v0x6000008ad4d0_65 .array/port v0x6000008ad4d0, 65;
v0x6000008ad4d0_66 .array/port v0x6000008ad4d0, 66;
E_0x600002fb2780/20 .event anyedge, v0x6000008ad4d0_63, v0x6000008ad4d0_64, v0x6000008ad4d0_65, v0x6000008ad4d0_66;
v0x6000008ad4d0_67 .array/port v0x6000008ad4d0, 67;
v0x6000008ad4d0_68 .array/port v0x6000008ad4d0, 68;
v0x6000008ad4d0_69 .array/port v0x6000008ad4d0, 69;
v0x6000008ad4d0_70 .array/port v0x6000008ad4d0, 70;
E_0x600002fb2780/21 .event anyedge, v0x6000008ad4d0_67, v0x6000008ad4d0_68, v0x6000008ad4d0_69, v0x6000008ad4d0_70;
v0x6000008ad4d0_71 .array/port v0x6000008ad4d0, 71;
v0x6000008ad4d0_72 .array/port v0x6000008ad4d0, 72;
v0x6000008ad4d0_73 .array/port v0x6000008ad4d0, 73;
v0x6000008ad4d0_74 .array/port v0x6000008ad4d0, 74;
E_0x600002fb2780/22 .event anyedge, v0x6000008ad4d0_71, v0x6000008ad4d0_72, v0x6000008ad4d0_73, v0x6000008ad4d0_74;
v0x6000008ad4d0_75 .array/port v0x6000008ad4d0, 75;
v0x6000008ad4d0_76 .array/port v0x6000008ad4d0, 76;
v0x6000008ad4d0_77 .array/port v0x6000008ad4d0, 77;
v0x6000008ad4d0_78 .array/port v0x6000008ad4d0, 78;
E_0x600002fb2780/23 .event anyedge, v0x6000008ad4d0_75, v0x6000008ad4d0_76, v0x6000008ad4d0_77, v0x6000008ad4d0_78;
v0x6000008ad4d0_79 .array/port v0x6000008ad4d0, 79;
E_0x600002fb2780/24 .event anyedge, v0x6000008ad4d0_79;
E_0x600002fb2780 .event/or E_0x600002fb2780/0, E_0x600002fb2780/1, E_0x600002fb2780/2, E_0x600002fb2780/3, E_0x600002fb2780/4, E_0x600002fb2780/5, E_0x600002fb2780/6, E_0x600002fb2780/7, E_0x600002fb2780/8, E_0x600002fb2780/9, E_0x600002fb2780/10, E_0x600002fb2780/11, E_0x600002fb2780/12, E_0x600002fb2780/13, E_0x600002fb2780/14, E_0x600002fb2780/15, E_0x600002fb2780/16, E_0x600002fb2780/17, E_0x600002fb2780/18, E_0x600002fb2780/19, E_0x600002fb2780/20, E_0x600002fb2780/21, E_0x600002fb2780/22, E_0x600002fb2780/23, E_0x600002fb2780/24;
L_0x600000be7f20 .part L_0x6000011e2920, 0, 16;
L_0x600000bec640 .part L_0x6000011e2840, 0, 16;
L_0x600000be0000 .part L_0x6000011e2920, 16, 16;
L_0x600000be00a0 .part L_0x6000011e2840, 16, 16;
L_0x600000be0140 .part L_0x6000011e2920, 32, 16;
L_0x600000be01e0 .part L_0x6000011e2840, 32, 16;
L_0x600000be0280 .part L_0x6000011e2920, 48, 16;
L_0x600000be0320 .part L_0x6000011e2840, 48, 16;
L_0x600000be03c0 .part L_0x6000011e2920, 64, 16;
L_0x600000be0460 .part L_0x6000011e2840, 64, 16;
L_0x600000be0500 .part L_0x6000011e2920, 80, 16;
L_0x600000be05a0 .part L_0x6000011e2840, 80, 16;
L_0x600000be0640 .part L_0x6000011e2920, 96, 16;
L_0x600000be06e0 .part L_0x6000011e2840, 96, 16;
L_0x600000be0780 .part L_0x6000011e2920, 112, 16;
L_0x600000be0820 .part L_0x6000011e2840, 112, 16;
L_0x600000be08c0 .part L_0x6000011e2920, 128, 16;
L_0x600000be0960 .part L_0x6000011e2840, 128, 16;
L_0x600000be0a00 .part L_0x6000011e2920, 144, 16;
L_0x600000be0b40 .part L_0x6000011e2840, 144, 16;
L_0x600000be0be0 .part L_0x6000011e2920, 160, 16;
L_0x600000be0aa0 .part L_0x6000011e2840, 160, 16;
L_0x600000be0c80 .part L_0x6000011e2920, 176, 16;
L_0x600000be0d20 .part L_0x6000011e2840, 176, 16;
L_0x600000be0dc0 .part L_0x6000011e2920, 192, 16;
L_0x600000be0e60 .part L_0x6000011e2840, 192, 16;
L_0x600000be0f00 .part L_0x6000011e2920, 208, 16;
L_0x600000be0fa0 .part L_0x6000011e2840, 208, 16;
L_0x600000be1040 .part L_0x6000011e2920, 224, 16;
L_0x600000be10e0 .part L_0x6000011e2840, 224, 16;
L_0x600000be1180 .part L_0x6000011e2920, 240, 16;
L_0x600000be1220 .part L_0x6000011e2840, 240, 16;
L_0x600000be12c0 .part v0x6000008c8360_0, 120, 8;
L_0x600000be1360 .part v0x6000008c8360_0, 112, 8;
L_0x600000be1400 .part v0x6000008c8360_0, 112, 5;
L_0x600000be14a0 .part v0x6000008c8360_0, 107, 5;
L_0x600000be1540 .part v0x6000008c8360_0, 102, 5;
L_0x600000be15e0 .part v0x6000008c8360_0, 32, 16;
L_0x600000be1680 .part v0x6000008c8360_0, 76, 20;
L_0x600000be1720 .part v0x6000008c8360_0, 48, 16;
L_0x600000be17c0 .array/port v0x6000008addd0, L_0x600000be1860;
L_0x600000be1860 .concat [ 5 2 0 0], L_0x600000be14a0, L_0x13809a848;
L_0x600000be1900 .array/port v0x6000008addd0, L_0x600000be19a0;
L_0x600000be19a0 .concat [ 5 2 0 0], L_0x600000be1540, L_0x13809a890;
L_0x600000be1a40 .cmp/eq 3, v0x6000008adc20_0, L_0x13809a8d8;
S_0x13569aa20 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb27c0 .param/l "i" 1 10 117, +C4<00>;
v0x6000008ad290_0 .array/port v0x6000008ad290, 0;
v0x6000008ad290_1 .array/port v0x6000008ad290, 1;
v0x6000008ad290_2 .array/port v0x6000008ad290, 2;
v0x6000008ad290_3 .array/port v0x6000008ad290, 3;
E_0x600002fb2840/0 .event anyedge, v0x6000008ad290_0, v0x6000008ad290_1, v0x6000008ad290_2, v0x6000008ad290_3;
v0x6000008ad290_4 .array/port v0x6000008ad290, 4;
v0x6000008ad290_5 .array/port v0x6000008ad290, 5;
v0x6000008ad290_6 .array/port v0x6000008ad290, 6;
v0x6000008ad290_7 .array/port v0x6000008ad290, 7;
E_0x600002fb2840/1 .event anyedge, v0x6000008ad290_4, v0x6000008ad290_5, v0x6000008ad290_6, v0x6000008ad290_7;
v0x6000008ad290_8 .array/port v0x6000008ad290, 8;
v0x6000008ad290_9 .array/port v0x6000008ad290, 9;
v0x6000008ad290_10 .array/port v0x6000008ad290, 10;
v0x6000008ad290_11 .array/port v0x6000008ad290, 11;
E_0x600002fb2840/2 .event anyedge, v0x6000008ad290_8, v0x6000008ad290_9, v0x6000008ad290_10, v0x6000008ad290_11;
v0x6000008ad290_12 .array/port v0x6000008ad290, 12;
v0x6000008ad290_13 .array/port v0x6000008ad290, 13;
v0x6000008ad290_14 .array/port v0x6000008ad290, 14;
v0x6000008ad290_15 .array/port v0x6000008ad290, 15;
E_0x600002fb2840/3 .event anyedge, v0x6000008ad290_12, v0x6000008ad290_13, v0x6000008ad290_14, v0x6000008ad290_15;
E_0x600002fb2840 .event/or E_0x600002fb2840/0, E_0x600002fb2840/1, E_0x600002fb2840/2, E_0x600002fb2840/3;
E_0x600002fb2880/0 .event anyedge, v0x6000008adcb0_0, v0x6000008ad170_0, v0x6000008ad170_1, v0x6000008ad170_2;
E_0x600002fb2880/1 .event anyedge, v0x6000008ad170_3, v0x6000008ad170_4, v0x6000008ad170_5, v0x6000008ad170_6;
E_0x600002fb2880/2 .event anyedge, v0x6000008ad170_7, v0x6000008ad170_8, v0x6000008ad170_9, v0x6000008ad170_10;
E_0x600002fb2880/3 .event anyedge, v0x6000008ad170_11, v0x6000008ad170_12, v0x6000008ad170_13, v0x6000008ad170_14;
E_0x600002fb2880/4 .event anyedge, v0x6000008ad170_15, v0x6000008ad200_0, v0x6000008ad200_1, v0x6000008ad200_2;
E_0x600002fb2880/5 .event anyedge, v0x6000008ad200_3, v0x6000008ad200_4, v0x6000008ad200_5, v0x6000008ad200_6;
E_0x600002fb2880/6 .event anyedge, v0x6000008ad200_7, v0x6000008ad200_8, v0x6000008ad200_9, v0x6000008ad200_10;
E_0x600002fb2880/7 .event anyedge, v0x6000008ad200_11, v0x6000008ad200_12, v0x6000008ad200_13, v0x6000008ad200_14;
E_0x600002fb2880/8 .event anyedge, v0x6000008ad200_15, v0x6000008ad050_0;
E_0x600002fb2880 .event/or E_0x600002fb2880/0, E_0x600002fb2880/1, E_0x600002fb2880/2, E_0x600002fb2880/3, E_0x600002fb2880/4, E_0x600002fb2880/5, E_0x600002fb2880/6, E_0x600002fb2880/7, E_0x600002fb2880/8;
S_0x13569ab90 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb28c0 .param/l "i" 1 10 117, +C4<01>;
S_0x13569ad00 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2940 .param/l "i" 1 10 117, +C4<010>;
S_0x13569ae70 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb29c0 .param/l "i" 1 10 117, +C4<011>;
S_0x13569afe0 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2a80 .param/l "i" 1 10 117, +C4<0100>;
S_0x13569b150 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2b00 .param/l "i" 1 10 117, +C4<0101>;
S_0x13569b2c0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2b80 .param/l "i" 1 10 117, +C4<0110>;
S_0x13569b430 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2c00 .param/l "i" 1 10 117, +C4<0111>;
S_0x13569b5a0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2a40 .param/l "i" 1 10 117, +C4<01000>;
S_0x13569b710 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2cc0 .param/l "i" 1 10 117, +C4<01001>;
S_0x13569b880 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2d40 .param/l "i" 1 10 117, +C4<01010>;
S_0x13569b9f0 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2dc0 .param/l "i" 1 10 117, +C4<01011>;
S_0x13569bb60 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2e40 .param/l "i" 1 10 117, +C4<01100>;
S_0x13569bcd0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2ec0 .param/l "i" 1 10 117, +C4<01101>;
S_0x13569be40 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2f40 .param/l "i" 1 10 117, +C4<01110>;
S_0x13569bfb0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 117, 10 117 0, S_0x13569a5a0;
 .timescale 0 0;
P_0x600002fb2fc0 .param/l "i" 1 10 117, +C4<01111>;
    .scope S_0x135694960;
T_2 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008cfcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008cfba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008cfc30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008cfb10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x6000008cf7b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000008cfba0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x6000008cfba0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000008cfba0_0, 0;
T_2.2 ;
    %load/vec4 v0x6000008c83f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000008cfc30_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x6000008cfc30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000008cfc30_0, 0;
T_2.5 ;
    %load/vec4 v0x6000008ceac0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000008cfb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x6000008cfb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000008cfb10_0, 0;
T_2.8 ;
    %load/vec4 v0x6000008cf960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x6000008cf840_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x6000008cfba0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000008cfba0_0, 0;
T_2.11 ;
    %load/vec4 v0x6000008c85a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x6000008c8480_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x6000008cfc30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000008cfc30_0, 0;
T_2.14 ;
    %load/vec4 v0x6000008cec70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x6000008ceb50_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x6000008cfb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000008cfb10_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x135694960;
T_3 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008cfcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000008cf330_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000008cf4e0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000008cf060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cf210_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000008cf720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cf960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000008c8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008c85a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000008cea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cec70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008ced90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008ceeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008c81b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008ce7f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008ce880_0, 0;
    %fork t_1, S_0x13566a6c0;
    %jmp t_0;
    .scope S_0x13566a6c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008cd560_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x6000008cd560_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x6000008cd560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008cf570, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x6000008cd560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008cf450, 0, 4;
    %load/vec4 v0x6000008cd560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008cd560_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x135694960;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x6000008cf960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x6000008cf840_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cf960_0, 0;
T_3.4 ;
    %load/vec4 v0x6000008c85a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x6000008c8480_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008c85a0_0, 0;
T_3.7 ;
    %load/vec4 v0x6000008cec70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x6000008ceb50_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cec70_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008ced90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cf210_0, 0;
    %load/vec4 v0x6000008cfe70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x6000008cfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x6000008cfde0_0;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000008cf4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008ceeb0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x6000008cfa80_0;
    %assign/vec4 v0x6000008cf060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008cf210_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x6000008cf2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x6000008cf0f0_0;
    %assign/vec4 v0x6000008cf330_0, 0;
    %load/vec4 v0x6000008cf0f0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x6000008ce7f0_0, 0;
    %load/vec4 v0x6000008cf0f0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x6000008ce880_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x6000008ce7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008ceeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x6000008cf4e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000008cf4e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008cf570, 0, 4;
    %load/vec4 v0x6000008cf330_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000008cf4e0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008cf450, 0, 4;
    %load/vec4 v0x6000008cf4e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000008cf4e0_0, 0;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008ceeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x6000008cf4e0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x6000008cf4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000008cf450, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x6000008cf4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000008cf450, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000008cf4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008cf450, 0, 4;
    %load/vec4 v0x6000008cf4e0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x6000008cf570, 4;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x6000008cf4e0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000008cf4e0_0, 0;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008ceeb0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008c81b0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x6000008ce640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008ced90_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x6000008ce640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x6000008ce7f0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x6000008cf330_0;
    %assign/vec4 v0x6000008cf720_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008cf960_0, 0;
    %load/vec4 v0x6000008cf840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x6000008cf330_0;
    %assign/vec4 v0x6000008c8360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008c85a0_0, 0;
    %load/vec4 v0x6000008c8480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x6000008cf330_0;
    %assign/vec4 v0x6000008cea30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008cec70_0, 0;
    %load/vec4 v0x6000008ceb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x6000008ce880_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x6000008cf600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x6000008c8240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x6000008ce910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x6000008ce640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x6000008c8000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008c81b0_0, 0;
    %load/vec4 v0x6000008cfa80_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x6000008cfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x6000008cfde0_0;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000008cf4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008ced90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x6000008cfd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008ceeb0_0, 0;
    %load/vec4 v0x6000008cfde0_0;
    %assign/vec4 v0x6000008cfa80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000008cf4e0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cfe70_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x135675ba0;
T_4 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c8990_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x6000008d0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d0900, 4;
    %assign/vec4 v0x6000008c8990_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x135670f00;
T_5 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008c8bd0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x6000008c8bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000008c8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8b40, 0, 4;
    %load/vec4 v0x6000008c8bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c8bd0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c8c60_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x6000008d0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d0900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8b40, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000008c8bd0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x6000008c8bd0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x6000008c8bd0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008c8b40, 4;
    %ix/getv/s 3, v0x6000008c8bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8b40, 0, 4;
    %load/vec4 v0x6000008c8bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c8bd0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008c8b40, 4;
    %assign/vec4 v0x6000008c8c60_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13566c260;
T_6 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008c8ea0_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x6000008c8ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000008c8ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8e10, 0, 4;
    %load/vec4 v0x6000008c8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c8ea0_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c8f30_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x6000008d0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d0900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8e10, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000008c8ea0_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x6000008c8ea0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x6000008c8ea0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008c8e10, 4;
    %ix/getv/s 3, v0x6000008c8ea0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8e10, 0, 4;
    %load/vec4 v0x6000008c8ea0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c8ea0_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008c8e10, 4;
    %assign/vec4 v0x6000008c8f30_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x135620ad0;
T_7 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008c9170_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x6000008c9170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x6000008c9170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c90e0, 0, 4;
    %load/vec4 v0x6000008c9170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c9170_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c9200_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x6000008d0870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d0900, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c90e0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000008c9170_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x6000008c9170_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x6000008c9170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008c90e0, 4;
    %ix/getv/s 3, v0x6000008c9170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c90e0, 0, 4;
    %load/vec4 v0x6000008c9170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c9170_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008c90e0, 4;
    %assign/vec4 v0x6000008c9200_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x135619e40;
T_8 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008c9cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c9e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c97a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c9710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008c9c20_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x6000008c99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x6000008c9dd0_0;
    %assign/vec4 v0x6000008c9e60_0, 0;
T_8.2 ;
    %load/vec4 v0x6000008c9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x6000008c9680_0;
    %assign/vec4 v0x6000008c97a0_0, 0;
    %load/vec4 v0x6000008c97a0_0;
    %assign/vec4 v0x6000008c9710_0, 0;
    %load/vec4 v0x6000008c9830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x6000008c9b00_0;
    %assign/vec4 v0x6000008c9c20_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x6000008c9b90_0;
    %load/vec4 v0x6000008c9b00_0;
    %add;
    %assign/vec4 v0x6000008c9c20_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x13561c2a0;
T_9 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008cb210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008cb3c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008cad00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008cac70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008cb180_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x6000008caf40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x6000008cb330_0;
    %assign/vec4 v0x6000008cb3c0_0, 0;
T_9.2 ;
    %load/vec4 v0x6000008caeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x6000008cabe0_0;
    %assign/vec4 v0x6000008cad00_0, 0;
    %load/vec4 v0x6000008cad00_0;
    %assign/vec4 v0x6000008cac70_0, 0;
    %load/vec4 v0x6000008cad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x6000008cb060_0;
    %assign/vec4 v0x6000008cb180_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x6000008cb0f0_0;
    %load/vec4 v0x6000008cb060_0;
    %add;
    %assign/vec4 v0x6000008cb180_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x13560ff40;
T_10 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008c47e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c4990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c42d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c4240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008c4750_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x6000008c4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x6000008c4900_0;
    %assign/vec4 v0x6000008c4990_0, 0;
T_10.2 ;
    %load/vec4 v0x6000008c4480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x6000008c41b0_0;
    %assign/vec4 v0x6000008c42d0_0, 0;
    %load/vec4 v0x6000008c42d0_0;
    %assign/vec4 v0x6000008c4240_0, 0;
    %load/vec4 v0x6000008c4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x6000008c4630_0;
    %assign/vec4 v0x6000008c4750_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x6000008c46c0_0;
    %load/vec4 v0x6000008c4630_0;
    %add;
    %assign/vec4 v0x6000008c4750_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x135604b10;
T_11 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008c5d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c5ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c5830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c57a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008c5cb0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x6000008c5a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x6000008c5e60_0;
    %assign/vec4 v0x6000008c5ef0_0, 0;
T_11.2 ;
    %load/vec4 v0x6000008c59e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x6000008c5710_0;
    %assign/vec4 v0x6000008c5830_0, 0;
    %load/vec4 v0x6000008c5830_0;
    %assign/vec4 v0x6000008c57a0_0, 0;
    %load/vec4 v0x6000008c58c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x6000008c5b90_0;
    %assign/vec4 v0x6000008c5cb0_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x6000008c5c20_0;
    %load/vec4 v0x6000008c5b90_0;
    %add;
    %assign/vec4 v0x6000008c5cb0_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x135615e90;
T_12 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008c72a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c7450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c6d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c6d00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008c7210_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x6000008c6fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x6000008c73c0_0;
    %assign/vec4 v0x6000008c7450_0, 0;
T_12.2 ;
    %load/vec4 v0x6000008c6f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x6000008c6c70_0;
    %assign/vec4 v0x6000008c6d90_0, 0;
    %load/vec4 v0x6000008c6d90_0;
    %assign/vec4 v0x6000008c6d00_0, 0;
    %load/vec4 v0x6000008c6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x6000008c70f0_0;
    %assign/vec4 v0x6000008c7210_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x6000008c7180_0;
    %load/vec4 v0x6000008c70f0_0;
    %add;
    %assign/vec4 v0x6000008c7210_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x135696d40;
T_13 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008c0870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c0a20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c0360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c02d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008c07e0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x6000008c05a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x6000008c0990_0;
    %assign/vec4 v0x6000008c0a20_0, 0;
T_13.2 ;
    %load/vec4 v0x6000008c0510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x6000008c0240_0;
    %assign/vec4 v0x6000008c0360_0, 0;
    %load/vec4 v0x6000008c0360_0;
    %assign/vec4 v0x6000008c02d0_0, 0;
    %load/vec4 v0x6000008c03f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x6000008c06c0_0;
    %assign/vec4 v0x6000008c07e0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x6000008c0750_0;
    %load/vec4 v0x6000008c06c0_0;
    %add;
    %assign/vec4 v0x6000008c07e0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x135691380;
T_14 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008c1dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c1f80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c18c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c1830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008c1d40_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x6000008c1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x6000008c1ef0_0;
    %assign/vec4 v0x6000008c1f80_0, 0;
T_14.2 ;
    %load/vec4 v0x6000008c1a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x6000008c17a0_0;
    %assign/vec4 v0x6000008c18c0_0, 0;
    %load/vec4 v0x6000008c18c0_0;
    %assign/vec4 v0x6000008c1830_0, 0;
    %load/vec4 v0x6000008c1950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x6000008c1c20_0;
    %assign/vec4 v0x6000008c1d40_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x6000008c1cb0_0;
    %load/vec4 v0x6000008c1c20_0;
    %add;
    %assign/vec4 v0x6000008c1d40_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x13568ed30;
T_15 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008c3330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c34e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c2e20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008c2d90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008c32a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x6000008c3060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x6000008c3450_0;
    %assign/vec4 v0x6000008c34e0_0, 0;
T_15.2 ;
    %load/vec4 v0x6000008c2fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x6000008c2d00_0;
    %assign/vec4 v0x6000008c2e20_0, 0;
    %load/vec4 v0x6000008c2e20_0;
    %assign/vec4 v0x6000008c2d90_0, 0;
    %load/vec4 v0x6000008c2eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x6000008c3180_0;
    %assign/vec4 v0x6000008c32a0_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x6000008c3210_0;
    %load/vec4 v0x6000008c3180_0;
    %add;
    %assign/vec4 v0x6000008c32a0_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x135689f20;
T_16 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008dc900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008dcab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008dc3f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008dc360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008dc870_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x6000008dc630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000008dca20_0;
    %assign/vec4 v0x6000008dcab0_0, 0;
T_16.2 ;
    %load/vec4 v0x6000008dc5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x6000008dc2d0_0;
    %assign/vec4 v0x6000008dc3f0_0, 0;
    %load/vec4 v0x6000008dc3f0_0;
    %assign/vec4 v0x6000008dc360_0, 0;
    %load/vec4 v0x6000008dc480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000008dc750_0;
    %assign/vec4 v0x6000008dc870_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x6000008dc7e0_0;
    %load/vec4 v0x6000008dc750_0;
    %add;
    %assign/vec4 v0x6000008dc870_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1356878d0;
T_17 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008dde60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008de010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008dd950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008dd8c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008dddd0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x6000008ddb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x6000008ddf80_0;
    %assign/vec4 v0x6000008de010_0, 0;
T_17.2 ;
    %load/vec4 v0x6000008ddb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000008dd830_0;
    %assign/vec4 v0x6000008dd950_0, 0;
    %load/vec4 v0x6000008dd950_0;
    %assign/vec4 v0x6000008dd8c0_0, 0;
    %load/vec4 v0x6000008dd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x6000008ddcb0_0;
    %assign/vec4 v0x6000008dddd0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000008ddd40_0;
    %load/vec4 v0x6000008ddcb0_0;
    %add;
    %assign/vec4 v0x6000008dddd0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x135685280;
T_18 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008df3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008df570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008deeb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008dee20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008df330_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x6000008df0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x6000008df4e0_0;
    %assign/vec4 v0x6000008df570_0, 0;
T_18.2 ;
    %load/vec4 v0x6000008df060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x6000008ded90_0;
    %assign/vec4 v0x6000008deeb0_0, 0;
    %load/vec4 v0x6000008deeb0_0;
    %assign/vec4 v0x6000008dee20_0, 0;
    %load/vec4 v0x6000008def40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x6000008df210_0;
    %assign/vec4 v0x6000008df330_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x6000008df2a0_0;
    %load/vec4 v0x6000008df210_0;
    %add;
    %assign/vec4 v0x6000008df330_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x135682c30;
T_19 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d8990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d8b40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d8480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d83f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008d8900_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x6000008d86c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x6000008d8ab0_0;
    %assign/vec4 v0x6000008d8b40_0, 0;
T_19.2 ;
    %load/vec4 v0x6000008d8630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x6000008d8360_0;
    %assign/vec4 v0x6000008d8480_0, 0;
    %load/vec4 v0x6000008d8480_0;
    %assign/vec4 v0x6000008d83f0_0, 0;
    %load/vec4 v0x6000008d8510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x6000008d87e0_0;
    %assign/vec4 v0x6000008d8900_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x6000008d8870_0;
    %load/vec4 v0x6000008d87e0_0;
    %add;
    %assign/vec4 v0x6000008d8900_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x135680750;
T_20 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d9ef0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008da0a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d99e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d9950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008d9e60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000008d9c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000008da010_0;
    %assign/vec4 v0x6000008da0a0_0, 0;
T_20.2 ;
    %load/vec4 v0x6000008d9b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x6000008d98c0_0;
    %assign/vec4 v0x6000008d99e0_0, 0;
    %load/vec4 v0x6000008d99e0_0;
    %assign/vec4 v0x6000008d9950_0, 0;
    %load/vec4 v0x6000008d9a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000008d9d40_0;
    %assign/vec4 v0x6000008d9e60_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x6000008d9dd0_0;
    %load/vec4 v0x6000008d9d40_0;
    %add;
    %assign/vec4 v0x6000008d9e60_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x13567e100;
T_21 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008db450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008db600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008daf40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008daeb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008db3c0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x6000008db180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x6000008db570_0;
    %assign/vec4 v0x6000008db600_0, 0;
T_21.2 ;
    %load/vec4 v0x6000008db0f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000008dae20_0;
    %assign/vec4 v0x6000008daf40_0, 0;
    %load/vec4 v0x6000008daf40_0;
    %assign/vec4 v0x6000008daeb0_0, 0;
    %load/vec4 v0x6000008dafd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x6000008db2a0_0;
    %assign/vec4 v0x6000008db3c0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x6000008db330_0;
    %load/vec4 v0x6000008db2a0_0;
    %add;
    %assign/vec4 v0x6000008db3c0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x13567bab0;
T_22 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d4a20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d4bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d4510_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d4480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008d4990_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000008d4750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000008d4b40_0;
    %assign/vec4 v0x6000008d4bd0_0, 0;
T_22.2 ;
    %load/vec4 v0x6000008d46c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x6000008d43f0_0;
    %assign/vec4 v0x6000008d4510_0, 0;
    %load/vec4 v0x6000008d4510_0;
    %assign/vec4 v0x6000008d4480_0, 0;
    %load/vec4 v0x6000008d45a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x6000008d4870_0;
    %assign/vec4 v0x6000008d4990_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x6000008d4900_0;
    %load/vec4 v0x6000008d4870_0;
    %add;
    %assign/vec4 v0x6000008d4990_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x1356747c0;
T_23 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d5f80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d6130_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d5a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008d59e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008d5ef0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x6000008d5cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x6000008d60a0_0;
    %assign/vec4 v0x6000008d6130_0, 0;
T_23.2 ;
    %load/vec4 v0x6000008d5c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x6000008d5950_0;
    %assign/vec4 v0x6000008d5a70_0, 0;
    %load/vec4 v0x6000008d5a70_0;
    %assign/vec4 v0x6000008d59e0_0, 0;
    %load/vec4 v0x6000008d5b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x6000008d5dd0_0;
    %assign/vec4 v0x6000008d5ef0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x6000008d5e60_0;
    %load/vec4 v0x6000008d5dd0_0;
    %add;
    %assign/vec4 v0x6000008d5ef0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x135688e20;
T_24 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008c86c0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x6000008c86c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000008c86c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8630, 0, 4;
    %load/vec4 v0x6000008c86c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c86c0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x6000008d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d0510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000008c86c0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x6000008c86c0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x6000008c86c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008c8630, 4;
    %ix/getv/s 3, v0x6000008c86c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8630, 0, 4;
    %load/vec4 v0x6000008c86c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c86c0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x135684180;
T_25 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008c87e0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x6000008c87e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000008c87e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8750, 0, 4;
    %load/vec4 v0x6000008c87e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c87e0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x6000008d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d0510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000008c87e0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x6000008c87e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x6000008c87e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008c8750, 4;
    %ix/getv/s 3, v0x6000008c87e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8750, 0, 4;
    %load/vec4 v0x6000008c87e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c87e0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x13567f4e0;
T_26 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008c8900_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x6000008c8900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x6000008c8900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8870, 0, 4;
    %load/vec4 v0x6000008c8900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c8900_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x6000008d0480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d0510, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8870, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000008c8900_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x6000008c8900_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x6000008c8900_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008c8870, 4;
    %ix/getv/s 3, v0x6000008c8900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008c8870, 0, 4;
    %load/vec4 v0x6000008c8900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008c8900_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x13566a280;
T_27 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008d07e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000008d0ab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000008d01b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x6000008d0b40_0;
    %assign/vec4 v0x6000008d0ab0_0, 0;
    %load/vec4 v0x6000008d0240_0;
    %assign/vec4 v0x6000008d01b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x13566a280;
T_28 ;
    %wait E_0x600002fb7600;
    %load/vec4 v0x6000008d0ab0_0;
    %store/vec4 v0x6000008d0b40_0, 0, 3;
    %load/vec4 v0x6000008d01b0_0;
    %store/vec4 v0x6000008d0240_0, 0, 16;
    %load/vec4 v0x6000008d0ab0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x6000008d0a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x6000008d0cf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x6000008d0b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000008d0240_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x6000008d0cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x6000008d0b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000008d0240_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x6000008d01b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000008d0240_0, 0, 16;
    %load/vec4 v0x6000008d0000_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000008d01b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x6000008d0b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000008d0240_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x6000008d01b0_0;
    %addi 1, 0, 16;
    %store/vec4 v0x6000008d0240_0, 0, 16;
    %load/vec4 v0x6000008d03f0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x6000008d01b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x6000008d0b40_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000008d0240_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x6000008d0b40_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x13569aa20;
T_29 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x13569aa20;
T_30 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x13569ab90;
T_31 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x13569ab90;
T_32 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x13569ad00;
T_33 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x13569ad00;
T_34 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x13569ae70;
T_35 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x13569ae70;
T_36 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x13569afe0;
T_37 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x13569afe0;
T_38 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x13569b150;
T_39 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x13569b150;
T_40 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x13569b2c0;
T_41 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x13569b2c0;
T_42 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x13569b430;
T_43 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x13569b430;
T_44 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x13569b5a0;
T_45 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x13569b5a0;
T_46 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x13569b710;
T_47 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x13569b710;
T_48 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x13569b880;
T_49 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x13569b880;
T_50 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x13569b9f0;
T_51 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x13569b9f0;
T_52 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x13569bb60;
T_53 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x13569bb60;
T_54 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x13569bcd0;
T_55 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x13569bcd0;
T_56 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x13569be40;
T_57 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x13569be40;
T_58 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x13569bfb0;
T_59 ;
    %wait E_0x600002fb2880;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x6000008ad050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008ad290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x13569bfb0;
T_60 ;
    %wait E_0x600002fb2840;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x6000008acab0_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x13569a5a0;
T_61 ;
    %wait E_0x600002fb2780;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008ad0e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x6000008ad0e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x6000008ad0e0_0;
    %load/vec4a v0x6000008ad170, 4;
    %ix/getv/s 4, v0x6000008ad0e0_0;
    %store/vec4a v0x6000008ad4d0, 4, 0;
    %load/vec4 v0x6000008ad0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008ad0e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x6000008adb90_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x6000008adb90_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008ad0e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x6000008ad0e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x6000008adb90_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %load/vec4 v0x6000008adb90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000008ad4d0, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %add;
    %load/vec4 v0x6000008adb90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000008ad4d0, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x6000008adb90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000008ad4d0, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x6000008adb90_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x6000008ad4d0, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x6000008adb90_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000008ad0e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x6000008ad4d0, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000008ad0e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008ad0e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x6000008adb90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008adb90_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008ad4d0, 4;
    %store/vec4 v0x6000008ad440_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x13569a5a0;
T_62 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008ad560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000008acd80_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000008acfc0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000008aca20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008adb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008ad830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008acf30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008adb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008ad830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008acf30_0, 0;
    %load/vec4 v0x6000008adc20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %jmp T_62.9;
T_62.2 ;
    %load/vec4 v0x6000008ace10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.10, 8;
    %load/vec4 v0x6000008acbd0_0;
    %assign/vec4 v0x6000008acd80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
T_62.10 ;
    %jmp T_62.9;
T_62.3 ;
    %load/vec4 v0x6000008acea0_0;
    %assign/vec4 v0x6000008acfc0_0, 0;
    %load/vec4 v0x6000008ad320_0;
    %assign/vec4 v0x6000008aca20_0, 0;
    %load/vec4 v0x6000008adcb0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.12, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %jmp T_62.18;
T_62.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008ad830_0, 0;
    %load/vec4 v0x6000008ad320_0;
    %assign/vec4 v0x6000008ad680_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %jmp T_62.18;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008adb00_0, 0;
    %load/vec4 v0x6000008ad320_0;
    %assign/vec4 v0x6000008ad680_0, 0;
    %load/vec4 v0x6000008adef0_0;
    %assign/vec4 v0x6000008ad9e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %jmp T_62.18;
T_62.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %jmp T_62.18;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %jmp T_62.18;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %jmp T_62.18;
T_62.18 ;
    %pop/vec4 1;
    %jmp T_62.9;
T_62.4 ;
    %load/vec4 v0x6000008acab0_0;
    %load/vec4 v0x6000008add40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008addd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %jmp T_62.9;
T_62.5 ;
    %load/vec4 v0x6000008ad8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.19, 8;
    %load/vec4 v0x6000008adcb0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.21, 4;
    %load/vec4 v0x6000008ad710_0;
    %load/vec4 v0x6000008add40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008addd0, 0, 4;
T_62.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
T_62.19 ;
    %jmp T_62.9;
T_62.6 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x6000008ad440_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000008add40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008addd0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %jmp T_62.9;
T_62.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008acf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000008adc20_0, 0;
    %jmp T_62.9;
T_62.9 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x13566ab00;
T_63 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008ccd80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000008cc630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000008cccf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000008cc750_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000008ccb40_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000008ccc60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008cc1b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008cc240_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000008ccea0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000008cd200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cd320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cd050_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000008f3690_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x6000008f32a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008f37b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008f33c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008f3960_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008f3570_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000008f3f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008f4750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cc120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008f3d50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cc990_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cd320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cd050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cc990_0, 0;
    %load/vec4 v0x6000008cd440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.14;
T_63.2 ;
    %load/vec4 v0x6000008cc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.15, 8;
    %load/vec4 v0x6000008cc480_0;
    %assign/vec4 v0x6000008cc630_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
T_63.15 ;
    %jmp T_63.14;
T_63.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000008cccf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000008cc750_0, 0;
    %load/vec4 v0x6000008ccab0_0;
    %assign/vec4 v0x6000008ccb40_0, 0;
    %load/vec4 v0x6000008ccbd0_0;
    %assign/vec4 v0x6000008ccc60_0, 0;
    %load/vec4 v0x6000008cc2d0_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_63.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_63.18, 8;
T_63.17 ; End of true expr.
    %load/vec4 v0x6000008cc2d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_63.18, 8;
 ; End of false expr.
    %blend;
T_63.18;
    %pad/u 8;
    %assign/vec4 v0x6000008cc240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008cc1b0_0, 0;
    %load/vec4 v0x6000008cd4d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.22;
T_63.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.22;
T_63.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.22;
T_63.22 ;
    %pop/vec4 1;
    %jmp T_63.14;
T_63.4 ;
    %load/vec4 v0x6000008ccb40_0;
    %assign/vec4 v0x6000008f32a0_0, 0;
    %load/vec4 v0x6000008cc240_0;
    %assign/vec4 v0x6000008f33c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008f3570_0, 0;
    %load/vec4 v0x6000008f3450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.25, 9;
    %load/vec4 v0x6000008f3570_0;
    %and;
T_63.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008f3570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008f3d50_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
T_63.23 ;
    %jmp T_63.14;
T_63.5 ;
    %load/vec4 v0x6000008f3de0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.28, 9;
    %load/vec4 v0x6000008f3d50_0;
    %and;
T_63.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.26, 8;
    %load/vec4 v0x6000008f3ba0_0;
    %assign/vec4 v0x6000008cc7e0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
T_63.26 ;
    %jmp T_63.14;
T_63.6 ;
    %load/vec4 v0x6000008ccc60_0;
    %assign/vec4 v0x6000008ccea0_0, 0;
    %load/vec4 v0x6000008cc7e0_0;
    %assign/vec4 v0x6000008cd200_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008cd320_0, 0;
    %load/vec4 v0x6000008cd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.29, 8;
    %load/vec4 v0x6000008ccc60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000008ccc60_0, 0;
    %load/vec4 v0x6000008cc750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000008cc750_0, 0;
    %load/vec4 v0x6000008cc1b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000008cc1b0_0, 0;
    %load/vec4 v0x6000008cc240_0;
    %load/vec4 v0x6000008cc1b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008f3d50_0, 0;
    %load/vec4 v0x6000008cc2d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000008cc750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.34;
T_63.33 ;
    %load/vec4 v0x6000008ccb40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000008ccb40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008cc1b0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
T_63.34 ;
    %jmp T_63.32;
T_63.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
T_63.32 ;
T_63.29 ;
    %jmp T_63.14;
T_63.7 ;
    %load/vec4 v0x6000008ccc60_0;
    %assign/vec4 v0x6000008ccea0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008cd050_0, 0;
    %load/vec4 v0x6000008cd0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.35, 8;
    %load/vec4 v0x6000008ccf30_0;
    %assign/vec4 v0x6000008cc7e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
T_63.35 ;
    %jmp T_63.14;
T_63.8 ;
    %load/vec4 v0x6000008ccb40_0;
    %assign/vec4 v0x6000008f3690_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000008f37b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008f3960_0, 0;
    %load/vec4 v0x6000008f3840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x6000008f3960_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008f3960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
T_63.37 ;
    %jmp T_63.14;
T_63.9 ;
    %load/vec4 v0x6000008cc7e0_0;
    %assign/vec4 v0x6000008f3f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008f4750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008cc120_0, 0;
    %load/vec4 v0x6000008cc000_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.42, 9;
    %load/vec4 v0x6000008cc120_0;
    %and;
T_63.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008cc120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008f4750_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
T_63.40 ;
    %jmp T_63.14;
T_63.10 ;
    %load/vec4 v0x6000008f3b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.43, 8;
    %load/vec4 v0x6000008ccb40_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x6000008ccb40_0, 0;
    %load/vec4 v0x6000008ccc60_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x6000008ccc60_0, 0;
    %load/vec4 v0x6000008cc750_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000008cc750_0, 0;
    %load/vec4 v0x6000008cc2d0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000008cc750_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.46;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
T_63.46 ;
T_63.43 ;
    %jmp T_63.14;
T_63.11 ;
    %load/vec4 v0x6000008cccf0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000008cccf0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000008cc750_0, 0;
    %load/vec4 v0x6000008cc360_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000008cccf0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.48;
T_63.47 ;
    %load/vec4 v0x6000008ccab0_0;
    %load/vec4 v0x6000008cccf0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x6000008cd3b0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x6000008ccb40_0, 0;
    %load/vec4 v0x6000008ccbd0_0;
    %load/vec4 v0x6000008cccf0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x6000008cca20_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x6000008ccc60_0, 0;
    %load/vec4 v0x6000008cd4d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.52;
T_63.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.52;
T_63.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.52;
T_63.52 ;
    %pop/vec4 1;
T_63.48 ;
    %jmp T_63.14;
T_63.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008cc990_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x6000008cd440_0, 0;
    %jmp T_63.14;
T_63.14 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x135669a60;
T_64 ;
    %wait E_0x600002fb1b80;
    %load/vec4 v0x6000008d1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x6000008d1170_0;
    %load/vec4 v0x6000008d0e10_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008d0fc0, 0, 4;
T_64.0 ;
    %load/vec4 v0x6000008d10e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x6000008d0e10_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000008d0fc0, 4;
    %assign/vec4 v0x6000008d1050_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x135669a60;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008d0f30_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x6000008d0f30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000008d0f30_0;
    %store/vec4a v0x6000008d0fc0, 4, 0;
    %load/vec4 v0x6000008d0f30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008d0f30_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x135669d40;
T_66 ;
    %wait E_0x600002fb1b80;
    %load/vec4 v0x6000008d1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x6000008d1680_0;
    %load/vec4 v0x6000008d1320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008d14d0, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000008d15f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000008d1320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000008d14d0, 4;
    %assign/vec4 v0x6000008d1560_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x135669d40;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008d1440_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000008d1440_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000008d1440_0;
    %store/vec4a v0x6000008d14d0, 4, 0;
    %load/vec4 v0x6000008d1440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008d1440_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x13569fec0;
T_68 ;
    %wait E_0x600002fb1b80;
    %load/vec4 v0x6000008d1c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x6000008d1b90_0;
    %load/vec4 v0x6000008d1830_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008d19e0, 0, 4;
T_68.0 ;
    %load/vec4 v0x6000008d1b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000008d1830_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000008d19e0, 4;
    %assign/vec4 v0x6000008d1a70_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x13569fec0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008d1950_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x6000008d1950_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000008d1950_0;
    %store/vec4a v0x6000008d19e0, 4, 0;
    %load/vec4 v0x6000008d1950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008d1950_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x135699f50;
T_70 ;
    %wait E_0x600002fb1b80;
    %load/vec4 v0x6000008d2130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x6000008d20a0_0;
    %load/vec4 v0x6000008d1d40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008d1ef0, 0, 4;
T_70.0 ;
    %load/vec4 v0x6000008d2010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x6000008d1d40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000008d1ef0, 4;
    %assign/vec4 v0x6000008d1f80_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x135699f50;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008d1e60_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x6000008d1e60_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000008d1e60_0;
    %store/vec4a v0x6000008d1ef0, 4, 0;
    %load/vec4 v0x6000008d1e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008d1e60_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x1356997c0;
T_72 ;
    %wait E_0x600002fb1a40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008d2400_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x6000008d2400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x6000008d3a80_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x6000008d27f0_0;
    %pad/u 32;
    %load/vec4 v0x6000008d2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d3d50_0, 4, 1;
    %load/vec4 v0x6000008d3570_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x6000008d2640_0;
    %pad/u 32;
    %load/vec4 v0x6000008d2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d3c30_0, 4, 1;
    %load/vec4 v0x6000008d3840_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x6000008d2760_0;
    %pad/u 32;
    %load/vec4 v0x6000008d2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d3cc0_0, 4, 1;
    %load/vec4 v0x6000008ac2d0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x6000008ac120_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x6000008d2a30_0;
    %pad/u 32;
    %load/vec4 v0x6000008d2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d3de0_0, 4, 1;
    %load/vec4 v0x6000008d3060_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x6000008d2eb0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x6000008d2520_0;
    %pad/u 32;
    %load/vec4 v0x6000008d2400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d3ba0_0, 4, 1;
    %load/vec4 v0x6000008d2400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008d2400_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x1356997c0;
T_73 ;
    %wait E_0x600002fb1a00;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008d2400_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x6000008d2400_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x6000008d3d50_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d32a0_0, 4, 1;
    %load/vec4 v0x6000008d3c30_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x6000008d3d50_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d3180_0, 4, 1;
    %load/vec4 v0x6000008d3cc0_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x6000008d3d50_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x6000008d3c30_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d3210_0, 4, 1;
    %load/vec4 v0x6000008d3de0_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x6000008d3d50_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x6000008d3c30_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x6000008d3cc0_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d3330_0, 4, 1;
    %load/vec4 v0x6000008d3ba0_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x6000008d3d50_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x6000008d3c30_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x6000008d3cc0_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x6000008d3de0_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d30f0_0, 4, 1;
    %load/vec4 v0x6000008d32a0_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x6000008ac510_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d2be0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d29a0_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x6000008d3180_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x6000008ac3f0_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d2be0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d29a0_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x6000008d3210_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x6000008ac480_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2490, 4, 0;
    %load/vec4 v0x6000008d37b0_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2b50, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d2be0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d29a0_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x6000008d3330_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x6000008ac5a0_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2490, 4, 0;
    %load/vec4 v0x6000008ac240_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2b50, 4, 0;
    %load/vec4 v0x6000008ac2d0_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d2be0_0, 4, 1;
    %load/vec4 v0x6000008ac120_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d29a0_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x6000008d30f0_0;
    %load/vec4 v0x6000008d2400_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x6000008ac360_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2490, 4, 0;
    %load/vec4 v0x6000008d2fd0_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2b50, 4, 0;
    %load/vec4 v0x6000008d3060_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d2be0_0, 4, 1;
    %load/vec4 v0x6000008d2eb0_0;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d29a0_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2490, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4a v0x6000008d2b50, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d2be0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000008d2400_0;
    %store/vec4 v0x6000008d29a0_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x6000008d2400_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008d2400_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x1356997c0;
T_74 ;
    %wait E_0x600002fb1b80;
    %load/vec4 v0x6000008d27f0_0;
    %assign/vec4 v0x6000008d2880_0, 0;
    %load/vec4 v0x6000008d2640_0;
    %assign/vec4 v0x6000008d26d0_0, 0;
    %load/vec4 v0x6000008d2a30_0;
    %assign/vec4 v0x6000008d2ac0_0, 0;
    %load/vec4 v0x6000008d2520_0;
    %assign/vec4 v0x6000008d25b0_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x1356997c0;
T_75 ;
    %wait E_0x600002fb1980;
    %load/vec4 v0x6000008d2880_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000008d2910, 4;
    %store/vec4 v0x6000008d39f0_0, 0, 256;
    %load/vec4 v0x6000008d26d0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000008d2910, 4;
    %store/vec4 v0x6000008d34e0_0, 0, 256;
    %load/vec4 v0x6000008d2ac0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000008d2910, 4;
    %store/vec4 v0x6000008ac090_0, 0, 256;
    %load/vec4 v0x6000008d25b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x6000008d2910, 4;
    %store/vec4 v0x6000008d2e20_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x1356a7640;
T_76 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008a9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000008a8090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008a8120_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x6000008a83f0_0;
    %assign/vec4 v0x6000008a8120_0, 0;
    %load/vec4 v0x6000008a83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x6000008a82d0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x6000008a8000, 4;
    %assign/vec4 v0x6000008a8090_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x1356a7640;
T_77 ;
    %wait E_0x600002fb1b80;
    %load/vec4 v0x6000008a9a70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x6000008a99e0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x6000008a9950_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x6000008a98c0_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000008a9830_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000008a8000, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1356a7640;
T_78 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008a9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aa910_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000008aa880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aee20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008aeeb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008a93b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000008aed90_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x6000008a9440_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000008aa910_0, 0;
    %load/vec4 v0x6000008a8b40_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x6000008aa880_0, 0;
    %load/vec4 v0x6000008a9440_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000008aee20_0, 0;
    %load/vec4 v0x6000008aee20_0;
    %assign/vec4 v0x6000008aeeb0_0, 0;
    %load/vec4 v0x6000008a9320_0;
    %assign/vec4 v0x6000008a93b0_0, 0;
    %load/vec4 v0x6000008a87e0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x6000008aed90_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x1356a7640;
T_79 ;
    %wait E_0x600002fb6d00;
    %load/vec4 v0x6000008a9d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000008a9440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000008a8bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000008a90e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000008a8b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008a9320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008a9170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008a8c60_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008a9320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008a8c60_0, 0;
    %load/vec4 v0x6000008aa0a0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x6000008a8f30_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x6000008a9440_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x6000008a9440_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x6000008a90e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000008a90e0_0, 0;
T_79.2 ;
    %load/vec4 v0x6000008a9440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008a9170_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000008a90e0_0, 0;
    %load/vec4 v0x6000008a85a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000008a9170_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000008a8b40_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x6000008a9440_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x6000008a9710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x6000008a8b40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000008a8b40_0, 0;
    %load/vec4 v0x6000008a8b40_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008a9320_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000008a8bd0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x6000008a9440_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x6000008a8900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x6000008a8bd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x6000008a8bd0_0, 0;
T_79.19 ;
    %load/vec4 v0x6000008a9f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x6000008a9440_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x6000008a90e0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x6000008a9440_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000008a8c60_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000008a9440_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x1356a7a40;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008ab450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008abde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008a41b0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000008a4240_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008ab570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008abe70_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000008ab720_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x6000008ab690_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008ab8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008ab7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000008aba80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000008aad00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000008aaac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000008ab330_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008aaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008ab180_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008ab060_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x6000008aaeb0_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x6000008aafd0_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x1356a7a40;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x6000008ab450_0;
    %inv;
    %store/vec4 v0x6000008ab450_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x1356a7a40;
T_82 ;
    %vpi_call/w 3 114 "$display", "\000" {0 0 0};
    %vpi_call/w 3 115 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 116 "$display", "\342\225\221         Conv2D via im2col Test                             \342\225\221" {0 0 0};
    %vpi_call/w 3 117 "$display", "\342\225\221         3\303\2273 input, 2\303\2272 kernel, 4 output channels           \342\225\221" {0 0 0};
    %vpi_call/w 3 118 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "Input (3\303\2273):" {0 0 0};
    %vpi_call/w 3 121 "$display", "  [1, 2, 3]" {0 0 0};
    %vpi_call/w 3 122 "$display", "  [4, 5, 6]" {0 0 0};
    %vpi_call/w 3 123 "$display", "  [7, 8, 9]" {0 0 0};
    %vpi_call/w 3 124 "$display", "\000" {0 0 0};
    %vpi_call/w 3 125 "$display", "Filters (2\303\2272 each): identity detectors for each corner" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008d0fc0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008d14d0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008d19e0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008d1ef0, 4, 0;
    %pushi/vec4 84148737, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008d0fc0, 4, 0;
    %pushi/vec4 100991746, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008d14d0, 4, 0;
    %pushi/vec4 134677764, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008d19e0, 4, 0;
    %pushi/vec4 151520773, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008d1ef0, 4, 0;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008a8000, 4, 0;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x6000008a8000, 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008abde0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000008abde0_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x600002fb6400;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000008a41b0_0, 0, 1;
    %wait E_0x600002fb1b80;
    %wait E_0x600002fb1b80;
    %wait E_0x600002fb6400;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000008a41b0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008ab600_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x6000008ab600_0;
    %cmpi/s 50, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x600002fb1b80;
    %load/vec4 v0x6000008a4090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 999, 0, 32;
    %store/vec4 v0x6000008ab600_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x6000008ab600_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008ab600_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %delay 50000, 0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d0fc0, 4;
    %store/vec4 v0x6000008abba0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d14d0, 4;
    %store/vec4 v0x6000008abc30_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d19e0, 4;
    %store/vec4 v0x6000008abcc0_0, 0, 256;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000008d1ef0, 4;
    %store/vec4 v0x6000008abd50_0, 0, 256;
    %vpi_call/w 3 171 "$display", "\000" {0 0 0};
    %vpi_call/w 3 172 "$display", "Output (2\303\2272 spatial \303\227 4 channels):" {0 0 0};
    %load/vec4 v0x6000008abba0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000008abba0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000008abba0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000008abba0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 173 "$display", "  pos(0,0) channels: [%0d,%0d,%0d,%0d] expect [1,2,4,5]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000008abc30_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000008abc30_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000008abc30_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000008abc30_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 175 "$display", "  pos(0,1) channels: [%0d,%0d,%0d,%0d] expect [2,3,5,6]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000008abcc0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000008abcc0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000008abcc0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000008abcc0_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 177 "$display", "  pos(1,0) channels: [%0d,%0d,%0d,%0d] expect [4,5,7,8]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %load/vec4 v0x6000008abd50_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x6000008abd50_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x6000008abd50_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x6000008abd50_0;
    %parti/s 32, 96, 8;
    %vpi_call/w 3 179 "$display", "  pos(1,1) channels: [%0d,%0d,%0d,%0d] expect [5,6,8,9]", S<3,vec4,s32>, S<2,vec4,s32>, S<1,vec4,s32>, S<0,vec4,s32> {4 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000008ab4e0_0, 0, 32;
    %load/vec4 v0x6000008abba0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 1, 0, 32;
    %jmp/1 T_82.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abba0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 2, 0, 32;
    %flag_or 4, 8;
T_82.8;
    %jmp/1 T_82.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abba0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 4, 0, 32;
    %flag_or 4, 8;
T_82.7;
    %jmp/1 T_82.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abba0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.6;
    %jmp/0xz  T_82.4, 4;
    %load/vec4 v0x6000008ab4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008ab4e0_0, 0, 32;
T_82.4 ;
    %load/vec4 v0x6000008abc30_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 2, 0, 32;
    %jmp/1 T_82.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abc30_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 3, 0, 32;
    %flag_or 4, 8;
T_82.13;
    %jmp/1 T_82.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abc30_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.12;
    %jmp/1 T_82.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abc30_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.11;
    %jmp/0xz  T_82.9, 4;
    %load/vec4 v0x6000008ab4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008ab4e0_0, 0, 32;
T_82.9 ;
    %load/vec4 v0x6000008abcc0_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 4, 0, 32;
    %jmp/1 T_82.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abcc0_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 5, 0, 32;
    %flag_or 4, 8;
T_82.18;
    %jmp/1 T_82.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abcc0_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 7, 0, 32;
    %flag_or 4, 8;
T_82.17;
    %jmp/1 T_82.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abcc0_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.16;
    %jmp/0xz  T_82.14, 4;
    %load/vec4 v0x6000008ab4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008ab4e0_0, 0, 32;
T_82.14 ;
    %load/vec4 v0x6000008abd50_0;
    %parti/s 32, 0, 2;
    %cmpi/ne 5, 0, 32;
    %jmp/1 T_82.23, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abd50_0;
    %parti/s 32, 32, 7;
    %cmpi/ne 6, 0, 32;
    %flag_or 4, 8;
T_82.23;
    %jmp/1 T_82.22, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abd50_0;
    %parti/s 32, 64, 8;
    %cmpi/ne 8, 0, 32;
    %flag_or 4, 8;
T_82.22;
    %jmp/1 T_82.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x6000008abd50_0;
    %parti/s 32, 96, 8;
    %cmpi/ne 9, 0, 32;
    %flag_or 4, 8;
T_82.21;
    %jmp/0xz  T_82.19, 4;
    %load/vec4 v0x6000008ab4e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000008ab4e0_0, 0, 32;
T_82.19 ;
    %vpi_call/w 3 188 "$display", "\000" {0 0 0};
    %vpi_call/w 3 189 "$display", "Interpretation: Each output position contains the 4 corners of its" {0 0 0};
    %vpi_call/w 3 190 "$display", "corresponding input patch (identity filter extracts corners)." {0 0 0};
    %vpi_call/w 3 191 "$display", "\000" {0 0 0};
    %load/vec4 v0x6000008ab4e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.24, 4;
    %vpi_call/w 3 192 "$display", ">>> CONV2D TEST PASSED! <<<" {0 0 0};
    %jmp T_82.25;
T_82.24 ;
    %vpi_call/w 3 193 "$display", ">>> CONV2D TEST FAILED (%0d errors) <<<", v0x6000008ab4e0_0 {0 0 0};
T_82.25 ;
    %vpi_call/w 3 194 "$finish" {0 0 0};
    %end;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_conv2d.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
