ARM GAS  /tmp/ccupCeIp.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32e10x_i2c.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.i2c_deinit,"ax",%progbits
  18              		.align	1
  19              		.global	i2c_deinit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	i2c_deinit:
  27              	.LVL0:
  28              	.LFB116:
  29              		.file 1 "../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c"
   1:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
   2:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \file  gd32e10x_i2c.c
   3:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief I2C driver
   4:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
   5:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \version 2017-12-26, V1.0.0, firmware for GD32E10x
   6:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \version 2019-04-16, V1.0.1, firmware for GD32E10x
   7:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
   8:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
   9:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*
  10:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     Copyright (c) 2017, GigaDevice Semiconductor Inc.
  11:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  12:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     All rights reserved.
  13:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  14:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** are permitted provided that the following conditions are met:
  16:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  17:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****        list of conditions and the following disclaimer.
  19:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****        this list of conditions and the following disclaimer in the documentation 
  21:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****        and/or other materials provided with the distribution.
  22:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****        may be used to endorse or promote products derived from this software without 
  24:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****        specific prior written permission.
  25:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  26:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
ARM GAS  /tmp/ccupCeIp.s 			page 2


  30:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** OF SUCH DAMAGE.
  36:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
  37:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  38:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** #include "gd32e10x_i2c.h"
  39:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  40:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** #define I2C_ERROR_HANDLE(s)           do{}while(1)
  41:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  42:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /* I2C register bit mask */
  43:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** #define I2CCLK_MAX                    ((uint32_t)0x0000003FU)             /*!< i2cclk maximum value
  44:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** #define I2CCLK_MIN                    ((uint32_t)0x00000002U)             /*!< i2cclk minimum value
  45:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** #define I2C_FLAG_MASK                 ((uint32_t)0x0000FFFFU)             /*!< i2c flag mask */
  46:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** #define I2C_ADDRESS_MASK              ((uint32_t)0x000003FFU)             /*!< i2c address mask */
  47:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** #define I2C_ADDRESS2_MASK             ((uint32_t)0x000000FEU)             /*!< the second i2c addre
  48:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  49:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /* I2C register bit offset */
  50:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** #define STAT1_PECV_OFFSET             ((uint32_t)8U)     /* bit offset of PECV in I2C_STAT1 */
  51:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  52:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
  53:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      reset I2C
  54:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
  55:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
  56:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
  57:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
  58:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_deinit(uint32_t i2c_periph)
  59:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
  30              		.loc 1 59 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 59 1 is_stmt 0 view .LVU1
  35 0000 08B5     		push	{r3, lr}
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  60:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     switch(i2c_periph){
  39              		.loc 1 60 5 is_stmt 1 view .LVU2
  40 0002 0D4B     		ldr	r3, .L6
  41 0004 9842     		cmp	r0, r3
  42 0006 04D0     		beq	.L2
  43 0008 03F58063 		add	r3, r3, #1024
  44 000c 9842     		cmp	r0, r3
  45 000e 09D0     		beq	.L3
  46              	.LVL1:
  47              	.L1:
  61:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     case I2C0:
  62:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* reset I2C0 */
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         rcu_periph_reset_enable(RCU_I2C0RST);
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         rcu_periph_reset_disable(RCU_I2C0RST);
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         break;
  66:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     case I2C1:
  67:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* reset I2C1 */
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         rcu_periph_reset_enable(RCU_I2C1RST);
ARM GAS  /tmp/ccupCeIp.s 			page 3


  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         rcu_periph_reset_disable(RCU_I2C1RST);
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         break;
  71:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     default:
  72:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         break;
  73:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
  74:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
  48              		.loc 1 74 1 is_stmt 0 view .LVU3
  49 0010 08BD     		pop	{r3, pc}
  50              	.LVL2:
  51              	.L2:
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         rcu_periph_reset_disable(RCU_I2C0RST);
  52              		.loc 1 63 9 is_stmt 1 view .LVU4
  53 0012 40F21540 		movw	r0, #1045
  54              	.LVL3:
  63:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         rcu_periph_reset_disable(RCU_I2C0RST);
  55              		.loc 1 63 9 is_stmt 0 view .LVU5
  56 0016 FFF7FEFF 		bl	rcu_periph_reset_enable
  57              	.LVL4:
  64:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         break;
  58              		.loc 1 64 9 is_stmt 1 view .LVU6
  59 001a 40F21540 		movw	r0, #1045
  60 001e FFF7FEFF 		bl	rcu_periph_reset_disable
  61              	.LVL5:
  65:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     case I2C1:
  62              		.loc 1 65 9 view .LVU7
  63 0022 F5E7     		b	.L1
  64              	.LVL6:
  65              	.L3:
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         rcu_periph_reset_disable(RCU_I2C1RST);
  66              		.loc 1 68 9 view .LVU8
  67 0024 40F21640 		movw	r0, #1046
  68              	.LVL7:
  68:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         rcu_periph_reset_disable(RCU_I2C1RST);
  69              		.loc 1 68 9 is_stmt 0 view .LVU9
  70 0028 FFF7FEFF 		bl	rcu_periph_reset_enable
  71              	.LVL8:
  69:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         break;
  72              		.loc 1 69 9 is_stmt 1 view .LVU10
  73 002c 40F21640 		movw	r0, #1046
  74 0030 FFF7FEFF 		bl	rcu_periph_reset_disable
  75              	.LVL9:
  70:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     default:
  76              		.loc 1 70 9 view .LVU11
  77              		.loc 1 74 1 is_stmt 0 view .LVU12
  78 0034 ECE7     		b	.L1
  79              	.L7:
  80 0036 00BF     		.align	2
  81              	.L6:
  82 0038 00540040 		.word	1073763328
  83              		.cfi_endproc
  84              	.LFE116:
  86              		.section	.text.i2c_clock_config,"ax",%progbits
  87              		.align	1
  88              		.global	i2c_clock_config
  89              		.syntax unified
  90              		.thumb
  91              		.thumb_func
ARM GAS  /tmp/ccupCeIp.s 			page 4


  92              		.fpu fpv4-sp-d16
  94              	i2c_clock_config:
  95              	.LVL10:
  96              	.LFB117:
  75:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  76:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
  77:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      configure I2C clock
  78:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
  79:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  clkspeed: I2C clock speed, supports standard mode (up to 100 kHz), fast mode (up to
  80:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                           and fast mode plus (up to 1MHz)
  81:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  dutycyc: duty cycle in fast mode or fast mode plus
  82:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
  83:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_DTCY_2: T_low/T_high=2 
  84:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_DTCY_16_9: T_low/T_high=16/9
  85:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
  86:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
  87:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
  88:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_clock_config(uint32_t i2c_periph, uint32_t clkspeed, uint32_t dutycyc)
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
  97              		.loc 1 89 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
  90:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t pclk1, clkc, freq, risetime;
 101              		.loc 1 90 5 view .LVU14
  91:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t temp;
 102              		.loc 1 91 5 view .LVU15
  92:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  93:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if(0U == clkspeed){
 103              		.loc 1 93 5 view .LVU16
 104              		.loc 1 93 7 is_stmt 0 view .LVU17
 105 0000 01B9     		cbnz	r1, .L9
 106              	.L10:
  94:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_ERROR_HANDLE("the parameter can not be 0 \r\n");
 107              		.loc 1 94 9 is_stmt 1 discriminator 1 view .LVU18
 108              		.loc 1 94 9 discriminator 1 view .LVU19
 109              		.loc 1 94 9 discriminator 1 view .LVU20
 110 0002 FEE7     		b	.L10
 111              	.L9:
  89:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t pclk1, clkc, freq, risetime;
 112              		.loc 1 89 1 is_stmt 0 view .LVU21
 113 0004 70B5     		push	{r4, r5, r6, lr}
 114              		.cfi_def_cfa_offset 16
 115              		.cfi_offset 4, -16
 116              		.cfi_offset 5, -12
 117              		.cfi_offset 6, -8
 118              		.cfi_offset 14, -4
 119 0006 0446     		mov	r4, r0
 120 0008 1646     		mov	r6, r2
 121 000a 0D46     		mov	r5, r1
  95:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
  96:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
  97:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     pclk1 = rcu_clock_freq_get(CK_APB1);
 122              		.loc 1 97 5 is_stmt 1 view .LVU22
 123              		.loc 1 97 13 is_stmt 0 view .LVU23
 124 000c 0220     		movs	r0, #2
 125              	.LVL11:
ARM GAS  /tmp/ccupCeIp.s 			page 5


 126              		.loc 1 97 13 view .LVU24
 127 000e FFF7FEFF 		bl	rcu_clock_freq_get
 128              	.LVL12:
  98:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* I2C peripheral clock frequency */
  99:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     freq = (uint32_t)(pclk1/1000000U);
 129              		.loc 1 99 5 is_stmt 1 view .LVU25
 130              		.loc 1 99 10 is_stmt 0 view .LVU26
 131 0012 3E4B     		ldr	r3, .L26
 132 0014 A3FB0023 		umull	r2, r3, r3, r0
 133 0018 9B0C     		lsrs	r3, r3, #18
 134              	.LVL13:
 100:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if(freq >= I2CCLK_MAX){
 135              		.loc 1 100 5 is_stmt 1 view .LVU27
 101:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         freq = I2CCLK_MAX;
 136              		.loc 1 101 14 is_stmt 0 view .LVU28
 137 001a 3D49     		ldr	r1, .L26+4
 138 001c 8842     		cmp	r0, r1
 139 001e 94BF     		ite	ls
 140 0020 1A46     		movls	r2, r3
 141 0022 3F22     		movhi	r2, #63
 142              	.LVL14:
 102:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 103:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     temp = I2C_CTL1(i2c_periph);
 143              		.loc 1 103 5 is_stmt 1 view .LVU29
 144              		.loc 1 103 10 is_stmt 0 view .LVU30
 145 0024 6168     		ldr	r1, [r4, #4]
 146              	.LVL15:
 104:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     temp &= ~I2C_CTL1_I2CCLK;
 147              		.loc 1 104 5 is_stmt 1 view .LVU31
 148              		.loc 1 104 10 is_stmt 0 view .LVU32
 149 0026 21F03F01 		bic	r1, r1, #63
 150              	.LVL16:
 105:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     temp |= freq;
 151              		.loc 1 105 5 is_stmt 1 view .LVU33
 152              		.loc 1 105 10 is_stmt 0 view .LVU34
 153 002a 1143     		orrs	r1, r1, r2
 154              	.LVL17:
 106:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 107:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL1(i2c_periph) = temp;
 155              		.loc 1 107 5 is_stmt 1 view .LVU35
 156              		.loc 1 107 26 is_stmt 0 view .LVU36
 157 002c 6160     		str	r1, [r4, #4]
 108:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 109:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if(100000U >= clkspeed){
 158              		.loc 1 109 5 is_stmt 1 view .LVU37
 159              		.loc 1 109 7 is_stmt 0 view .LVU38
 160 002e 3949     		ldr	r1, .L26+8
 161              	.LVL18:
 162              		.loc 1 109 7 view .LVU39
 163 0030 8D42     		cmp	r5, r1
 164 0032 15D8     		bhi	.L12
 110:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* the maximum SCL rise time is 1000ns in standard mode */
 111:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         risetime = (uint32_t)((pclk1/1000000U)+1U);
 165              		.loc 1 111 9 is_stmt 1 view .LVU40
 166              		.loc 1 111 18 is_stmt 0 view .LVU41
 167 0034 0133     		adds	r3, r3, #1
 168              	.LVL19:
ARM GAS  /tmp/ccupCeIp.s 			page 6


 112:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(risetime >= I2CCLK_MAX){
 169              		.loc 1 112 9 is_stmt 1 view .LVU42
 170              		.loc 1 112 11 is_stmt 0 view .LVU43
 171 0036 3E2B     		cmp	r3, #62
 172 0038 0DD9     		bls	.L13
 113:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_RT(i2c_periph) = I2CCLK_MAX;
 173              		.loc 1 113 13 is_stmt 1 view .LVU44
 174              		.loc 1 113 32 is_stmt 0 view .LVU45
 175 003a 3F23     		movs	r3, #63
 176              	.LVL20:
 177              		.loc 1 113 32 view .LVU46
 178 003c 2362     		str	r3, [r4, #32]
 179              	.LVL21:
 180              	.L14:
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else if(risetime <= I2CCLK_MIN){
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_RT(i2c_periph) = I2CCLK_MIN;
 116:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else{
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_RT(i2c_periph) = risetime;
 118:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 119:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         clkc = (uint32_t)(pclk1/(clkspeed*2U));
 181              		.loc 1 119 9 is_stmt 1 view .LVU47
 182              		.loc 1 119 42 is_stmt 0 view .LVU48
 183 003e 6B00     		lsls	r3, r5, #1
 184              		.loc 1 119 14 view .LVU49
 185 0040 B0FBF3F3 		udiv	r3, r0, r3
 186              	.LVL22:
 120:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(clkc < 0x04U){
 187              		.loc 1 120 9 is_stmt 1 view .LVU50
 121:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* the CLKC in standard mode minmum value is 4 */
 122:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             clkc = 0x04U;
 123:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 124:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CKCFG(i2c_periph) |= (I2C_CKCFG_CLKC & clkc);
 188              		.loc 1 124 9 view .LVU51
 189              		.loc 1 124 31 is_stmt 0 view .LVU52
 190 0044 E269     		ldr	r2, [r4, #28]
 191              	.LVL23:
 192              		.loc 1 124 50 view .LVU53
 193 0046 042B     		cmp	r3, #4
 194 0048 38BF     		it	cc
 195 004a 0423     		movcc	r3, #4
 196              	.LVL24:
 197              		.loc 1 124 50 view .LVU54
 198 004c C3F30B03 		ubfx	r3, r3, #0, #12
 199              		.loc 1 124 31 view .LVU55
 200 0050 1343     		orrs	r3, r3, r2
 201 0052 E361     		str	r3, [r4, #28]
 202              	.LVL25:
 203              	.L8:
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else if(400000U >= clkspeed){
 126:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* the maximum SCL rise time is 300ns in fast mode */
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_RT(i2c_periph) = (uint32_t)(((freq*(uint32_t)300U)/(uint32_t)1000U)+(uint32_t)1U);
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 129:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* I2C duty cycle is 2 */
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             clkc = (uint32_t)(pclk1/(clkspeed*3U));
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 132:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else{
 133:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* I2C duty cycle is 16/9 */
ARM GAS  /tmp/ccupCeIp.s 			page 7


 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             clkc = (uint32_t)(pclk1/(clkspeed*25U));
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 136:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(0U == (clkc & I2C_CKCFG_CLKC)){
 138:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* the CLKC in fast mode minmum value is 1 */
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             clkc |= 0x0001U;
 140:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CKCFG(i2c_periph) |= I2C_CKCFG_FAST;
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CKCFG(i2c_periph) |= clkc;
 143:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 144:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* fast mode plus, the maximum SCL rise time is 120ns */
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_RT(i2c_periph) = (uint32_t)(((freq*(uint32_t)120U)/(uint32_t)1000U)+(uint32_t)1U);
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 147:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* I2C duty cycle is 2 */
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             clkc = (uint32_t)(pclk1/(clkspeed*3U));
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 150:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else{
 151:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* I2C duty cycle is 16/9 */
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             clkc = (uint32_t)(pclk1/(clkspeed*25U));
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 154:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 155:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* enable fast mode */
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CKCFG(i2c_periph) |= I2C_CKCFG_FAST;
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CKCFG(i2c_periph) |= clkc;
 158:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* enable I2C fast mode plus */
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_FMPCFG(i2c_periph) = I2C_FMPCFG_FMPEN;
 160:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 161:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 204              		.loc 1 161 1 view .LVU56
 205 0054 70BD     		pop	{r4, r5, r6, pc}
 206              	.LVL26:
 207              	.L13:
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_RT(i2c_periph) = I2CCLK_MIN;
 208              		.loc 1 114 15 is_stmt 1 view .LVU57
 114:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_RT(i2c_periph) = I2CCLK_MIN;
 209              		.loc 1 114 17 is_stmt 0 view .LVU58
 210 0056 022B     		cmp	r3, #2
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else{
 211              		.loc 1 115 13 is_stmt 1 view .LVU59
 115:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else{
 212              		.loc 1 115 32 is_stmt 0 view .LVU60
 213 0058 98BF     		it	ls
 214 005a 0223     		movls	r3, #2
 215              	.LVL27:
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 216              		.loc 1 117 13 is_stmt 1 view .LVU61
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 217              		.loc 1 117 32 is_stmt 0 view .LVU62
 218 005c 2362     		str	r3, [r4, #32]
 219              	.LVL28:
 117:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 220              		.loc 1 117 32 view .LVU63
 221 005e EEE7     		b	.L14
 222              	.LVL29:
 223              	.L12:
 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* the maximum SCL rise time is 300ns in fast mode */
 224              		.loc 1 125 11 is_stmt 1 view .LVU64
ARM GAS  /tmp/ccupCeIp.s 			page 8


 125:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* the maximum SCL rise time is 300ns in fast mode */
 225              		.loc 1 125 13 is_stmt 0 view .LVU65
 226 0060 2D4B     		ldr	r3, .L26+12
 227 0062 9D42     		cmp	r5, r3
 228 0064 2AD8     		bhi	.L17
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 229              		.loc 1 127 9 is_stmt 1 view .LVU66
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 230              		.loc 1 127 47 is_stmt 0 view .LVU67
 231 0066 4FF49673 		mov	r3, #300
 232 006a 02FB03F3 		mul	r3, r2, r3
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 233              		.loc 1 127 63 view .LVU68
 234 006e 2B4A     		ldr	r2, .L26+16
 235              	.LVL30:
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 236              		.loc 1 127 63 view .LVU69
 237 0070 A2FB0323 		umull	r2, r3, r2, r3
 238 0074 9B09     		lsrs	r3, r3, #6
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 239              		.loc 1 127 30 view .LVU70
 240 0076 0133     		adds	r3, r3, #1
 127:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 241              		.loc 1 127 28 view .LVU71
 242 0078 2362     		str	r3, [r4, #32]
 243              	.LVL31:
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* I2C duty cycle is 2 */
 244              		.loc 1 128 9 is_stmt 1 view .LVU72
 128:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* I2C duty cycle is 2 */
 245              		.loc 1 128 11 is_stmt 0 view .LVU73
 246 007a A6B9     		cbnz	r6, .L18
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 247              		.loc 1 130 13 is_stmt 1 view .LVU74
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 248              		.loc 1 130 46 is_stmt 0 view .LVU75
 249 007c 05EB4505 		add	r5, r5, r5, lsl #1
 250              	.LVL32:
 130:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 251              		.loc 1 130 18 view .LVU76
 252 0080 B0FBF5F0 		udiv	r0, r0, r5
 253              	.LVL33:
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else{
 254              		.loc 1 131 13 is_stmt 1 view .LVU77
 131:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else{
 255              		.loc 1 131 35 is_stmt 0 view .LVU78
 256 0084 E369     		ldr	r3, [r4, #28]
 257 0086 23F48043 		bic	r3, r3, #16384
 258 008a E361     		str	r3, [r4, #28]
 259              	.L19:
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* the CLKC in fast mode minmum value is 1 */
 260              		.loc 1 137 9 is_stmt 1 view .LVU79
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* the CLKC in fast mode minmum value is 1 */
 261              		.loc 1 137 24 is_stmt 0 view .LVU80
 262 008c C0F30B03 		ubfx	r3, r0, #0, #12
 137:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* the CLKC in fast mode minmum value is 1 */
 263              		.loc 1 137 11 view .LVU81
 264 0090 0BB9     		cbnz	r3, .L20
ARM GAS  /tmp/ccupCeIp.s 			page 9


 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 265              		.loc 1 139 13 is_stmt 1 view .LVU82
 139:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 266              		.loc 1 139 18 is_stmt 0 view .LVU83
 267 0092 40F00100 		orr	r0, r0, #1
 268              	.LVL34:
 269              	.L20:
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CKCFG(i2c_periph) |= clkc;
 270              		.loc 1 141 9 is_stmt 1 view .LVU84
 141:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CKCFG(i2c_periph) |= clkc;
 271              		.loc 1 141 31 is_stmt 0 view .LVU85
 272 0096 E369     		ldr	r3, [r4, #28]
 273 0098 43F40043 		orr	r3, r3, #32768
 274 009c E361     		str	r3, [r4, #28]
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 275              		.loc 1 142 9 is_stmt 1 view .LVU86
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 276              		.loc 1 142 31 is_stmt 0 view .LVU87
 277 009e E369     		ldr	r3, [r4, #28]
 278 00a0 1843     		orrs	r0, r0, r3
 279              	.LVL35:
 142:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 280              		.loc 1 142 31 view .LVU88
 281 00a2 E061     		str	r0, [r4, #28]
 282 00a4 D6E7     		b	.L8
 283              	.LVL36:
 284              	.L18:
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 285              		.loc 1 134 13 is_stmt 1 view .LVU89
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 286              		.loc 1 134 46 is_stmt 0 view .LVU90
 287 00a6 05EB8505 		add	r5, r5, r5, lsl #2
 288              	.LVL37:
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 289              		.loc 1 134 46 view .LVU91
 290 00aa 05EB8505 		add	r5, r5, r5, lsl #2
 134:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 291              		.loc 1 134 18 view .LVU92
 292 00ae B0FBF5F0 		udiv	r0, r0, r5
 293              	.LVL38:
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 294              		.loc 1 135 13 is_stmt 1 view .LVU93
 135:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 295              		.loc 1 135 35 is_stmt 0 view .LVU94
 296 00b2 E369     		ldr	r3, [r4, #28]
 297 00b4 43F48043 		orr	r3, r3, #16384
 298 00b8 E361     		str	r3, [r4, #28]
 299 00ba E7E7     		b	.L19
 300              	.LVL39:
 301              	.L17:
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 302              		.loc 1 145 9 is_stmt 1 view .LVU95
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 303              		.loc 1 145 47 is_stmt 0 view .LVU96
 304 00bc C2EB0213 		rsb	r3, r2, r2, lsl #4
 305 00c0 DB00     		lsls	r3, r3, #3
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
ARM GAS  /tmp/ccupCeIp.s 			page 10


 306              		.loc 1 145 63 view .LVU97
 307 00c2 164A     		ldr	r2, .L26+16
 308              	.LVL40:
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 309              		.loc 1 145 63 view .LVU98
 310 00c4 A2FB0323 		umull	r2, r3, r2, r3
 311 00c8 9B09     		lsrs	r3, r3, #6
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 312              		.loc 1 145 30 view .LVU99
 313 00ca 0133     		adds	r3, r3, #1
 145:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(I2C_DTCY_2 == dutycyc){
 314              		.loc 1 145 28 view .LVU100
 315 00cc 2362     		str	r3, [r4, #32]
 316              	.LVL41:
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* I2C duty cycle is 2 */
 317              		.loc 1 146 9 is_stmt 1 view .LVU101
 146:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             /* I2C duty cycle is 2 */
 318              		.loc 1 146 11 is_stmt 0 view .LVU102
 319 00ce 96B9     		cbnz	r6, .L21
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 320              		.loc 1 148 13 is_stmt 1 view .LVU103
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 321              		.loc 1 148 46 is_stmt 0 view .LVU104
 322 00d0 05EB4505 		add	r5, r5, r5, lsl #1
 323              	.LVL42:
 148:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) &= ~I2C_CKCFG_DTCY;
 324              		.loc 1 148 18 view .LVU105
 325 00d4 B0FBF5F0 		udiv	r0, r0, r5
 326              	.LVL43:
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else{
 327              		.loc 1 149 13 is_stmt 1 view .LVU106
 149:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else{
 328              		.loc 1 149 35 is_stmt 0 view .LVU107
 329 00d8 E369     		ldr	r3, [r4, #28]
 330 00da 23F48043 		bic	r3, r3, #16384
 331 00de E361     		str	r3, [r4, #28]
 332              	.L22:
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CKCFG(i2c_periph) |= clkc;
 333              		.loc 1 156 9 is_stmt 1 view .LVU108
 156:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CKCFG(i2c_periph) |= clkc;
 334              		.loc 1 156 31 is_stmt 0 view .LVU109
 335 00e0 E369     		ldr	r3, [r4, #28]
 336 00e2 43F40043 		orr	r3, r3, #32768
 337 00e6 E361     		str	r3, [r4, #28]
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* enable I2C fast mode plus */
 338              		.loc 1 157 9 is_stmt 1 view .LVU110
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* enable I2C fast mode plus */
 339              		.loc 1 157 31 is_stmt 0 view .LVU111
 340 00e8 E369     		ldr	r3, [r4, #28]
 341 00ea 1843     		orrs	r0, r0, r3
 342              	.LVL44:
 157:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* enable I2C fast mode plus */
 343              		.loc 1 157 31 view .LVU112
 344 00ec E061     		str	r0, [r4, #28]
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 345              		.loc 1 159 9 is_stmt 1 view .LVU113
 159:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
ARM GAS  /tmp/ccupCeIp.s 			page 11


 346              		.loc 1 159 32 is_stmt 0 view .LVU114
 347 00ee 0123     		movs	r3, #1
 348 00f0 C4F89030 		str	r3, [r4, #144]
 349              		.loc 1 161 1 view .LVU115
 350 00f4 AEE7     		b	.L8
 351              	.LVL45:
 352              	.L21:
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 353              		.loc 1 152 13 is_stmt 1 view .LVU116
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 354              		.loc 1 152 46 is_stmt 0 view .LVU117
 355 00f6 05EB8505 		add	r5, r5, r5, lsl #2
 356              	.LVL46:
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 357              		.loc 1 152 46 view .LVU118
 358 00fa 05EB8505 		add	r5, r5, r5, lsl #2
 152:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             I2C_CKCFG(i2c_periph) |= I2C_CKCFG_DTCY;
 359              		.loc 1 152 18 view .LVU119
 360 00fe B0FBF5F0 		udiv	r0, r0, r5
 361              	.LVL47:
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 362              		.loc 1 153 13 is_stmt 1 view .LVU120
 153:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 363              		.loc 1 153 35 is_stmt 0 view .LVU121
 364 0102 E369     		ldr	r3, [r4, #28]
 365 0104 43F48043 		orr	r3, r3, #16384
 366 0108 E361     		str	r3, [r4, #28]
 367 010a E9E7     		b	.L22
 368              	.L27:
 369              		.align	2
 370              	.L26:
 371 010c 83DE1B43 		.word	1125899907
 372 0110 BF4DC103 		.word	62999999
 373 0114 A0860100 		.word	100000
 374 0118 801A0600 		.word	400000
 375 011c D34D6210 		.word	274877907
 376              		.cfi_endproc
 377              	.LFE117:
 379              		.section	.text.i2c_mode_addr_config,"ax",%progbits
 380              		.align	1
 381              		.global	i2c_mode_addr_config
 382              		.syntax unified
 383              		.thumb
 384              		.thumb_func
 385              		.fpu fpv4-sp-d16
 387              	i2c_mode_addr_config:
 388              	.LVL48:
 389              	.LFB118:
 162:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 163:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 164:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      configure I2C address 
 165:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 166:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  mode:
 167:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 168:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_I2CMODE_ENABLE: I2C mode
 169:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_SMBUSMODE_ENABLE: SMBus mode
 170:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  addformat: 7bits or 10bits
ARM GAS  /tmp/ccupCeIp.s 			page 12


 171:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 172:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_ADDFORMAT_7BITS: 7bits
 173:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_ADDFORMAT_10BITS: 10bits
 174:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  addr: I2C address
 175:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 176:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 177:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 178:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_mode_addr_config(uint32_t i2c_periph, uint32_t mode, uint32_t addformat, uint32_t addr)
 179:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 390              		.loc 1 179 1 is_stmt 1 view -0
 391              		.cfi_startproc
 392              		@ args = 0, pretend = 0, frame = 0
 393              		@ frame_needed = 0, uses_anonymous_args = 0
 394              		@ link register save eliminated.
 395              		.loc 1 179 1 is_stmt 0 view .LVU123
 396 0000 10B4     		push	{r4}
 397              		.cfi_def_cfa_offset 4
 398              		.cfi_offset 4, -4
 180:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* SMBus/I2C mode selected */
 181:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t ctl = 0U;
 399              		.loc 1 181 5 is_stmt 1 view .LVU124
 400              	.LVL49:
 182:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 183:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 401              		.loc 1 183 5 view .LVU125
 402              		.loc 1 183 9 is_stmt 0 view .LVU126
 403 0002 0468     		ldr	r4, [r0]
 404              	.LVL50:
 184:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl &= ~(I2C_CTL0_SMBEN); 
 405              		.loc 1 184 5 is_stmt 1 view .LVU127
 406              		.loc 1 184 9 is_stmt 0 view .LVU128
 407 0004 24F0020C 		bic	ip, r4, #2
 408              	.LVL51:
 185:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl |= mode;
 409              		.loc 1 185 5 is_stmt 1 view .LVU129
 410              		.loc 1 185 9 is_stmt 0 view .LVU130
 411 0008 4CEA0101 		orr	r1, ip, r1
 412              	.LVL52:
 186:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 413              		.loc 1 186 5 is_stmt 1 view .LVU131
 414              		.loc 1 186 26 is_stmt 0 view .LVU132
 415 000c 0160     		str	r1, [r0]
 187:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* configure address */
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     addr = addr & I2C_ADDRESS_MASK;
 416              		.loc 1 188 5 is_stmt 1 view .LVU133
 417              	.LVL53:
 189:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_SADDR0(i2c_periph) = (addformat | addr);
 418              		.loc 1 189 5 view .LVU134
 188:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_SADDR0(i2c_periph) = (addformat | addr);
 419              		.loc 1 188 10 is_stmt 0 view .LVU135
 420 000e C3F30903 		ubfx	r3, r3, #0, #10
 421              	.LVL54:
 422              		.loc 1 189 41 view .LVU136
 423 0012 1343     		orrs	r3, r3, r2
 424              		.loc 1 189 28 view .LVU137
 425 0014 8360     		str	r3, [r0, #8]
 190:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
ARM GAS  /tmp/ccupCeIp.s 			page 13


 426              		.loc 1 190 1 view .LVU138
 427 0016 5DF8044B 		ldr	r4, [sp], #4
 428              		.cfi_restore 4
 429              		.cfi_def_cfa_offset 0
 430 001a 7047     		bx	lr
 431              		.cfi_endproc
 432              	.LFE118:
 434              		.section	.text.i2c_smbus_type_config,"ax",%progbits
 435              		.align	1
 436              		.global	i2c_smbus_type_config
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 440              		.fpu fpv4-sp-d16
 442              	i2c_smbus_type_config:
 443              	.LVL55:
 444              	.LFB119:
 191:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 192:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 193:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      SMBus type selection
 194:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 195:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  type:
 196:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 197:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_SMBUS_DEVICE: device
 198:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_SMBUS_HOST: host
 199:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 200:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 201:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 202:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_smbus_type_config(uint32_t i2c_periph, uint32_t type)
 203:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 445              		.loc 1 203 1 is_stmt 1 view -0
 446              		.cfi_startproc
 447              		@ args = 0, pretend = 0, frame = 0
 448              		@ frame_needed = 0, uses_anonymous_args = 0
 449              		@ link register save eliminated.
 204:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if(I2C_SMBUS_HOST == type){
 450              		.loc 1 204 5 view .LVU140
 451              		.loc 1 204 7 is_stmt 0 view .LVU141
 452 0000 0829     		cmp	r1, #8
 205:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CTL0(i2c_periph) |= I2C_CTL0_SMBSEL;
 453              		.loc 1 205 9 is_stmt 1 view .LVU142
 454              		.loc 1 205 30 is_stmt 0 view .LVU143
 455 0002 0368     		ldr	r3, [r0]
 456 0004 0CBF     		ite	eq
 457 0006 43F00803 		orreq	r3, r3, #8
 206:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 207:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CTL0(i2c_periph) &= ~(I2C_CTL0_SMBSEL);
 458              		.loc 1 207 9 is_stmt 1 view .LVU144
 459              		.loc 1 207 30 is_stmt 0 view .LVU145
 460 000a 23F00803 		bicne	r3, r3, #8
 461 000e 0360     		str	r3, [r0]
 208:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 209:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 462              		.loc 1 209 1 view .LVU146
 463 0010 7047     		bx	lr
 464              		.cfi_endproc
 465              	.LFE119:
ARM GAS  /tmp/ccupCeIp.s 			page 14


 467              		.section	.text.i2c_ack_config,"ax",%progbits
 468              		.align	1
 469              		.global	i2c_ack_config
 470              		.syntax unified
 471              		.thumb
 472              		.thumb_func
 473              		.fpu fpv4-sp-d16
 475              	i2c_ack_config:
 476              	.LVL56:
 477              	.LFB120:
 210:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 211:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 212:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      whether or not to send an ACK
 213:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 214:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  ack:
 215:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 216:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_ACK_ENABLE: ACK will be sent
 217:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_ACK_DISABLE: ACK will not be sent
 218:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 219:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 220:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 221:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_ack_config(uint32_t i2c_periph, uint32_t ack)
 222:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 478              		.loc 1 222 1 is_stmt 1 view -0
 479              		.cfi_startproc
 480              		@ args = 0, pretend = 0, frame = 0
 481              		@ frame_needed = 0, uses_anonymous_args = 0
 482              		@ link register save eliminated.
 223:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if(I2C_ACK_ENABLE == ack){
 483              		.loc 1 223 5 view .LVU148
 484              		.loc 1 223 7 is_stmt 0 view .LVU149
 485 0000 0129     		cmp	r1, #1
 224:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CTL0(i2c_periph) |= I2C_CTL0_ACKEN;
 486              		.loc 1 224 9 is_stmt 1 view .LVU150
 487              		.loc 1 224 30 is_stmt 0 view .LVU151
 488 0002 0368     		ldr	r3, [r0]
 489 0004 0CBF     		ite	eq
 490 0006 43F48063 		orreq	r3, r3, #1024
 225:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 226:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CTL0(i2c_periph) &= ~(I2C_CTL0_ACKEN);
 491              		.loc 1 226 9 is_stmt 1 view .LVU152
 492              		.loc 1 226 30 is_stmt 0 view .LVU153
 493 000a 23F48063 		bicne	r3, r3, #1024
 494 000e 0360     		str	r3, [r0]
 227:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 228:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 495              		.loc 1 228 1 view .LVU154
 496 0010 7047     		bx	lr
 497              		.cfi_endproc
 498              	.LFE120:
 500              		.section	.text.i2c_ackpos_config,"ax",%progbits
 501              		.align	1
 502              		.global	i2c_ackpos_config
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 506              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccupCeIp.s 			page 15


 508              	i2c_ackpos_config:
 509              	.LVL57:
 510              	.LFB121:
 229:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 230:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 231:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      configure I2C POAP position
 232:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 233:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  pos:
 234:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 235:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_ACKPOS_CURRENT: whether to send ACK or not for the current
 236:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_ACKPOS_NEXT: whether to send ACK or not for the next byte
 237:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 238:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 239:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 240:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_ackpos_config(uint32_t i2c_periph, uint32_t pos)
 241:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 511              		.loc 1 241 1 is_stmt 1 view -0
 512              		.cfi_startproc
 513              		@ args = 0, pretend = 0, frame = 0
 514              		@ frame_needed = 0, uses_anonymous_args = 0
 515              		@ link register save eliminated.
 242:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* configure I2C POAP position */
 243:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if(I2C_ACKPOS_NEXT == pos){
 516              		.loc 1 243 5 view .LVU156
 517              		.loc 1 243 7 is_stmt 0 view .LVU157
 518 0000 21B9     		cbnz	r1, .L37
 244:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CTL0(i2c_periph) |= I2C_CTL0_POAP;
 519              		.loc 1 244 9 is_stmt 1 view .LVU158
 520              		.loc 1 244 30 is_stmt 0 view .LVU159
 521 0002 0368     		ldr	r3, [r0]
 522 0004 43F40063 		orr	r3, r3, #2048
 523 0008 0360     		str	r3, [r0]
 524 000a 7047     		bx	lr
 525              	.L37:
 245:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 246:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_CTL0(i2c_periph) &= ~(I2C_CTL0_POAP);
 526              		.loc 1 246 9 is_stmt 1 view .LVU160
 527              		.loc 1 246 30 is_stmt 0 view .LVU161
 528 000c 0368     		ldr	r3, [r0]
 529 000e 23F40063 		bic	r3, r3, #2048
 530 0012 0360     		str	r3, [r0]
 247:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 248:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 531              		.loc 1 248 1 view .LVU162
 532 0014 7047     		bx	lr
 533              		.cfi_endproc
 534              	.LFE121:
 536              		.section	.text.i2c_master_addressing,"ax",%progbits
 537              		.align	1
 538              		.global	i2c_master_addressing
 539              		.syntax unified
 540              		.thumb
 541              		.thumb_func
 542              		.fpu fpv4-sp-d16
 544              	i2c_master_addressing:
 545              	.LVL58:
 546              	.LFB122:
ARM GAS  /tmp/ccupCeIp.s 			page 16


 249:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 250:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 251:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      master sends slave address
 252:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 253:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  addr: slave address  
 254:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  trandirection: transmitter or receiver
 255:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 256:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_TRANSMITTER: transmitter  
 257:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_RECEIVER:    receiver  
 258:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 259:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 260:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 261:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_master_addressing(uint32_t i2c_periph, uint32_t addr, uint32_t trandirection)
 262:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 547              		.loc 1 262 1 is_stmt 1 view -0
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 0
 550              		@ frame_needed = 0, uses_anonymous_args = 0
 551              		@ link register save eliminated.
 263:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* master is a transmitter or a receiver */
 264:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if(I2C_TRANSMITTER == trandirection){
 552              		.loc 1 264 5 view .LVU164
 553              		.loc 1 264 7 is_stmt 0 view .LVU165
 554 0000 12F1020F 		cmn	r2, #2
 265:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         addr = addr & I2C_TRANSMITTER;
 555              		.loc 1 265 9 is_stmt 1 view .LVU166
 556              		.loc 1 265 14 is_stmt 0 view .LVU167
 557 0004 0CBF     		ite	eq
 558 0006 21F00101 		biceq	r1, r1, #1
 559              	.LVL59:
 266:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 267:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         addr = addr | I2C_RECEIVER;
 560              		.loc 1 267 9 is_stmt 1 view .LVU168
 561              		.loc 1 267 14 is_stmt 0 view .LVU169
 562 000a 41F00101 		orrne	r1, r1, #1
 563              	.LVL60:
 268:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 269:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* send slave address */
 270:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_DATA(i2c_periph) = addr;
 564              		.loc 1 270 5 is_stmt 1 view .LVU170
 565              		.loc 1 270 26 is_stmt 0 view .LVU171
 566 000e 0161     		str	r1, [r0, #16]
 271:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 567              		.loc 1 271 1 view .LVU172
 568 0010 7047     		bx	lr
 569              		.cfi_endproc
 570              	.LFE122:
 572              		.section	.text.i2c_dualaddr_enable,"ax",%progbits
 573              		.align	1
 574              		.global	i2c_dualaddr_enable
 575              		.syntax unified
 576              		.thumb
 577              		.thumb_func
 578              		.fpu fpv4-sp-d16
 580              	i2c_dualaddr_enable:
 581              	.LVL61:
 582              	.LFB123:
ARM GAS  /tmp/ccupCeIp.s 			page 17


 272:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 273:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 274:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      enable dual-address mode
 275:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 276:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  addr: the second address in dual-address mode
 277:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 278:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 279:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 280:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_dualaddr_enable(uint32_t i2c_periph, uint32_t addr)
 281:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 583              		.loc 1 281 1 is_stmt 1 view -0
 584              		.cfi_startproc
 585              		@ args = 0, pretend = 0, frame = 0
 586              		@ frame_needed = 0, uses_anonymous_args = 0
 587              		@ link register save eliminated.
 282:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* configure address */
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     addr = addr & I2C_ADDRESS2_MASK;
 588              		.loc 1 283 5 view .LVU174
 284:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_SADDR1(i2c_periph) = (I2C_SADDR1_DUADEN | addr);
 589              		.loc 1 284 5 view .LVU175
 283:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_SADDR1(i2c_periph) = (I2C_SADDR1_DUADEN | addr);
 590              		.loc 1 283 10 is_stmt 0 view .LVU176
 591 0000 01F0FE01 		and	r1, r1, #254
 592              	.LVL62:
 593              		.loc 1 284 49 view .LVU177
 594 0004 41F00101 		orr	r1, r1, #1
 595              	.LVL63:
 596              		.loc 1 284 28 view .LVU178
 597 0008 C160     		str	r1, [r0, #12]
 285:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 598              		.loc 1 285 1 view .LVU179
 599 000a 7047     		bx	lr
 600              		.cfi_endproc
 601              	.LFE123:
 603              		.section	.text.i2c_dualaddr_disable,"ax",%progbits
 604              		.align	1
 605              		.global	i2c_dualaddr_disable
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 609              		.fpu fpv4-sp-d16
 611              	i2c_dualaddr_disable:
 612              	.LVL64:
 613              	.LFB124:
 286:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 287:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 288:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      disable dual-address mode
 289:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 290:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 291:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 292:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 293:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_dualaddr_disable(uint32_t i2c_periph)
 294:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 614              		.loc 1 294 1 is_stmt 1 view -0
 615              		.cfi_startproc
 616              		@ args = 0, pretend = 0, frame = 0
 617              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccupCeIp.s 			page 18


 618              		@ link register save eliminated.
 295:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_SADDR1(i2c_periph) &= ~(I2C_SADDR1_DUADEN);
 619              		.loc 1 295 5 view .LVU181
 620              		.loc 1 295 28 is_stmt 0 view .LVU182
 621 0000 C368     		ldr	r3, [r0, #12]
 622 0002 23F00103 		bic	r3, r3, #1
 623 0006 C360     		str	r3, [r0, #12]
 296:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 624              		.loc 1 296 1 view .LVU183
 625 0008 7047     		bx	lr
 626              		.cfi_endproc
 627              	.LFE124:
 629              		.section	.text.i2c_enable,"ax",%progbits
 630              		.align	1
 631              		.global	i2c_enable
 632              		.syntax unified
 633              		.thumb
 634              		.thumb_func
 635              		.fpu fpv4-sp-d16
 637              	i2c_enable:
 638              	.LVL65:
 639              	.LFB125:
 297:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 298:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 299:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      enable I2C
 300:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1) 
 301:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 302:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 303:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 304:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_enable(uint32_t i2c_periph)
 305:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 640              		.loc 1 305 1 is_stmt 1 view -0
 641              		.cfi_startproc
 642              		@ args = 0, pretend = 0, frame = 0
 643              		@ frame_needed = 0, uses_anonymous_args = 0
 644              		@ link register save eliminated.
 306:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) |= I2C_CTL0_I2CEN;
 645              		.loc 1 306 5 view .LVU185
 646              		.loc 1 306 26 is_stmt 0 view .LVU186
 647 0000 0368     		ldr	r3, [r0]
 648 0002 43F00103 		orr	r3, r3, #1
 649 0006 0360     		str	r3, [r0]
 307:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 650              		.loc 1 307 1 view .LVU187
 651 0008 7047     		bx	lr
 652              		.cfi_endproc
 653              	.LFE125:
 655              		.section	.text.i2c_disable,"ax",%progbits
 656              		.align	1
 657              		.global	i2c_disable
 658              		.syntax unified
 659              		.thumb
 660              		.thumb_func
 661              		.fpu fpv4-sp-d16
 663              	i2c_disable:
 664              	.LVL66:
 665              	.LFB126:
ARM GAS  /tmp/ccupCeIp.s 			page 19


 308:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 309:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 310:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      disable I2C
 311:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1) 
 312:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 313:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 314:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 315:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_disable(uint32_t i2c_periph)
 316:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 666              		.loc 1 316 1 is_stmt 1 view -0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 0, uses_anonymous_args = 0
 670              		@ link register save eliminated.
 317:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) &= ~(I2C_CTL0_I2CEN);
 671              		.loc 1 317 5 view .LVU189
 672              		.loc 1 317 26 is_stmt 0 view .LVU190
 673 0000 0368     		ldr	r3, [r0]
 674 0002 23F00103 		bic	r3, r3, #1
 675 0006 0360     		str	r3, [r0]
 318:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 676              		.loc 1 318 1 view .LVU191
 677 0008 7047     		bx	lr
 678              		.cfi_endproc
 679              	.LFE126:
 681              		.section	.text.i2c_start_on_bus,"ax",%progbits
 682              		.align	1
 683              		.global	i2c_start_on_bus
 684              		.syntax unified
 685              		.thumb
 686              		.thumb_func
 687              		.fpu fpv4-sp-d16
 689              	i2c_start_on_bus:
 690              	.LVL67:
 691              	.LFB127:
 319:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 320:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 321:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      generate a START condition on I2C bus
 322:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 323:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 324:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 325:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 326:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_start_on_bus(uint32_t i2c_periph)
 327:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 692              		.loc 1 327 1 is_stmt 1 view -0
 693              		.cfi_startproc
 694              		@ args = 0, pretend = 0, frame = 0
 695              		@ frame_needed = 0, uses_anonymous_args = 0
 696              		@ link register save eliminated.
 328:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) |= I2C_CTL0_START;
 697              		.loc 1 328 5 view .LVU193
 698              		.loc 1 328 26 is_stmt 0 view .LVU194
 699 0000 0368     		ldr	r3, [r0]
 700 0002 43F48073 		orr	r3, r3, #256
 701 0006 0360     		str	r3, [r0]
 329:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 702              		.loc 1 329 1 view .LVU195
ARM GAS  /tmp/ccupCeIp.s 			page 20


 703 0008 7047     		bx	lr
 704              		.cfi_endproc
 705              	.LFE127:
 707              		.section	.text.i2c_stop_on_bus,"ax",%progbits
 708              		.align	1
 709              		.global	i2c_stop_on_bus
 710              		.syntax unified
 711              		.thumb
 712              		.thumb_func
 713              		.fpu fpv4-sp-d16
 715              	i2c_stop_on_bus:
 716              	.LVL68:
 717              	.LFB128:
 330:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 331:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 332:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      generate a STOP condition on I2C bus
 333:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 334:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 335:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 336:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 337:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_stop_on_bus(uint32_t i2c_periph)
 338:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 718              		.loc 1 338 1 is_stmt 1 view -0
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 0
 721              		@ frame_needed = 0, uses_anonymous_args = 0
 722              		@ link register save eliminated.
 339:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) |= I2C_CTL0_STOP;
 723              		.loc 1 339 5 view .LVU197
 724              		.loc 1 339 26 is_stmt 0 view .LVU198
 725 0000 0368     		ldr	r3, [r0]
 726 0002 43F40073 		orr	r3, r3, #512
 727 0006 0360     		str	r3, [r0]
 340:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 728              		.loc 1 340 1 view .LVU199
 729 0008 7047     		bx	lr
 730              		.cfi_endproc
 731              	.LFE128:
 733              		.section	.text.i2c_data_transmit,"ax",%progbits
 734              		.align	1
 735              		.global	i2c_data_transmit
 736              		.syntax unified
 737              		.thumb
 738              		.thumb_func
 739              		.fpu fpv4-sp-d16
 741              	i2c_data_transmit:
 742              	.LVL69:
 743              	.LFB129:
 341:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 342:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 343:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      I2C transmit data function
 344:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 345:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  data: data of transmission 
 346:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 347:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 348:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 349:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_data_transmit(uint32_t i2c_periph, uint8_t data)
ARM GAS  /tmp/ccupCeIp.s 			page 21


 350:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 744              		.loc 1 350 1 is_stmt 1 view -0
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 0
 747              		@ frame_needed = 0, uses_anonymous_args = 0
 748              		@ link register save eliminated.
 351:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_DATA(i2c_periph) = DATA_TRANS(data);
 749              		.loc 1 351 5 view .LVU201
 750              		.loc 1 351 26 is_stmt 0 view .LVU202
 751 0000 0161     		str	r1, [r0, #16]
 352:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 752              		.loc 1 352 1 view .LVU203
 753 0002 7047     		bx	lr
 754              		.cfi_endproc
 755              	.LFE129:
 757              		.section	.text.i2c_data_receive,"ax",%progbits
 758              		.align	1
 759              		.global	i2c_data_receive
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 763              		.fpu fpv4-sp-d16
 765              	i2c_data_receive:
 766              	.LVL70:
 767              	.LFB130:
 353:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 354:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 355:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      I2C receive data function
 356:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 357:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 358:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     data of received
 359:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 360:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** uint8_t i2c_data_receive(uint32_t i2c_periph)
 361:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 768              		.loc 1 361 1 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 772              		@ link register save eliminated.
 362:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     return (uint8_t)DATA_RECV(I2C_DATA(i2c_periph));
 773              		.loc 1 362 5 view .LVU205
 774              		.loc 1 362 21 is_stmt 0 view .LVU206
 775 0000 0069     		ldr	r0, [r0, #16]
 776              	.LVL71:
 363:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 777              		.loc 1 363 1 view .LVU207
 778 0002 C0B2     		uxtb	r0, r0
 779 0004 7047     		bx	lr
 780              		.cfi_endproc
 781              	.LFE130:
 783              		.section	.text.i2c_dma_enable,"ax",%progbits
 784              		.align	1
 785              		.global	i2c_dma_enable
 786              		.syntax unified
 787              		.thumb
 788              		.thumb_func
 789              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccupCeIp.s 			page 22


 791              	i2c_dma_enable:
 792              	.LVL72:
 793              	.LFB131:
 364:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 365:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 366:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      enable I2C DMA mode 
 367:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 368:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  dmastate:
 369:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 370:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_DMA_ON: DMA mode enable
 371:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_DMA_OFF: DMA mode disable
 372:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 373:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 374:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 375:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_dma_enable(uint32_t i2c_periph, uint32_t dmastate)
 376:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 794              		.loc 1 376 1 is_stmt 1 view -0
 795              		.cfi_startproc
 796              		@ args = 0, pretend = 0, frame = 0
 797              		@ frame_needed = 0, uses_anonymous_args = 0
 798              		@ link register save eliminated.
 377:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* configure I2C DMA function */
 378:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t ctl = 0U;
 799              		.loc 1 378 5 view .LVU209
 379:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 380:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl = I2C_CTL1(i2c_periph);
 800              		.loc 1 380 5 view .LVU210
 801              		.loc 1 380 9 is_stmt 0 view .LVU211
 802 0000 4368     		ldr	r3, [r0, #4]
 803              	.LVL73:
 381:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl &= ~(I2C_CTL1_DMAON); 
 804              		.loc 1 381 5 is_stmt 1 view .LVU212
 805              		.loc 1 381 9 is_stmt 0 view .LVU213
 806 0002 23F40063 		bic	r3, r3, #2048
 807              	.LVL74:
 382:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl |= dmastate;
 808              		.loc 1 382 5 is_stmt 1 view .LVU214
 809              		.loc 1 382 9 is_stmt 0 view .LVU215
 810 0006 0B43     		orrs	r3, r3, r1
 811              	.LVL75:
 383:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL1(i2c_periph) = ctl;
 812              		.loc 1 383 5 is_stmt 1 view .LVU216
 813              		.loc 1 383 26 is_stmt 0 view .LVU217
 814 0008 4360     		str	r3, [r0, #4]
 384:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 815              		.loc 1 384 1 view .LVU218
 816 000a 7047     		bx	lr
 817              		.cfi_endproc
 818              	.LFE131:
 820              		.section	.text.i2c_dma_last_transfer_config,"ax",%progbits
 821              		.align	1
 822              		.global	i2c_dma_last_transfer_config
 823              		.syntax unified
 824              		.thumb
 825              		.thumb_func
 826              		.fpu fpv4-sp-d16
 828              	i2c_dma_last_transfer_config:
ARM GAS  /tmp/ccupCeIp.s 			page 23


 829              	.LVL76:
 830              	.LFB132:
 385:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 386:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 387:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      configure whether next DMA EOT is DMA last transfer or not
 388:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 389:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  dmalast:
 390:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 391:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_DMALST_ON: next DMA EOT is the last transfer
 392:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_DMALST_OFF: next DMA EOT is not the last transfer
 393:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 394:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 395:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 396:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_dma_last_transfer_config(uint32_t i2c_periph, uint32_t dmalast)
 397:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 831              		.loc 1 397 1 is_stmt 1 view -0
 832              		.cfi_startproc
 833              		@ args = 0, pretend = 0, frame = 0
 834              		@ frame_needed = 0, uses_anonymous_args = 0
 835              		@ link register save eliminated.
 398:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* configure DMA last transfer */
 399:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t ctl = 0U;
 836              		.loc 1 399 5 view .LVU220
 400:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 401:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl = I2C_CTL1(i2c_periph);
 837              		.loc 1 401 5 view .LVU221
 838              		.loc 1 401 9 is_stmt 0 view .LVU222
 839 0000 4368     		ldr	r3, [r0, #4]
 840              	.LVL77:
 402:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl &= ~(I2C_CTL1_DMALST); 
 841              		.loc 1 402 5 is_stmt 1 view .LVU223
 842              		.loc 1 402 9 is_stmt 0 view .LVU224
 843 0002 23F48053 		bic	r3, r3, #4096
 844              	.LVL78:
 403:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl |= dmalast;
 845              		.loc 1 403 5 is_stmt 1 view .LVU225
 846              		.loc 1 403 9 is_stmt 0 view .LVU226
 847 0006 0B43     		orrs	r3, r3, r1
 848              	.LVL79:
 404:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL1(i2c_periph) = ctl;
 849              		.loc 1 404 5 is_stmt 1 view .LVU227
 850              		.loc 1 404 26 is_stmt 0 view .LVU228
 851 0008 4360     		str	r3, [r0, #4]
 405:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 852              		.loc 1 405 1 view .LVU229
 853 000a 7047     		bx	lr
 854              		.cfi_endproc
 855              	.LFE132:
 857              		.section	.text.i2c_stretch_scl_low_config,"ax",%progbits
 858              		.align	1
 859              		.global	i2c_stretch_scl_low_config
 860              		.syntax unified
 861              		.thumb
 862              		.thumb_func
 863              		.fpu fpv4-sp-d16
 865              	i2c_stretch_scl_low_config:
 866              	.LVL80:
ARM GAS  /tmp/ccupCeIp.s 			page 24


 867              	.LFB133:
 406:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 407:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 408:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      whether to stretch SCL low when data is not ready in slave mode 
 409:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 410:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  stretchpara:
 411:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 412:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_SCLSTRETCH_ENABLE: SCL stretching is enabled
 413:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_SCLSTRETCH_DISABLE: SCL stretching is disabled
 414:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 415:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 416:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 417:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_stretch_scl_low_config(uint32_t i2c_periph, uint32_t stretchpara)
 418:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 868              		.loc 1 418 1 is_stmt 1 view -0
 869              		.cfi_startproc
 870              		@ args = 0, pretend = 0, frame = 0
 871              		@ frame_needed = 0, uses_anonymous_args = 0
 872              		@ link register save eliminated.
 419:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* configure I2C SCL strerching enable or disable */
 420:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t ctl = 0U;
 873              		.loc 1 420 5 view .LVU231
 421:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 422:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 874              		.loc 1 422 5 view .LVU232
 875              		.loc 1 422 9 is_stmt 0 view .LVU233
 876 0000 0368     		ldr	r3, [r0]
 877              	.LVL81:
 423:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl &= ~(I2C_CTL0_SS); 
 878              		.loc 1 423 5 is_stmt 1 view .LVU234
 879              		.loc 1 423 9 is_stmt 0 view .LVU235
 880 0002 23F08003 		bic	r3, r3, #128
 881              	.LVL82:
 424:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl |= stretchpara;
 882              		.loc 1 424 5 is_stmt 1 view .LVU236
 883              		.loc 1 424 9 is_stmt 0 view .LVU237
 884 0006 0B43     		orrs	r3, r3, r1
 885              	.LVL83:
 425:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 886              		.loc 1 425 5 is_stmt 1 view .LVU238
 887              		.loc 1 425 26 is_stmt 0 view .LVU239
 888 0008 0360     		str	r3, [r0]
 426:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 889              		.loc 1 426 1 view .LVU240
 890 000a 7047     		bx	lr
 891              		.cfi_endproc
 892              	.LFE133:
 894              		.section	.text.i2c_slave_response_to_gcall_config,"ax",%progbits
 895              		.align	1
 896              		.global	i2c_slave_response_to_gcall_config
 897              		.syntax unified
 898              		.thumb
 899              		.thumb_func
 900              		.fpu fpv4-sp-d16
 902              	i2c_slave_response_to_gcall_config:
 903              	.LVL84:
 904              	.LFB134:
ARM GAS  /tmp/ccupCeIp.s 			page 25


 427:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 428:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 429:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      whether or not to response to a general call 
 430:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 431:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  gcallpara:
 432:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 433:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_GCEN_ENABLE: slave will response to a general call
 434:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_GCEN_DISABLE: slave will not response to a general call
 435:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 436:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 437:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 438:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_slave_response_to_gcall_config(uint32_t i2c_periph, uint32_t gcallpara)
 439:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 905              		.loc 1 439 1 is_stmt 1 view -0
 906              		.cfi_startproc
 907              		@ args = 0, pretend = 0, frame = 0
 908              		@ frame_needed = 0, uses_anonymous_args = 0
 909              		@ link register save eliminated.
 440:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* configure slave response to a general call enable or disable */
 441:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t ctl = 0U;
 910              		.loc 1 441 5 view .LVU242
 442:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 443:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 911              		.loc 1 443 5 view .LVU243
 912              		.loc 1 443 9 is_stmt 0 view .LVU244
 913 0000 0368     		ldr	r3, [r0]
 914              	.LVL85:
 444:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl &= ~(I2C_CTL0_GCEN); 
 915              		.loc 1 444 5 is_stmt 1 view .LVU245
 916              		.loc 1 444 9 is_stmt 0 view .LVU246
 917 0002 23F04003 		bic	r3, r3, #64
 918              	.LVL86:
 445:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl |= gcallpara;
 919              		.loc 1 445 5 is_stmt 1 view .LVU247
 920              		.loc 1 445 9 is_stmt 0 view .LVU248
 921 0006 0B43     		orrs	r3, r3, r1
 922              	.LVL87:
 446:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 923              		.loc 1 446 5 is_stmt 1 view .LVU249
 924              		.loc 1 446 26 is_stmt 0 view .LVU250
 925 0008 0360     		str	r3, [r0]
 447:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 926              		.loc 1 447 1 view .LVU251
 927 000a 7047     		bx	lr
 928              		.cfi_endproc
 929              	.LFE134:
 931              		.section	.text.i2c_software_reset_config,"ax",%progbits
 932              		.align	1
 933              		.global	i2c_software_reset_config
 934              		.syntax unified
 935              		.thumb
 936              		.thumb_func
 937              		.fpu fpv4-sp-d16
 939              	i2c_software_reset_config:
 940              	.LVL88:
 941              	.LFB135:
 448:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
ARM GAS  /tmp/ccupCeIp.s 			page 26


 449:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 450:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      software reset I2C 
 451:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 452:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  sreset:
 453:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 454:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_SRESET_SET: I2C is under reset
 455:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_SRESET_RESET: I2C is not under reset
 456:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 457:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 458:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 459:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_software_reset_config(uint32_t i2c_periph, uint32_t sreset)
 460:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 942              		.loc 1 460 1 is_stmt 1 view -0
 943              		.cfi_startproc
 944              		@ args = 0, pretend = 0, frame = 0
 945              		@ frame_needed = 0, uses_anonymous_args = 0
 946              		@ link register save eliminated.
 461:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* modify CTL0 and configure software reset I2C state */
 462:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t ctl = 0U;
 947              		.loc 1 462 5 view .LVU253
 463:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 464:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 948              		.loc 1 464 5 view .LVU254
 949              		.loc 1 464 9 is_stmt 0 view .LVU255
 950 0000 0368     		ldr	r3, [r0]
 951              	.LVL89:
 465:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl &= ~(I2C_CTL0_SRESET); 
 952              		.loc 1 465 5 is_stmt 1 view .LVU256
 953              		.loc 1 465 9 is_stmt 0 view .LVU257
 954 0002 23F40043 		bic	r3, r3, #32768
 955              	.LVL90:
 466:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl |= sreset;
 956              		.loc 1 466 5 is_stmt 1 view .LVU258
 957              		.loc 1 466 9 is_stmt 0 view .LVU259
 958 0006 0B43     		orrs	r3, r3, r1
 959              	.LVL91:
 467:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 960              		.loc 1 467 5 is_stmt 1 view .LVU260
 961              		.loc 1 467 26 is_stmt 0 view .LVU261
 962 0008 0360     		str	r3, [r0]
 468:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 963              		.loc 1 468 1 view .LVU262
 964 000a 7047     		bx	lr
 965              		.cfi_endproc
 966              	.LFE135:
 968              		.section	.text.i2c_pec_enable,"ax",%progbits
 969              		.align	1
 970              		.global	i2c_pec_enable
 971              		.syntax unified
 972              		.thumb
 973              		.thumb_func
 974              		.fpu fpv4-sp-d16
 976              	i2c_pec_enable:
 977              	.LVL92:
 978              	.LFB136:
 469:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 470:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
ARM GAS  /tmp/ccupCeIp.s 			page 27


 471:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      I2C PEC calculation on or off
 472:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 473:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  pecstate:
 474:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 475:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_PEC_ENABLE: PEC calculation on 
 476:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_PEC_DISABLE: PEC calculation off 
 477:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 478:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 479:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 480:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_pec_enable(uint32_t i2c_periph, uint32_t pecstate)
 481:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 979              		.loc 1 481 1 is_stmt 1 view -0
 980              		.cfi_startproc
 981              		@ args = 0, pretend = 0, frame = 0
 982              		@ frame_needed = 0, uses_anonymous_args = 0
 983              		@ link register save eliminated.
 482:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* on/off PEC calculation */
 483:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t ctl = 0U;
 984              		.loc 1 483 5 view .LVU264
 484:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 485:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 985              		.loc 1 485 5 view .LVU265
 986              		.loc 1 485 9 is_stmt 0 view .LVU266
 987 0000 0368     		ldr	r3, [r0]
 988              	.LVL93:
 486:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl &= ~(I2C_CTL0_PECEN);
 989              		.loc 1 486 5 is_stmt 1 view .LVU267
 990              		.loc 1 486 9 is_stmt 0 view .LVU268
 991 0002 23F02003 		bic	r3, r3, #32
 992              	.LVL94:
 487:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl |= pecstate;
 993              		.loc 1 487 5 is_stmt 1 view .LVU269
 994              		.loc 1 487 9 is_stmt 0 view .LVU270
 995 0006 0B43     		orrs	r3, r3, r1
 996              	.LVL95:
 488:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 997              		.loc 1 488 5 is_stmt 1 view .LVU271
 998              		.loc 1 488 26 is_stmt 0 view .LVU272
 999 0008 0360     		str	r3, [r0]
 489:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1000              		.loc 1 489 1 view .LVU273
 1001 000a 7047     		bx	lr
 1002              		.cfi_endproc
 1003              	.LFE136:
 1005              		.section	.text.i2c_pec_transfer_enable,"ax",%progbits
 1006              		.align	1
 1007              		.global	i2c_pec_transfer_enable
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1011              		.fpu fpv4-sp-d16
 1013              	i2c_pec_transfer_enable:
 1014              	.LVL96:
 1015              	.LFB137:
 490:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 491:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 492:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      I2C whether to transfer PEC value
ARM GAS  /tmp/ccupCeIp.s 			page 28


 493:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 494:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  pecpara:
 495:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 496:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_PECTRANS_ENABLE: transfer PEC 
 497:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_PECTRANS_DISABLE: not transfer PEC 
 498:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 499:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 500:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 501:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_pec_transfer_enable(uint32_t i2c_periph, uint32_t pecpara)
 502:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1016              		.loc 1 502 1 is_stmt 1 view -0
 1017              		.cfi_startproc
 1018              		@ args = 0, pretend = 0, frame = 0
 1019              		@ frame_needed = 0, uses_anonymous_args = 0
 1020              		@ link register save eliminated.
 503:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* whether to transfer PEC */
 504:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t ctl = 0U;
 1021              		.loc 1 504 5 view .LVU275
 505:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 506:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 1022              		.loc 1 506 5 view .LVU276
 1023              		.loc 1 506 9 is_stmt 0 view .LVU277
 1024 0000 0368     		ldr	r3, [r0]
 1025              	.LVL97:
 507:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl &= ~(I2C_CTL0_PECTRANS);
 1026              		.loc 1 507 5 is_stmt 1 view .LVU278
 1027              		.loc 1 507 9 is_stmt 0 view .LVU279
 1028 0002 23F48053 		bic	r3, r3, #4096
 1029              	.LVL98:
 508:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl |= pecpara;
 1030              		.loc 1 508 5 is_stmt 1 view .LVU280
 1031              		.loc 1 508 9 is_stmt 0 view .LVU281
 1032 0006 0B43     		orrs	r3, r3, r1
 1033              	.LVL99:
 509:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 1034              		.loc 1 509 5 is_stmt 1 view .LVU282
 1035              		.loc 1 509 26 is_stmt 0 view .LVU283
 1036 0008 0360     		str	r3, [r0]
 510:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1037              		.loc 1 510 1 view .LVU284
 1038 000a 7047     		bx	lr
 1039              		.cfi_endproc
 1040              	.LFE137:
 1042              		.section	.text.i2c_pec_value_get,"ax",%progbits
 1043              		.align	1
 1044              		.global	i2c_pec_value_get
 1045              		.syntax unified
 1046              		.thumb
 1047              		.thumb_func
 1048              		.fpu fpv4-sp-d16
 1050              	i2c_pec_value_get:
 1051              	.LVL100:
 1052              	.LFB138:
 511:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 512:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 513:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      get packet error checking value 
 514:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
ARM GAS  /tmp/ccupCeIp.s 			page 29


 515:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 516:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     PEC value
 517:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 518:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** uint8_t i2c_pec_value_get(uint32_t i2c_periph)
 519:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1053              		.loc 1 519 1 is_stmt 1 view -0
 1054              		.cfi_startproc
 1055              		@ args = 0, pretend = 0, frame = 0
 1056              		@ frame_needed = 0, uses_anonymous_args = 0
 1057              		@ link register save eliminated.
 520:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     return (uint8_t)((I2C_STAT1(i2c_periph) & I2C_STAT1_PECV)>>STAT1_PECV_OFFSET);
 1058              		.loc 1 520 5 view .LVU286
 1059              		.loc 1 520 23 is_stmt 0 view .LVU287
 1060 0000 8069     		ldr	r0, [r0, #24]
 1061              	.LVL101:
 521:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1062              		.loc 1 521 1 view .LVU288
 1063 0002 C0F30720 		ubfx	r0, r0, #8, #8
 1064 0006 7047     		bx	lr
 1065              		.cfi_endproc
 1066              	.LFE138:
 1068              		.section	.text.i2c_smbus_issue_alert,"ax",%progbits
 1069              		.align	1
 1070              		.global	i2c_smbus_issue_alert
 1071              		.syntax unified
 1072              		.thumb
 1073              		.thumb_func
 1074              		.fpu fpv4-sp-d16
 1076              	i2c_smbus_issue_alert:
 1077              	.LVL102:
 1078              	.LFB139:
 522:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 523:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 524:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      I2C issue alert through SMBA pin 
 525:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 526:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  smbuspara:
 527:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 528:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_SALTSEND_ENABLE: issue alert through SMBA pin 
 529:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_SALTSEND_DISABLE: not issue alert through SMBA pin 
 530:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 531:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 532:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 533:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_smbus_issue_alert(uint32_t i2c_periph, uint32_t smbuspara)
 534:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1079              		.loc 1 534 1 is_stmt 1 view -0
 1080              		.cfi_startproc
 1081              		@ args = 0, pretend = 0, frame = 0
 1082              		@ frame_needed = 0, uses_anonymous_args = 0
 1083              		@ link register save eliminated.
 535:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* issue alert through SMBA pin configure*/
 536:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t ctl = 0U;
 1084              		.loc 1 536 5 view .LVU290
 537:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 538:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 1085              		.loc 1 538 5 view .LVU291
 1086              		.loc 1 538 9 is_stmt 0 view .LVU292
 1087 0000 0368     		ldr	r3, [r0]
ARM GAS  /tmp/ccupCeIp.s 			page 30


 1088              	.LVL103:
 539:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl &= ~(I2C_CTL0_SALT);
 1089              		.loc 1 539 5 is_stmt 1 view .LVU293
 1090              		.loc 1 539 9 is_stmt 0 view .LVU294
 1091 0002 23F40053 		bic	r3, r3, #8192
 1092              	.LVL104:
 540:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl |= smbuspara;
 1093              		.loc 1 540 5 is_stmt 1 view .LVU295
 1094              		.loc 1 540 9 is_stmt 0 view .LVU296
 1095 0006 0B43     		orrs	r3, r3, r1
 1096              	.LVL105:
 541:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 1097              		.loc 1 541 5 is_stmt 1 view .LVU297
 1098              		.loc 1 541 26 is_stmt 0 view .LVU298
 1099 0008 0360     		str	r3, [r0]
 542:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1100              		.loc 1 542 1 view .LVU299
 1101 000a 7047     		bx	lr
 1102              		.cfi_endproc
 1103              	.LFE139:
 1105              		.section	.text.i2c_smbus_arp_enable,"ax",%progbits
 1106              		.align	1
 1107              		.global	i2c_smbus_arp_enable
 1108              		.syntax unified
 1109              		.thumb
 1110              		.thumb_func
 1111              		.fpu fpv4-sp-d16
 1113              	i2c_smbus_arp_enable:
 1114              	.LVL106:
 1115              	.LFB140:
 543:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 544:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 545:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      enable or disable I2C ARP protocol in SMBus switch
 546:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 547:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  arpstate:
 548:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 549:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_ARP_ENABLE: enable ARP
 550:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_ARP_DISABLE: disable ARP
 551:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 552:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 553:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 554:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_smbus_arp_enable(uint32_t i2c_periph, uint32_t arpstate)
 555:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1116              		.loc 1 555 1 is_stmt 1 view -0
 1117              		.cfi_startproc
 1118              		@ args = 0, pretend = 0, frame = 0
 1119              		@ frame_needed = 0, uses_anonymous_args = 0
 1120              		@ link register save eliminated.
 556:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* enable or disable I2C ARP protocol*/
 557:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t ctl = 0U;
 1121              		.loc 1 557 5 view .LVU301
 558:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 559:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl = I2C_CTL0(i2c_periph);
 1122              		.loc 1 559 5 view .LVU302
 1123              		.loc 1 559 9 is_stmt 0 view .LVU303
 1124 0000 0368     		ldr	r3, [r0]
 1125              	.LVL107:
ARM GAS  /tmp/ccupCeIp.s 			page 31


 560:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl &= ~(I2C_CTL0_ARPEN);
 1126              		.loc 1 560 5 is_stmt 1 view .LVU304
 1127              		.loc 1 560 9 is_stmt 0 view .LVU305
 1128 0002 23F01003 		bic	r3, r3, #16
 1129              	.LVL108:
 561:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     ctl |= arpstate;
 1130              		.loc 1 561 5 is_stmt 1 view .LVU306
 1131              		.loc 1 561 9 is_stmt 0 view .LVU307
 1132 0006 0B43     		orrs	r3, r3, r1
 1133              	.LVL109:
 562:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_CTL0(i2c_periph) = ctl;
 1134              		.loc 1 562 5 is_stmt 1 view .LVU308
 1135              		.loc 1 562 26 is_stmt 0 view .LVU309
 1136 0008 0360     		str	r3, [r0]
 563:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1137              		.loc 1 563 1 view .LVU310
 1138 000a 7047     		bx	lr
 1139              		.cfi_endproc
 1140              	.LFE140:
 1142              		.section	.text.i2c_sam_enable,"ax",%progbits
 1143              		.align	1
 1144              		.global	i2c_sam_enable
 1145              		.syntax unified
 1146              		.thumb
 1147              		.thumb_func
 1148              		.fpu fpv4-sp-d16
 1150              	i2c_sam_enable:
 1151              	.LVL110:
 1152              	.LFB141:
 564:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 565:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 566:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      enable SAM_V interface
 567:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 568:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 569:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 570:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 571:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_sam_enable(uint32_t i2c_periph)
 572:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1153              		.loc 1 572 1 is_stmt 1 view -0
 1154              		.cfi_startproc
 1155              		@ args = 0, pretend = 0, frame = 0
 1156              		@ frame_needed = 0, uses_anonymous_args = 0
 1157              		@ link register save eliminated.
 573:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_SAMCS(i2c_periph) |= I2C_SAMCS_SAMEN;
 1158              		.loc 1 573 5 view .LVU312
 1159              		.loc 1 573 27 is_stmt 0 view .LVU313
 1160 0000 D0F88030 		ldr	r3, [r0, #128]
 1161 0004 43F00103 		orr	r3, r3, #1
 1162 0008 C0F88030 		str	r3, [r0, #128]
 574:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1163              		.loc 1 574 1 view .LVU314
 1164 000c 7047     		bx	lr
 1165              		.cfi_endproc
 1166              	.LFE141:
 1168              		.section	.text.i2c_sam_disable,"ax",%progbits
 1169              		.align	1
 1170              		.global	i2c_sam_disable
ARM GAS  /tmp/ccupCeIp.s 			page 32


 1171              		.syntax unified
 1172              		.thumb
 1173              		.thumb_func
 1174              		.fpu fpv4-sp-d16
 1176              	i2c_sam_disable:
 1177              	.LVL111:
 1178              	.LFB142:
 575:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 576:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 577:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      disable SAM_V interface
 578:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 579:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 580:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 581:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 582:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_sam_disable(uint32_t i2c_periph)
 583:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1179              		.loc 1 583 1 is_stmt 1 view -0
 1180              		.cfi_startproc
 1181              		@ args = 0, pretend = 0, frame = 0
 1182              		@ frame_needed = 0, uses_anonymous_args = 0
 1183              		@ link register save eliminated.
 584:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_SAMCS(i2c_periph) &= ~(I2C_SAMCS_SAMEN);
 1184              		.loc 1 584 5 view .LVU316
 1185              		.loc 1 584 27 is_stmt 0 view .LVU317
 1186 0000 D0F88030 		ldr	r3, [r0, #128]
 1187 0004 23F00103 		bic	r3, r3, #1
 1188 0008 C0F88030 		str	r3, [r0, #128]
 585:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1189              		.loc 1 585 1 view .LVU318
 1190 000c 7047     		bx	lr
 1191              		.cfi_endproc
 1192              	.LFE142:
 1194              		.section	.text.i2c_sam_timeout_enable,"ax",%progbits
 1195              		.align	1
 1196              		.global	i2c_sam_timeout_enable
 1197              		.syntax unified
 1198              		.thumb
 1199              		.thumb_func
 1200              		.fpu fpv4-sp-d16
 1202              	i2c_sam_timeout_enable:
 1203              	.LVL112:
 1204              	.LFB143:
 586:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 587:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 588:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      enable SAM_V interface timeout detect
 589:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 590:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 591:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 592:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 593:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_sam_timeout_enable(uint32_t i2c_periph)
 594:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1205              		.loc 1 594 1 is_stmt 1 view -0
 1206              		.cfi_startproc
 1207              		@ args = 0, pretend = 0, frame = 0
 1208              		@ frame_needed = 0, uses_anonymous_args = 0
 1209              		@ link register save eliminated.
 595:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_SAMCS(i2c_periph) |= I2C_SAMCS_STOEN;
ARM GAS  /tmp/ccupCeIp.s 			page 33


 1210              		.loc 1 595 5 view .LVU320
 1211              		.loc 1 595 27 is_stmt 0 view .LVU321
 1212 0000 D0F88030 		ldr	r3, [r0, #128]
 1213 0004 43F00203 		orr	r3, r3, #2
 1214 0008 C0F88030 		str	r3, [r0, #128]
 596:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1215              		.loc 1 596 1 view .LVU322
 1216 000c 7047     		bx	lr
 1217              		.cfi_endproc
 1218              	.LFE143:
 1220              		.section	.text.i2c_sam_timeout_disable,"ax",%progbits
 1221              		.align	1
 1222              		.global	i2c_sam_timeout_disable
 1223              		.syntax unified
 1224              		.thumb
 1225              		.thumb_func
 1226              		.fpu fpv4-sp-d16
 1228              	i2c_sam_timeout_disable:
 1229              	.LVL113:
 1230              	.LFB144:
 597:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 598:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 599:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      disable SAM_V interface timeout detect
 600:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 601:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 602:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 603:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 604:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_sam_timeout_disable(uint32_t i2c_periph)
 605:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1231              		.loc 1 605 1 is_stmt 1 view -0
 1232              		.cfi_startproc
 1233              		@ args = 0, pretend = 0, frame = 0
 1234              		@ frame_needed = 0, uses_anonymous_args = 0
 1235              		@ link register save eliminated.
 606:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_SAMCS(i2c_periph) &= ~(I2C_SAMCS_STOEN);
 1236              		.loc 1 606 5 view .LVU324
 1237              		.loc 1 606 27 is_stmt 0 view .LVU325
 1238 0000 D0F88030 		ldr	r3, [r0, #128]
 1239 0004 23F00203 		bic	r3, r3, #2
 1240 0008 C0F88030 		str	r3, [r0, #128]
 607:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1241              		.loc 1 607 1 view .LVU326
 1242 000c 7047     		bx	lr
 1243              		.cfi_endproc
 1244              	.LFE144:
 1246              		.section	.text.i2c_flag_get,"ax",%progbits
 1247              		.align	1
 1248              		.global	i2c_flag_get
 1249              		.syntax unified
 1250              		.thumb
 1251              		.thumb_func
 1252              		.fpu fpv4-sp-d16
 1254              	i2c_flag_get:
 1255              	.LVL114:
 1256              	.LFB145:
 608:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 609:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
ARM GAS  /tmp/ccupCeIp.s 			page 34


 610:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      check I2C flag is set or not
 611:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 612:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  flag: I2C flags, refer to i2c_flag_enum
 613:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 614:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_SBSEND: start condition send out 
 615:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_ADDSEND: address is sent in master mode or received and matches in slave
 616:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_BTC: byte transmission finishes
 617:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_ADD10SEND: header of 10-bit address is sent in master mode
 618:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_STPDET: stop condition detected in slave mode
 619:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_RBNE: I2C_DATA is not Empty during receiving
 620:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_TBE: I2C_DATA is empty during transmitting
 621:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_BERR: a bus error occurs indication a unexpected start or stop condition
 622:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_LOSTARB: arbitration lost in master mode
 623:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_AERR: acknowledge error
 624:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_OUERR: overrun or underrun situation occurs in slave mode
 625:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_PECERR: PEC error when receiving data
 626:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_SMBTO: timeout signal in SMBus mode
 627:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_SMBALT: SMBus alert status
 628:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_MASTER: a flag indicating whether I2C block is in master or slave mode
 629:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_I2CBSY: busy flag
 630:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_TRS: whether the I2C is a transmitter or a receiver
 631:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_RXGC: general call address (00h) received
 632:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_DEFSMB: default address of SMBus device
 633:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_HSTSMB: SMBus host header detected in slave mode
 634:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_DUMOD: dual flag in slave mode indicating which address is matched in du
 635:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_TFF: txframe fall flag
 636:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_TFR: txframe rise flag
 637:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_RFF: rxframe fall flag
 638:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_FLAG_RFR: rxframe rise flag
 639:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 640:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     FlagStatus: SET or RESET
 641:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 642:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** FlagStatus i2c_flag_get(uint32_t i2c_periph, i2c_flag_enum flag)
 643:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1257              		.loc 1 643 1 is_stmt 1 view -0
 1258              		.cfi_startproc
 1259              		@ args = 0, pretend = 0, frame = 0
 1260              		@ frame_needed = 0, uses_anonymous_args = 0
 1261              		@ link register save eliminated.
 644:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if(RESET != (I2C_REG_VAL(i2c_periph, flag) & BIT(I2C_BIT_POS(flag)))){
 1262              		.loc 1 644 5 view .LVU328
 1263              		.loc 1 644 18 is_stmt 0 view .LVU329
 1264 0000 8B09     		lsrs	r3, r1, #6
 1265 0002 1858     		ldr	r0, [r3, r0]
 1266              	.LVL115:
 1267              		.loc 1 644 50 view .LVU330
 1268 0004 01F01F01 		and	r1, r1, #31
 1269              	.LVL116:
 1270              		.loc 1 644 14 view .LVU331
 1271 0008 C840     		lsrs	r0, r0, r1
 645:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         return SET;
 646:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 647:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         return RESET;
 648:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 649:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1272              		.loc 1 649 1 view .LVU332
 1273 000a 00F00100 		and	r0, r0, #1
ARM GAS  /tmp/ccupCeIp.s 			page 35


 1274 000e 7047     		bx	lr
 1275              		.cfi_endproc
 1276              	.LFE145:
 1278              		.section	.text.i2c_flag_clear,"ax",%progbits
 1279              		.align	1
 1280              		.global	i2c_flag_clear
 1281              		.syntax unified
 1282              		.thumb
 1283              		.thumb_func
 1284              		.fpu fpv4-sp-d16
 1286              	i2c_flag_clear:
 1287              	.LVL117:
 1288              	.LFB146:
 650:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 651:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 652:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      clear I2C flag
 653:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 654:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  flag: I2C flags, refer to i2c_flag_enum
 655:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 656:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_SMBALT: SMBus Alert status
 657:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_SMBTO: timeout signal in SMBus mode
 658:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_PECERR: PEC error when receiving data
 659:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_OUERR: over-run or under-run situation occurs in slave mode    
 660:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_AERR: acknowledge error
 661:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_LOSTARB: arbitration lost in master mode   
 662:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_BERR: a bus error   
 663:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_ADDSEND: cleared by reading I2C_STAT0 and reading I2C_STAT1
 664:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_TFF: txframe fall flag
 665:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_TFR: txframe rise flag
 666:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_RFF: rxframe fall flag
 667:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg       I2C_FLAG_RFR: rxframe rise flag
 668:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 669:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 670:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 671:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_flag_clear(uint32_t i2c_periph, i2c_flag_enum flag)
 672:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1289              		.loc 1 672 1 is_stmt 1 view -0
 1290              		.cfi_startproc
 1291              		@ args = 0, pretend = 0, frame = 0
 1292              		@ frame_needed = 0, uses_anonymous_args = 0
 1293              		@ link register save eliminated.
 673:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if(I2C_FLAG_ADDSEND == flag){
 1294              		.loc 1 673 5 view .LVU334
 1295              		.loc 1 673 7 is_stmt 0 view .LVU335
 1296 0000 40F20153 		movw	r3, #1281
 1297 0004 9942     		cmp	r1, r3
 1298 0006 0DD0     		beq	.L68
 674:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* read I2C_STAT0 and then read I2C_STAT1 to clear ADDSEND */
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_STAT0(i2c_periph);
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_STAT1(i2c_periph);
 677:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 678:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_REG_VAL(i2c_periph, flag) &= ~BIT(I2C_BIT_POS(flag));
 1299              		.loc 1 678 9 is_stmt 1 view .LVU336
 1300              		.loc 1 678 39 is_stmt 0 view .LVU337
 1301 0008 4FEA911C 		lsr	ip, r1, #6
 1302 000c 5CF80030 		ldr	r3, [ip, r0]
 1303              		.loc 1 678 43 view .LVU338
ARM GAS  /tmp/ccupCeIp.s 			page 36


 1304 0010 01F01F01 		and	r1, r1, #31
 1305              	.LVL118:
 1306              		.loc 1 678 43 view .LVU339
 1307 0014 0122     		movs	r2, #1
 1308 0016 02FA01F1 		lsl	r1, r2, r1
 1309              		.loc 1 678 39 view .LVU340
 1310 001a 23EA0101 		bic	r1, r3, r1
 1311 001e 4CF80010 		str	r1, [ip, r0]
 679:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 680:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1312              		.loc 1 680 1 view .LVU341
 1313 0022 7047     		bx	lr
 1314              	.LVL119:
 1315              	.L68:
 675:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_STAT1(i2c_periph);
 1316              		.loc 1 675 9 is_stmt 1 view .LVU342
 1317 0024 4369     		ldr	r3, [r0, #20]
 676:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 1318              		.loc 1 676 9 view .LVU343
 1319 0026 8369     		ldr	r3, [r0, #24]
 1320 0028 7047     		bx	lr
 1321              		.cfi_endproc
 1322              	.LFE146:
 1324              		.section	.text.i2c_interrupt_enable,"ax",%progbits
 1325              		.align	1
 1326              		.global	i2c_interrupt_enable
 1327              		.syntax unified
 1328              		.thumb
 1329              		.thumb_func
 1330              		.fpu fpv4-sp-d16
 1332              	i2c_interrupt_enable:
 1333              	.LVL120:
 1334              	.LFB147:
 681:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 682:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 683:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      enable I2C interrupt
 684:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 685:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  interrupt: I2C interrupts, refer to i2c_interrupt_enum
 686:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 687:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_ERR: error interrupt enable 
 688:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_EV: event interrupt enable 
 689:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_BUF: buffer interrupt enable
 690:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_TFF: txframe fall interrupt enable
 691:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_TFR: txframe rise interrupt enable
 692:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_RFF: rxframe fall interrupt enable
 693:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_RFR: rxframe rise interrupt enable
 694:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 695:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 696:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 697:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_interrupt_enable(uint32_t i2c_periph, i2c_interrupt_enum interrupt)
 698:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1335              		.loc 1 698 1 view -0
 1336              		.cfi_startproc
 1337              		@ args = 0, pretend = 0, frame = 0
 1338              		@ frame_needed = 0, uses_anonymous_args = 0
 1339              		@ link register save eliminated.
 1340              		.loc 1 698 1 is_stmt 0 view .LVU345
ARM GAS  /tmp/ccupCeIp.s 			page 37


 1341 0000 10B4     		push	{r4}
 1342              		.cfi_def_cfa_offset 4
 1343              		.cfi_offset 4, -4
 699:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_REG_VAL(i2c_periph, interrupt) |= BIT(I2C_BIT_POS(interrupt));
 1344              		.loc 1 699 5 is_stmt 1 view .LVU346
 1345              		.loc 1 699 40 is_stmt 0 view .LVU347
 1346 0002 8A09     		lsrs	r2, r1, #6
 1347 0004 1458     		ldr	r4, [r2, r0]
 1348              		.loc 1 699 43 view .LVU348
 1349 0006 01F01F01 		and	r1, r1, #31
 1350              	.LVL121:
 1351              		.loc 1 699 43 view .LVU349
 1352 000a 0123     		movs	r3, #1
 1353 000c 03FA01F1 		lsl	r1, r3, r1
 1354              		.loc 1 699 40 view .LVU350
 1355 0010 2143     		orrs	r1, r1, r4
 1356 0012 1150     		str	r1, [r2, r0]
 700:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1357              		.loc 1 700 1 view .LVU351
 1358 0014 5DF8044B 		ldr	r4, [sp], #4
 1359              		.cfi_restore 4
 1360              		.cfi_def_cfa_offset 0
 1361 0018 7047     		bx	lr
 1362              		.cfi_endproc
 1363              	.LFE147:
 1365              		.section	.text.i2c_interrupt_disable,"ax",%progbits
 1366              		.align	1
 1367              		.global	i2c_interrupt_disable
 1368              		.syntax unified
 1369              		.thumb
 1370              		.thumb_func
 1371              		.fpu fpv4-sp-d16
 1373              	i2c_interrupt_disable:
 1374              	.LVL122:
 1375              	.LFB148:
 701:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 702:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 703:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      disable I2C interrupt
 704:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 705:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  interrupt: I2C interrupts, refer to i2c_flag_enum
 706:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 707:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_ERR: error interrupt enable 
 708:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_EV: event interrupt enable 
 709:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_BUF: buffer interrupt enable
 710:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_TFF: txframe fall interrupt enable
 711:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_TFR: txframe rise interrupt enable
 712:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_RFF: rxframe fall interrupt enable
 713:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_RFR: rxframe rise interrupt enable
 714:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 715:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 716:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 717:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_interrupt_disable(uint32_t i2c_periph, i2c_interrupt_enum interrupt)
 718:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1376              		.loc 1 718 1 is_stmt 1 view -0
 1377              		.cfi_startproc
 1378              		@ args = 0, pretend = 0, frame = 0
 1379              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccupCeIp.s 			page 38


 1380              		@ link register save eliminated.
 719:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     I2C_REG_VAL(i2c_periph, interrupt) &= ~BIT(I2C_BIT_POS(interrupt));
 1381              		.loc 1 719 5 view .LVU353
 1382              		.loc 1 719 40 is_stmt 0 view .LVU354
 1383 0000 4FEA911C 		lsr	ip, r1, #6
 1384 0004 5CF80030 		ldr	r3, [ip, r0]
 1385              		.loc 1 719 44 view .LVU355
 1386 0008 01F01F01 		and	r1, r1, #31
 1387              	.LVL123:
 1388              		.loc 1 719 44 view .LVU356
 1389 000c 0122     		movs	r2, #1
 1390 000e 02FA01F1 		lsl	r1, r2, r1
 1391              		.loc 1 719 40 view .LVU357
 1392 0012 23EA0101 		bic	r1, r3, r1
 1393 0016 4CF80010 		str	r1, [ip, r0]
 720:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1394              		.loc 1 720 1 view .LVU358
 1395 001a 7047     		bx	lr
 1396              		.cfi_endproc
 1397              	.LFE148:
 1399              		.section	.text.i2c_interrupt_flag_get,"ax",%progbits
 1400              		.align	1
 1401              		.global	i2c_interrupt_flag_get
 1402              		.syntax unified
 1403              		.thumb
 1404              		.thumb_func
 1405              		.fpu fpv4-sp-d16
 1407              	i2c_interrupt_flag_get:
 1408              	.LVL124:
 1409              	.LFB149:
 721:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 722:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 723:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      check I2C interrupt flag
 724:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 725:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  int_flag: I2C interrupt flags, refer to i2c_interrupt_flag_enum
 726:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 727:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_SBSEND: start condition sent out in master mode interrupt flag
 728:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_ADDSEND: address is sent in master mode or received and matches in s
 729:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_BTC: byte transmission finishes
 730:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_ADD10SEND: header of 10-bit address is sent in master mode interrupt
 731:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_STPDET: etop condition detected in slave mode interrupt flag
 732:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_RBNE: I2C_DATA is not Empty during receiving interrupt flag
 733:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_TBE: I2C_DATA is empty during transmitting interrupt flag
 734:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_BERR: a bus error occurs indication a unexpected start or stop condi
 735:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_LOSTARB: arbitration lost in master mode interrupt flag
 736:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_AERR: acknowledge error interrupt flag
 737:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_OUERR: over-run or under-run situation occurs in slave mode interrup
 738:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_PECERR: PEC error when receiving data interrupt flag
 739:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_SMBTO: timeout signal in SMBus mode interrupt flag
 740:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_SMBALT: SMBus Alert status interrupt flag
 741:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_TFF: txframe fall interrupt flag
 742:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_TFR: txframe rise interrupt flag
 743:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_RFF: rxframe fall interrupt flag
 744:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_RFR: rxframe rise interrupt flag
 745:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 746:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     FlagStatus: SET or RESET
 747:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
ARM GAS  /tmp/ccupCeIp.s 			page 39


 748:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** FlagStatus i2c_interrupt_flag_get(uint32_t i2c_periph, i2c_interrupt_flag_enum int_flag)
 749:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1410              		.loc 1 749 1 is_stmt 1 view -0
 1411              		.cfi_startproc
 1412              		@ args = 0, pretend = 0, frame = 0
 1413              		@ frame_needed = 0, uses_anonymous_args = 0
 1414              		@ link register save eliminated.
 1415              		.loc 1 749 1 is_stmt 0 view .LVU360
 1416 0000 30B4     		push	{r4, r5}
 1417              		.cfi_def_cfa_offset 8
 1418              		.cfi_offset 4, -8
 1419              		.cfi_offset 5, -4
 750:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     uint32_t intenable = 0U, flagstatus = 0U, bufie;
 1420              		.loc 1 750 5 is_stmt 1 view .LVU361
 1421              	.LVL125:
 751:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 752:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* check BUFIE */
 753:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     bufie = I2C_CTL1(i2c_periph)&I2C_CTL1_BUFIE;
 1422              		.loc 1 753 5 view .LVU362
 1423              		.loc 1 753 13 is_stmt 0 view .LVU363
 1424 0002 4468     		ldr	r4, [r0, #4]
 1425              	.LVL126:
 754:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     
 755:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* get the interrupt enable bit status */
 756:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     intenable = (I2C_REG_VAL(i2c_periph, int_flag) & BIT(I2C_BIT_POS(int_flag)));
 1426              		.loc 1 756 5 is_stmt 1 view .LVU364
 1427              		.loc 1 756 18 is_stmt 0 view .LVU365
 1428 0004 C1F38913 		ubfx	r3, r1, #6, #10
 1429 0008 1D58     		ldr	r5, [r3, r0]
 1430              		.loc 1 756 54 view .LVU366
 1431 000a 01F01F03 		and	r3, r1, #31
 1432 000e 0122     		movs	r2, #1
 1433 0010 02FA03F3 		lsl	r3, r2, r3
 1434              		.loc 1 756 15 view .LVU367
 1435 0014 2B40     		ands	r3, r3, r5
 1436              	.LVL127:
 757:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     /* get the corresponding flag bit status */
 758:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     flagstatus = (I2C_REG_VAL2(i2c_periph, int_flag) & BIT(I2C_BIT_POS2(int_flag)));
 1437              		.loc 1 758 5 is_stmt 1 view .LVU368
 1438              		.loc 1 758 19 is_stmt 0 view .LVU369
 1439 0016 4FEA915C 		lsr	ip, r1, #22
 1440 001a 5CF80000 		ldr	r0, [ip, r0]
 1441              	.LVL128:
 1442              		.loc 1 758 56 view .LVU370
 1443 001e C1F3044C 		ubfx	ip, r1, #16, #5
 1444 0022 02FA0CF2 		lsl	r2, r2, ip
 1445              		.loc 1 758 16 view .LVU371
 1446 0026 0240     		ands	r2, r2, r0
 1447              	.LVL129:
 759:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 760:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if((I2C_INT_FLAG_RBNE == int_flag) || (I2C_INT_FLAG_TBE == int_flag)){
 1448              		.loc 1 760 5 is_stmt 1 view .LVU372
 1449              		.loc 1 760 7 is_stmt 0 view .LVU373
 1450 0028 21F48031 		bic	r1, r1, #65536
 1451              	.LVL130:
 1452              		.loc 1 760 7 view .LVU374
 1453 002c 0B48     		ldr	r0, .L81
ARM GAS  /tmp/ccupCeIp.s 			page 40


 1454 002e 8142     		cmp	r1, r0
 1455 0030 05D0     		beq	.L80
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         if(intenable && bufie){
 762:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             intenable = 1U;                       
 763:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }else{
 764:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             intenable = 0U;
 765:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         }
 766:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if((0U != flagstatus) && (0U != intenable)){
 1456              		.loc 1 767 5 is_stmt 1 view .LVU375
 1457              		.loc 1 767 7 is_stmt 0 view .LVU376
 1458 0032 62B1     		cbz	r2, .L77
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         return SET;
 1459              		.loc 1 768 16 discriminator 1 view .LVU377
 1460 0034 181E     		subs	r0, r3, #0
 1461 0036 18BF     		it	ne
 1462 0038 0120     		movne	r0, #1
 1463              	.LVL131:
 1464              	.L78:
 769:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         return RESET; 
 771:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 772:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1465              		.loc 1 772 1 view .LVU378
 1466 003a 30BC     		pop	{r4, r5}
 1467              		.cfi_remember_state
 1468              		.cfi_restore 5
 1469              		.cfi_restore 4
 1470              		.cfi_def_cfa_offset 0
 1471              	.LVL132:
 1472              		.loc 1 772 1 view .LVU379
 1473 003c 7047     		bx	lr
 1474              	.LVL133:
 1475              	.L80:
 1476              		.cfi_restore_state
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             intenable = 1U;                       
 1477              		.loc 1 761 9 is_stmt 1 view .LVU380
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             intenable = 1U;                       
 1478              		.loc 1 761 11 is_stmt 0 view .LVU381
 1479 003e 23B1     		cbz	r3, .L76
 761:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****             intenable = 1U;                       
 1480              		.loc 1 761 22 discriminator 1 view .LVU382
 1481 0040 14F4806F 		tst	r4, #1024
 1482 0044 05D1     		bne	.L75
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 1483              		.loc 1 770 16 view .LVU383
 1484 0046 0020     		movs	r0, #0
 1485 0048 F7E7     		b	.L78
 1486              	.L76:
 770:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 1487              		.loc 1 770 16 view .LVU384
 1488 004a 0020     		movs	r0, #0
 1489 004c F5E7     		b	.L78
 1490              	.L77:
 1491 004e 0020     		movs	r0, #0
 1492 0050 F3E7     		b	.L78
 1493              	.L75:
ARM GAS  /tmp/ccupCeIp.s 			page 41


 1494              	.LVL134:
 767:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         return SET;
 1495              		.loc 1 767 5 is_stmt 1 view .LVU385
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 1496              		.loc 1 768 16 is_stmt 0 view .LVU386
 1497 0052 101E     		subs	r0, r2, #0
 1498 0054 18BF     		it	ne
 1499 0056 0120     		movne	r0, #1
 1500              	.LVL135:
 768:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 1501              		.loc 1 768 16 view .LVU387
 1502 0058 EFE7     		b	.L78
 1503              	.L82:
 1504 005a 00BF     		.align	2
 1505              	.L81:
 1506 005c 09010605 		.word	84279561
 1507              		.cfi_endproc
 1508              	.LFE149:
 1510              		.section	.text.i2c_interrupt_flag_clear,"ax",%progbits
 1511              		.align	1
 1512              		.global	i2c_interrupt_flag_clear
 1513              		.syntax unified
 1514              		.thumb
 1515              		.thumb_func
 1516              		.fpu fpv4-sp-d16
 1518              	i2c_interrupt_flag_clear:
 1519              	.LVL136:
 1520              	.LFB150:
 773:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** 
 774:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** /*!
 775:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \brief      clear I2C interrupt flag
 776:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  i2c_periph: I2Cx(x=0,1)
 777:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[in]  int_flag: I2C interrupt flags, refer to i2c_interrupt_flag_enum
 778:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****                 only one parameter can be selected which is shown as below:
 779:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_ADDSEND: address is sent in master mode or received and matches in s
 780:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_BERR: a bus error occurs indication a unexpected start or stop condi
 781:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_LOSTARB: arbitration lost in master mode interrupt flag
 782:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_AERR: acknowledge error interrupt flag
 783:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_OUERR: over-run or under-run situation occurs in slave mode interrup
 784:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_PECERR: PEC error when receiving data interrupt flag
 785:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_SMBTO: timeout signal in SMBus mode interrupt flag
 786:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_SMBALT: SMBus Alert status interrupt flag
 787:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_TFF: txframe fall interrupt flag
 788:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_TFR: txframe rise interrupt flag
 789:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_RFF: rxframe fall interrupt flag
 790:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****       \arg        I2C_INT_FLAG_RFR: rxframe rise interrupt flag
 791:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \param[out] none
 792:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     \retval     none
 793:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** */
 794:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** void i2c_interrupt_flag_clear(uint32_t i2c_periph, i2c_interrupt_flag_enum int_flag)
 795:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** {
 1521              		.loc 1 795 1 is_stmt 1 view -0
 1522              		.cfi_startproc
 1523              		@ args = 0, pretend = 0, frame = 0
 1524              		@ frame_needed = 0, uses_anonymous_args = 0
 1525              		@ link register save eliminated.
 796:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     if(I2C_INT_FLAG_ADDSEND == int_flag){
ARM GAS  /tmp/ccupCeIp.s 			page 42


 1526              		.loc 1 796 5 view .LVU389
 1527              		.loc 1 796 7 is_stmt 0 view .LVU390
 1528 0000 094B     		ldr	r3, .L87
 1529 0002 9942     		cmp	r1, r3
 1530 0004 0DD0     		beq	.L86
 797:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         /* read I2C_STAT0 and then read I2C_STAT1 to clear ADDSEND */
 798:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_STAT0(i2c_periph);
 799:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_STAT1(i2c_periph);
 800:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 801:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_REG_VAL2(i2c_periph, int_flag) &= ~BIT(I2C_BIT_POS2(int_flag));
 1531              		.loc 1 801 9 is_stmt 1 view .LVU391
 1532              		.loc 1 801 44 is_stmt 0 view .LVU392
 1533 0006 4FEA915C 		lsr	ip, r1, #22
 1534 000a 5CF80030 		ldr	r3, [ip, r0]
 1535              		.loc 1 801 48 view .LVU393
 1536 000e C1F30441 		ubfx	r1, r1, #16, #5
 1537              	.LVL137:
 1538              		.loc 1 801 48 view .LVU394
 1539 0012 0122     		movs	r2, #1
 1540 0014 02FA01F1 		lsl	r1, r2, r1
 1541              		.loc 1 801 44 view .LVU395
 1542 0018 23EA0101 		bic	r1, r3, r1
 1543 001c 4CF80010 		str	r1, [ip, r0]
 802:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }
 803:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c **** }
 1544              		.loc 1 803 1 view .LVU396
 1545 0020 7047     		bx	lr
 1546              	.LVL138:
 1547              	.L86:
 798:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****         I2C_STAT1(i2c_periph);
 1548              		.loc 1 798 9 is_stmt 1 view .LVU397
 1549 0022 4369     		ldr	r3, [r0, #20]
 799:../../../../Firmware/GD32E10x_standard_peripheral/Source/gd32e10x_i2c.c ****     }else{
 1550              		.loc 1 799 9 view .LVU398
 1551 0024 8369     		ldr	r3, [r0, #24]
 1552 0026 7047     		bx	lr
 1553              	.L88:
 1554              		.align	2
 1555              	.L87:
 1556 0028 09010105 		.word	83951881
 1557              		.cfi_endproc
 1558              	.LFE150:
 1560              		.text
 1561              	.Letext0:
 1562              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 1563              		.file 3 "../../../../Firmware/CMSIS/GD/GD32E10x/Include/gd32e10x.h"
 1564              		.file 4 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_rcu.h"
 1565              		.file 5 "../../../../Firmware/GD32E10x_standard_peripheral/Include/gd32e10x_i2c.h"
ARM GAS  /tmp/ccupCeIp.s 			page 43


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32e10x_i2c.c
     /tmp/ccupCeIp.s:18     .text.i2c_deinit:0000000000000000 $t
     /tmp/ccupCeIp.s:26     .text.i2c_deinit:0000000000000000 i2c_deinit
     /tmp/ccupCeIp.s:82     .text.i2c_deinit:0000000000000038 $d
     /tmp/ccupCeIp.s:87     .text.i2c_clock_config:0000000000000000 $t
     /tmp/ccupCeIp.s:94     .text.i2c_clock_config:0000000000000000 i2c_clock_config
     /tmp/ccupCeIp.s:371    .text.i2c_clock_config:000000000000010c $d
     /tmp/ccupCeIp.s:380    .text.i2c_mode_addr_config:0000000000000000 $t
     /tmp/ccupCeIp.s:387    .text.i2c_mode_addr_config:0000000000000000 i2c_mode_addr_config
     /tmp/ccupCeIp.s:435    .text.i2c_smbus_type_config:0000000000000000 $t
     /tmp/ccupCeIp.s:442    .text.i2c_smbus_type_config:0000000000000000 i2c_smbus_type_config
     /tmp/ccupCeIp.s:468    .text.i2c_ack_config:0000000000000000 $t
     /tmp/ccupCeIp.s:475    .text.i2c_ack_config:0000000000000000 i2c_ack_config
     /tmp/ccupCeIp.s:501    .text.i2c_ackpos_config:0000000000000000 $t
     /tmp/ccupCeIp.s:508    .text.i2c_ackpos_config:0000000000000000 i2c_ackpos_config
     /tmp/ccupCeIp.s:537    .text.i2c_master_addressing:0000000000000000 $t
     /tmp/ccupCeIp.s:544    .text.i2c_master_addressing:0000000000000000 i2c_master_addressing
     /tmp/ccupCeIp.s:573    .text.i2c_dualaddr_enable:0000000000000000 $t
     /tmp/ccupCeIp.s:580    .text.i2c_dualaddr_enable:0000000000000000 i2c_dualaddr_enable
     /tmp/ccupCeIp.s:604    .text.i2c_dualaddr_disable:0000000000000000 $t
     /tmp/ccupCeIp.s:611    .text.i2c_dualaddr_disable:0000000000000000 i2c_dualaddr_disable
     /tmp/ccupCeIp.s:630    .text.i2c_enable:0000000000000000 $t
     /tmp/ccupCeIp.s:637    .text.i2c_enable:0000000000000000 i2c_enable
     /tmp/ccupCeIp.s:656    .text.i2c_disable:0000000000000000 $t
     /tmp/ccupCeIp.s:663    .text.i2c_disable:0000000000000000 i2c_disable
     /tmp/ccupCeIp.s:682    .text.i2c_start_on_bus:0000000000000000 $t
     /tmp/ccupCeIp.s:689    .text.i2c_start_on_bus:0000000000000000 i2c_start_on_bus
     /tmp/ccupCeIp.s:708    .text.i2c_stop_on_bus:0000000000000000 $t
     /tmp/ccupCeIp.s:715    .text.i2c_stop_on_bus:0000000000000000 i2c_stop_on_bus
     /tmp/ccupCeIp.s:734    .text.i2c_data_transmit:0000000000000000 $t
     /tmp/ccupCeIp.s:741    .text.i2c_data_transmit:0000000000000000 i2c_data_transmit
     /tmp/ccupCeIp.s:758    .text.i2c_data_receive:0000000000000000 $t
     /tmp/ccupCeIp.s:765    .text.i2c_data_receive:0000000000000000 i2c_data_receive
     /tmp/ccupCeIp.s:784    .text.i2c_dma_enable:0000000000000000 $t
     /tmp/ccupCeIp.s:791    .text.i2c_dma_enable:0000000000000000 i2c_dma_enable
     /tmp/ccupCeIp.s:821    .text.i2c_dma_last_transfer_config:0000000000000000 $t
     /tmp/ccupCeIp.s:828    .text.i2c_dma_last_transfer_config:0000000000000000 i2c_dma_last_transfer_config
     /tmp/ccupCeIp.s:858    .text.i2c_stretch_scl_low_config:0000000000000000 $t
     /tmp/ccupCeIp.s:865    .text.i2c_stretch_scl_low_config:0000000000000000 i2c_stretch_scl_low_config
     /tmp/ccupCeIp.s:895    .text.i2c_slave_response_to_gcall_config:0000000000000000 $t
     /tmp/ccupCeIp.s:902    .text.i2c_slave_response_to_gcall_config:0000000000000000 i2c_slave_response_to_gcall_config
     /tmp/ccupCeIp.s:932    .text.i2c_software_reset_config:0000000000000000 $t
     /tmp/ccupCeIp.s:939    .text.i2c_software_reset_config:0000000000000000 i2c_software_reset_config
     /tmp/ccupCeIp.s:969    .text.i2c_pec_enable:0000000000000000 $t
     /tmp/ccupCeIp.s:976    .text.i2c_pec_enable:0000000000000000 i2c_pec_enable
     /tmp/ccupCeIp.s:1006   .text.i2c_pec_transfer_enable:0000000000000000 $t
     /tmp/ccupCeIp.s:1013   .text.i2c_pec_transfer_enable:0000000000000000 i2c_pec_transfer_enable
     /tmp/ccupCeIp.s:1043   .text.i2c_pec_value_get:0000000000000000 $t
     /tmp/ccupCeIp.s:1050   .text.i2c_pec_value_get:0000000000000000 i2c_pec_value_get
     /tmp/ccupCeIp.s:1069   .text.i2c_smbus_issue_alert:0000000000000000 $t
     /tmp/ccupCeIp.s:1076   .text.i2c_smbus_issue_alert:0000000000000000 i2c_smbus_issue_alert
     /tmp/ccupCeIp.s:1106   .text.i2c_smbus_arp_enable:0000000000000000 $t
     /tmp/ccupCeIp.s:1113   .text.i2c_smbus_arp_enable:0000000000000000 i2c_smbus_arp_enable
     /tmp/ccupCeIp.s:1143   .text.i2c_sam_enable:0000000000000000 $t
     /tmp/ccupCeIp.s:1150   .text.i2c_sam_enable:0000000000000000 i2c_sam_enable
     /tmp/ccupCeIp.s:1169   .text.i2c_sam_disable:0000000000000000 $t
ARM GAS  /tmp/ccupCeIp.s 			page 44


     /tmp/ccupCeIp.s:1176   .text.i2c_sam_disable:0000000000000000 i2c_sam_disable
     /tmp/ccupCeIp.s:1195   .text.i2c_sam_timeout_enable:0000000000000000 $t
     /tmp/ccupCeIp.s:1202   .text.i2c_sam_timeout_enable:0000000000000000 i2c_sam_timeout_enable
     /tmp/ccupCeIp.s:1221   .text.i2c_sam_timeout_disable:0000000000000000 $t
     /tmp/ccupCeIp.s:1228   .text.i2c_sam_timeout_disable:0000000000000000 i2c_sam_timeout_disable
     /tmp/ccupCeIp.s:1247   .text.i2c_flag_get:0000000000000000 $t
     /tmp/ccupCeIp.s:1254   .text.i2c_flag_get:0000000000000000 i2c_flag_get
     /tmp/ccupCeIp.s:1279   .text.i2c_flag_clear:0000000000000000 $t
     /tmp/ccupCeIp.s:1286   .text.i2c_flag_clear:0000000000000000 i2c_flag_clear
     /tmp/ccupCeIp.s:1325   .text.i2c_interrupt_enable:0000000000000000 $t
     /tmp/ccupCeIp.s:1332   .text.i2c_interrupt_enable:0000000000000000 i2c_interrupt_enable
     /tmp/ccupCeIp.s:1366   .text.i2c_interrupt_disable:0000000000000000 $t
     /tmp/ccupCeIp.s:1373   .text.i2c_interrupt_disable:0000000000000000 i2c_interrupt_disable
     /tmp/ccupCeIp.s:1400   .text.i2c_interrupt_flag_get:0000000000000000 $t
     /tmp/ccupCeIp.s:1407   .text.i2c_interrupt_flag_get:0000000000000000 i2c_interrupt_flag_get
     /tmp/ccupCeIp.s:1506   .text.i2c_interrupt_flag_get:000000000000005c $d
     /tmp/ccupCeIp.s:1511   .text.i2c_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccupCeIp.s:1518   .text.i2c_interrupt_flag_clear:0000000000000000 i2c_interrupt_flag_clear
     /tmp/ccupCeIp.s:1556   .text.i2c_interrupt_flag_clear:0000000000000028 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
rcu_clock_freq_get
