2019.07.15.14:11:38 Info: Doing: <b>qsys-script --script=system_qsys_script.tcl</b>
2019.07.15.14:11:54 Info: set_module_property NAME system_bd
2019.07.15.14:11:54 Info: set_project_property DEVICE_FAMILY Arria 10
2019.07.15.14:11:54 Info: Info: The device and speed grade changed to the defaults of the device_family Arria 10.
2019.07.15.14:11:54 Info: set_project_property DEVICE 10AS048H3F34E2SG
2019.07.15.14:11:54 Info: add_instance sys_clk clock_source 
2019.07.15.14:11:56 Info: add_interface sys_clk clock sink
2019.07.15.14:11:56 Info: set_interface_property sys_clk EXPORT_OF sys_clk.clk_in
2019.07.15.14:11:56 Info: add_interface sys_rstn reset sink
2019.07.15.14:11:56 Info: set_interface_property sys_rstn EXPORT_OF sys_clk.clk_in_reset
2019.07.15.14:11:56 Info: set_instance_parameter_value sys_clk clockFrequency 100000000.0
2019.07.15.14:11:56 Info: set_instance_parameter_value sys_clk clockFrequencyKnown 1
2019.07.15.14:11:56 Info: set_instance_parameter_value sys_clk resetSynchronousEdges NONE
2019.07.15.14:11:56 Info: add_instance sys_hps altera_arria10_hps 
2019.07.15.14:12:08 Info: set_instance_parameter_value sys_hps MPU_EVENTS_Enable 0
2019.07.15.14:12:09 Info: set_instance_parameter_value sys_hps F2S_Width 0
2019.07.15.14:12:10 Info: set_instance_parameter_value sys_hps S2F_Width 0
2019.07.15.14:12:11 Info: set_instance_parameter_value sys_hps LWH2F_Enable 1
2019.07.15.14:12:12 Info: set_instance_parameter_value sys_hps F2SDRAM_PORT_CONFIG 6
2019.07.15.14:12:13 Info: set_instance_parameter_value sys_hps F2SDRAM0_ENABLED 1
2019.07.15.14:12:14 Info: set_instance_parameter_value sys_hps F2SINTERRUPT_Enable 1
2019.07.15.14:12:15 Info: set_instance_parameter_value sys_hps HPS_IO_Enable SDMMC:D0 SDMMC:CMD SDMMC:CCLK SDMMC:D1 SDMMC:D2 SDMMC:D3 NONE NONE NONE NONE NONE NONE NONE NONE NONE NONE UART0:TX UART0:RX UART1:CTS_N UART1:RTS_N UART1:TX UART1:RX MDIO1:MDIO MDIO1:MDC NONE NONE USB1:CLK USB1:STP USB1:DIR USB1:DATA0 USB1:DATA1 USB1:NXT USB1:DATA2 USB1:DATA3 USB1:DATA4 USB1:DATA5 USB1:DATA6 USB1:DATA7 EMAC1:TX_CLK EMAC1:TX_CTL EMAC1:RX_CLK EMAC1:RX_CTL EMAC1:TXD0 EMAC1:TXD1 EMAC1:RXD0 EMAC1:RXD1 EMAC1:TXD2 EMAC1:TXD3 EMAC1:RXD2 EMAC1:RXD3 I2C1:SDA I2C1:SCL NONE NONE NONE NONE NONE NONE NONE NONE NONE NONE
2019.07.15.14:12:16 Info: set_instance_parameter_value sys_hps SDMMC_PinMuxing IO
2019.07.15.14:12:18 Info: set_instance_parameter_value sys_hps SDMMC_Mode 4-bit
2019.07.15.14:12:19 Info: set_instance_parameter_value sys_hps USB1_PinMuxing IO
2019.07.15.14:12:20 Info: set_instance_parameter_value sys_hps USB1_Mode default
2019.07.15.14:12:21 Info: set_instance_parameter_value sys_hps EMAC1_PinMuxing IO
2019.07.15.14:12:23 Info: set_instance_parameter_value sys_hps EMAC1_Mode RGMII_with_MDIO
2019.07.15.14:12:24 Info: set_instance_parameter_value sys_hps UART0_PinMuxing IO
2019.07.15.14:12:25 Info: set_instance_parameter_value sys_hps UART0_Mode No_flow_control
2019.07.15.14:12:26 Info: set_instance_parameter_value sys_hps UART1_PinMuxing IO
2019.07.15.14:12:27 Info: set_instance_parameter_value sys_hps UART1_Mode Flow_control
2019.07.15.14:12:29 Info: set_instance_parameter_value sys_hps I2C1_PinMuxing FPGA
2019.07.15.14:12:30 Info: set_instance_parameter_value sys_hps I2C1_Mode default
2019.07.15.14:12:31 Info: set_instance_parameter_value sys_hps F2H_COLD_RST_Enable 1
2019.07.15.14:12:32 Info: set_instance_parameter_value sys_hps H2F_USER0_CLK_Enable 1
2019.07.15.14:12:34 Info: set_instance_parameter_value sys_hps H2F_USER0_CLK_FREQ 175
2019.07.15.14:12:36 Info: set_instance_parameter_value sys_hps CLK_SDMMC_SOURCE 1
2019.07.15.14:12:39 Info: add_interface sys_hps_rstn reset sink
2019.07.15.14:12:39 Info: set_interface_property sys_hps_rstn EXPORT_OF sys_hps.f2h_cold_reset_req
2019.07.15.14:12:39 Info: add_interface sys_hps_out_rstn reset source
2019.07.15.14:12:39 Info: set_interface_property sys_hps_out_rstn EXPORT_OF sys_hps.h2f_reset
2019.07.15.14:12:39 Info: add_connection sys_clk.clk sys_hps.h2f_lw_axi_clock
2019.07.15.14:12:40 Info: add_connection sys_clk.clk_reset sys_hps.h2f_lw_axi_reset
2019.07.15.14:12:40 Info: add_interface sys_hps_io conduit end
2019.07.15.14:12:40 Info: set_interface_property sys_hps_io EXPORT_OF sys_hps.hps_io
2019.07.15.14:12:40 Info: add_interface sys_hps_2c1_scl_in clock sink
2019.07.15.14:12:40 Info: set_interface_property sys_hps_i2c1_scl_in EXPORT_OF sys_hps.i2c1_scl_in
2019.07.15.14:12:41 Info: add_interface sys_hps_i2c1_clk clock source
2019.07.15.14:12:41 Info: set_interface_property sys_hps_i2c1_clk EXPORT_OF sys_hps.i2c1_clk
2019.07.15.14:12:41 Info: add_interface sys_hps_i2c1 conduit end
2019.07.15.14:12:41 Info: set_interface_property sys_hps_i2c1 EXPORT_OF sys_hps.i2c1
2019.07.15.14:12:41 Info: add_instance sys_dma_clk clock_source 
2019.07.15.14:12:41 Info: add_connection sys_clk.clk_reset sys_dma_clk.clk_in_reset
2019.07.15.14:12:41 Info: add_connection sys_hps.h2f_user0_clock sys_dma_clk.clk_in
2019.07.15.14:12:41 Info: add_connection sys_dma_clk.clk sys_hps.f2sdram0_clock
2019.07.15.14:12:41 Info: add_connection sys_dma_clk.clk_reset sys_hps.f2sdram0_reset
2019.07.15.14:12:41 Info: add_instance sys_hps_ddr4_cntrl altera_emif_a10_hps 
2019.07.15.14:12:49 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PROTOCOL_ENUM PROTOCOL_DDR4
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl IS_ED_SLAVE 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl INTERNAL_TESTING_MODE 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_ADD_EXTRA_CLKS 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_USER_NUM_OF_EXTRA_CLKS 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_0 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_1 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_2 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_3 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_4 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_5 100.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_5 100.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_5 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_PHASE_GUI_5 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_5 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_5 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_5 50.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_5 50.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_6 100.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_6 100.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_6 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_PHASE_GUI_6 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_6 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_6 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_6 50.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_6 50.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_7 100.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_7 100.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_7 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_PHASE_GUI_7 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_7 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_7 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_7 50.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_7 50.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_FREQ_MHZ_GUI_8 100.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_FREQ_MHZ_GUI_8 100.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_PHASE_SHIFT_UNIT_GUI_8 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_PHASE_GUI_8 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_PHASE_PS_GUI_8 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_PHASE_DEG_GUI_8 0.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_DESIRED_DUTY_CYCLE_GUI_8 50.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PLL_EXTRA_CLK_ACTUAL_DUTY_CYCLE_GUI_8 50.0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_PING_PONG_EN 0
2019.07.15.14:12:52 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_MEM_CLK_FREQ_MHZ 1067.0
2019.07.15.14:12:53 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_DEFAULT_REF_CLK_FREQ 1
2019.07.15.14:12:53 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_REF_CLK_FREQ_MHZ -1.0
2019.07.15.14:12:53 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_REF_CLK_JITTER_PS 10.0
2019.07.15.14:12:53 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_RATE_ENUM RATE_HALF
2019.07.15.14:12:53 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED
2019.07.15.14:12:53 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_IO_VOLTAGE 1.2
2019.07.15.14:12:53 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_DEFAULT_IO 1
2019.07.15.14:12:53 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_STARTING_VREFIN 70.0
2019.07.15.14:12:55 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_HPS_ENABLE_EARLY_RELEASE 0
2019.07.15.14:12:55 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO
2019.07.15.14:12:55 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_AC_IO_STD_ENUM IO_STD_SSTL_12
2019.07.15.14:12:55 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_AC_MODE_ENUM OUT_OCT_40_CAL
2019.07.15.14:12:56 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_AC_SLEW_RATE_ENUM SLEW_RATE_FAST
2019.07.15.14:12:56 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_CK_IO_STD_ENUM IO_STD_SSTL_12
2019.07.15.14:12:56 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_CK_MODE_ENUM OUT_OCT_40_CAL
2019.07.15.14:12:57 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_CK_SLEW_RATE_ENUM SLEW_RATE_FAST
2019.07.15.14:12:57 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_DATA_IO_STD_ENUM IO_STD_POD_12
2019.07.15.14:12:57 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_DATA_OUT_MODE_ENUM OUT_OCT_34_CAL
2019.07.15.14:12:58 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_DATA_IN_MODE_ENUM IN_OCT_60_CAL
2019.07.15.14:12:58 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM IO_STD_LVDS
2019.07.15.14:12:59 Info: set_instance_parameter_value sys_hps_ddr4_cntrl PHY_DDR4_USER_RZQ_IO_STD_ENUM IO_STD_CMOS_12
2019.07.15.14:12:59 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_FORMAT_ENUM MEM_FORMAT_DISCRETE
2019.07.15.14:13:01 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_DQ_WIDTH 40
2019.07.15.14:13:02 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_DQ_PER_DQS 8
2019.07.15.14:13:02 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_DISCRETE_CS_WIDTH 1
2019.07.15.14:13:02 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_NUM_OF_DIMMS 1
2019.07.15.14:13:02 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_RANKS_PER_DIMM 1
2019.07.15.14:13:02 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_CKE_PER_DIMM 1
2019.07.15.14:13:02 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_CK_WIDTH 1
2019.07.15.14:13:02 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ROW_ADDR_WIDTH 15
2019.07.15.14:13:02 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_COL_ADDR_WIDTH 10
2019.07.15.14:13:02 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_BANK_ADDR_WIDTH 2
2019.07.15.14:13:02 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_BANK_GROUP_WIDTH 1
2019.07.15.14:13:03 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_CHIP_ID_WIDTH 0
2019.07.15.14:13:03 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_DM_EN 1
2019.07.15.14:13:03 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ALERT_PAR_EN 1
2019.07.15.14:13:03 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ALERT_N_PLACEMENT_ENUM DDR4_ALERT_N_PLACEMENT_AUTO
2019.07.15.14:13:03 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ALERT_N_DQS_GROUP 3
2019.07.15.14:13:04 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ALERT_N_AC_LANE 0
2019.07.15.14:13:04 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ALERT_N_AC_PIN 0
2019.07.15.14:13:04 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN 0
2019.07.15.14:13:04 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_MIRROR_ADDRESSING_EN 1
2019.07.15.14:13:04 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_RDIMM_CONFIG 00000000000000000000000000000000000000
2019.07.15.14:13:05 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_LRDIMM_EXTENDED_CONFIG 0000000000000000
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_LRDIMM_VREFDQ_VALUE 
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_WRITE_CRC 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_GEARDOWN DDR4_GEARDOWN_HR
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_PER_DRAM_ADDR 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TEMP_SENSOR_READOUT 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_FINE_GRANULARITY_REFRESH DDR4_FINE_REFRESH_FIXED_1X
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_MPR_READ_FORMAT DDR4_MPR_READ_FORMAT_SERIAL
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_MAX_POWERDOWN 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE DDR4_TEMP_CONTROLLED_RFSH_NORMAL
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_INTERNAL_VREFDQ_MONITOR 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_CAL_MODE 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_SELF_RFSH_ABORT 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_READ_PREAMBLE_TRAINING 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_READ_PREAMBLE 2
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_WRITE_PREAMBLE 1
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_AC_PARITY_LATENCY DDR4_AC_PARITY_LATENCY_DISABLE
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ODT_IN_POWERDOWN 1
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_RTT_PARK DDR4_RTT_PARK_ODT_DISABLED
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_AC_PERSISTENT_ERROR 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_WRITE_DBI 0
2019.07.15.14:13:06 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_READ_DBI 0
2019.07.15.14:13:07 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_DEFAULT_VREFOUT 1
2019.07.15.14:13:07 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_USER_VREFDQ_TRAINING_VALUE 56.0
2019.07.15.14:13:07 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_USER_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_1
2019.07.15.14:13:07 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_BL_ENUM DDR4_BL_BL8
2019.07.15.14:13:07 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_BT_ENUM DDR4_BT_SEQUENTIAL
2019.07.15.14:13:07 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ASR_ENUM DDR4_ASR_MANUAL_NORMAL
2019.07.15.14:13:07 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7
2019.07.15.14:13:07 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_DLL_EN 1
2019.07.15.14:13:07 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_RTT_NOM_ENUM DDR4_RTT_NOM_RZQ_6
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_WTCL 12
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_ATCL_ENUM DDR4_ATCL_DISABLED
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TCL 18
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_USE_DEFAULT_ODT 1
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODTN_1X1 Rank\ 0
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODT0_1X1 off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODTN_1X1 Rank\ 0
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODT0_1X1 on
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODTN_2X2 Rank\ 0 Rank\ 1
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODT0_2X2 off off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODT1_2X2 off off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODTN_2X2 Rank\ 0 Rank\ 1
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODT0_2X2 on off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODT1_2X2 off on
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODTN_4X2 Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODT0_4X2 off off on on
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODT1_4X2 on on off off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODTN_4X2 Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODT0_4X2 off off on on
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODT1_4X2 on on off off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODTN_4X4 Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODT0_4X4 off off off off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODT1_4X4 off off on on
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODT2_4X4 off off off off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_R_ODT3_4X4 on on off off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODTN_4X4 Rank\ 0 Rank\ 1 Rank\ 2 Rank\ 3
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODT0_4X4 on on off off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODT1_4X4 off off on on
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODT2_4X4 off off on on
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_W_ODT3_4X4 on on off off
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_SPEEDBIN_ENUM DDR4_SPEEDBIN_2400
2019.07.15.14:13:08 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TIS_PS 62
2019.07.15.14:13:09 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TIS_AC_MV 100
2019.07.15.14:13:09 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TIH_PS 87
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TIH_DC_MV 75
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TDIVW_TOTAL_UI 0.2
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_VDIVW_TOTAL 130
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TDQSQ_UI 0.16
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TQH_UI 0.76
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TDVWP_UI 0.72
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TDQSCK_PS 165
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TDQSS_CYC 0.27
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TQSH_CYC 0.38
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TDSH_CYC 0.18
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TDSS_CYC 0.18
2019.07.15.14:13:10 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TWLS_PS 162.5
2019.07.15.14:13:11 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TWLH_PS 162.5
2019.07.15.14:13:11 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TINIT_US 500
2019.07.15.14:13:11 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TMRD_CK_CYC 8
2019.07.15.14:13:11 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TRAS_NS 35.0
2019.07.15.14:13:12 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TRCD_NS 15.0
2019.07.15.14:13:12 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TRP_NS 15.0
2019.07.15.14:13:12 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TREFI_US 7.8
2019.07.15.14:13:12 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TRFC_NS 260.0
2019.07.15.14:13:12 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TWR_NS 15.0
2019.07.15.14:13:12 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TWTR_L_CYC 4
2019.07.15.14:13:13 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TWTR_S_CYC 3
2019.07.15.14:13:13 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TFAW_NS 30.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TRRD_L_CYC 6
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TRRD_S_CYC 4
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TCCD_L_CYC 6
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TCCD_S_CYC 4
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TDIVW_DJ_CYC 0.1
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TDQSQ_PS 66
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl MEM_DDR4_TQH_CYC 0.38
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USE_DEFAULT_SLEW_RATES 1
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USE_DEFAULT_ISI_VALUES 1
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_CK_SLEW_RATE 4.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_AC_SLEW_RATE 2.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_RCLK_SLEW_RATE 8.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_WCLK_SLEW_RATE 4.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_RDATA_SLEW_RATE 4.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_WDATA_SLEW_RATE 2.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_AC_ISI_NS 0.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_RCLK_ISI_NS 0.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_WCLK_ISI_NS 0.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_RDATA_ISI_NS 0.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_USER_WDATA_ISI_NS 0.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_IS_SKEW_WITHIN_DQS_DESKEWED 1
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_BRD_SKEW_WITHIN_DQS_NS 0.02
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_PKG_BRD_SKEW_WITHIN_DQS_NS 0.02
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_IS_SKEW_WITHIN_AC_DESKEWED 0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_BRD_SKEW_WITHIN_AC_NS 0.02
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_PKG_BRD_SKEW_WITHIN_AC_NS 0.02
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_DQS_TO_CK_SKEW_NS 0.02
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_SKEW_BETWEEN_DIMMS_NS 0.05
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_SKEW_BETWEEN_DQS_NS 0.02
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_AC_TO_CK_SKEW_NS 0.0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_MAX_CK_DELAY_NS 0.6
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl BOARD_DDR4_MAX_DQS_DELAY_NS 0.6
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_AVL_PROTOCOL_ENUM CTRL_AVL_PROTOCOL_ST
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_SELF_REFRESH_EN 0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_AUTO_POWER_DOWN_EN 0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_AUTO_POWER_DOWN_CYCS 32
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_USER_REFRESH_EN 0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_USER_PRIORITY_EN 0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_AUTO_PRECHARGE_EN 0
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_ADDR_ORDER_ENUM DDR4_CTRL_ADDR_ORDER_CS_R_B_C_BG
2019.07.15.14:13:14 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_ECC_EN 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_ECC_AUTO_CORRECTION_EN 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_REORDER_EN 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_STARVE_LIMIT 10
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_MMR_EN 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_RD_TO_WR_SAME_CHIP_DELTA_CYCS 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_WR_TO_RD_SAME_CHIP_DELTA_CYCS 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_RD_TO_RD_DIFF_CHIP_DELTA_CYCS 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_RD_TO_WR_DIFF_CHIP_DELTA_CYCS 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_WR_TO_WR_DIFF_CHIP_DELTA_CYCS 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl CTRL_DDR4_WR_TO_RD_DIFF_CHIP_DELTA_CYCS 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_SIM_REGTEST_MODE 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_TIMING_REGTEST_MODE 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_SYNTH_FOR_SIM 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_FAST_SIM_OVERRIDE FAST_SIM_OVERRIDE_DEFAULT
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_VERBOSE_IOAUX 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_ECLIPSE_DEBUG 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_EXPORT_VJI 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_ENABLE_JTAG_UART 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_ENABLE_JTAG_UART_HEX 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_ENABLE_HPS_EMIF_DEBUG 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_SOFT_NIOS_MODE SOFT_NIOS_MODE_DISABLED
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_SOFT_NIOS_CLOCK_FREQUENCY 100
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_USE_RS232_UART 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_RS232_UART_BAUDRATE 57600
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_EX_DESIGN_ADD_TEST_EMIFS 
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_EX_DESIGN_SEPARATE_RESETS 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_EXPOSE_DFT_SIGNALS 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_EXTRA_CONFIGS 
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_USE_BOARD_DELAY_MODEL 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_BOARD_DELAY_CONFIG_STR 
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_TG_AVL_2_EXPORT_CFG_INTERFACE 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_TG_AVL_2_NUM_CFG_INTERFACES 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl SHORT_QSYS_INTERFACE_NAMES 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_SIM_CAL_MODE_ENUM SIM_CAL_MODE_SKIP
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_EXPORT_SEQ_AVALON_SLAVE CAL_DEBUG_EXPORT_MODE_DISABLED
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_EXPORT_SEQ_AVALON_MASTER 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_EX_DESIGN_NUM_OF_SLAVES 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_EX_DESIGN_SEPARATE_RZQS 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_EX_DESIGN_ISSP_EN 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_INTERFACE_ID 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_EFFICIENCY_MONITOR EFFMON_MODE_DISABLED
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_USE_TG_AVL_2 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_ABSTRACT_PHY 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_BYPASS_DEFAULT_PATTERN 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_BYPASS_USER_STAGE 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_BYPASS_REPEAT_STAGE 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_BYPASS_STRESS_STAGE 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_TG_DATA_PATTERN_LENGTH 8
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_TG_BE_PATTERN_LENGTH 8
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_SEPARATE_READ_WRITE_ITFS 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_SKIP_CA_LEVEL 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_SKIP_CA_DESKEW 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_SKIP_VREF_CAL 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_CAL_ADDR0 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_CAL_ADDR1 8
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_CAL_ENABLE_NON_DES 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl DIAG_DDR4_CAL_FULL_CAL_ON_RESET 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl EX_DESIGN_GUI_DDR4_SEL_DESIGN AVAIL_EX_DESIGNS_GEN_DESIGN
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl EX_DESIGN_GUI_DDR4_GEN_SIM 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl EX_DESIGN_GUI_DDR4_GEN_SYNTH 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl EX_DESIGN_GUI_DDR4_HDL_FORMAT HDL_FORMAT_VERILOG
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl EX_DESIGN_GUI_DDR4_TARGET_DEV_KIT TARGET_DEV_KIT_NONE
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_hps_ddr4_cntrl EX_DESIGN_GUI_DDR4_PREV_PRESET TARGET_DEV_KIT_NONE
2019.07.15.14:13:15 Info: add_interface sys_hps_ddr_rstn reset sink
2019.07.15.14:13:15 Info: set_interface_property sys_hps_ddr_rstn EXPORT_OF sys_hps_ddr4_cntrl.global_reset_reset_sink
2019.07.15.14:13:15 Info: add_connection sys_hps_ddr4_cntrl.hps_emif_conduit_end sys_hps.emif
2019.07.15.14:13:15 Info: add_interface sys_hps_ddr conduit end
2019.07.15.14:13:15 Info: set_interface_property sys_hps_ddr EXPORT_OF sys_hps_ddr4_cntrl.mem_conduit_end
2019.07.15.14:13:15 Info: add_interface sys_hps_ddr_oct conduit end
2019.07.15.14:13:15 Info: set_interface_property sys_hps_ddr_oct EXPORT_OF sys_hps_ddr4_cntrl.oct_conduit_end
2019.07.15.14:13:15 Info: add_interface sys_hps_ddr_ref_clk clock sink
2019.07.15.14:13:15 Info: set_interface_property sys_hps_ddr_ref_clk EXPORT_OF sys_hps_ddr4_cntrl.pll_ref_clk_clock_sink
2019.07.15.14:13:15 Info: add_instance sys_gpio_in altera_avalon_pio 
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_gpio_in direction Input
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_gpio_in generateIRQ 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_gpio_in width 32
2019.07.15.14:13:15 Info: add_connection sys_clk.clk_reset sys_gpio_in.reset
2019.07.15.14:13:15 Info: add_connection sys_clk.clk sys_gpio_in.clk
2019.07.15.14:13:15 Info: add_interface sys_gpio_in conduit end
2019.07.15.14:13:15 Info: set_interface_property sys_gpio_in EXPORT_OF sys_gpio_in.external_connection
2019.07.15.14:13:15 Info: add_instance sys_gpio_out altera_avalon_pio 
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_gpio_out direction Output
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_gpio_out generateIRQ 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_gpio_out width 32
2019.07.15.14:13:15 Info: add_connection sys_clk.clk_reset sys_gpio_out.reset
2019.07.15.14:13:15 Info: add_connection sys_clk.clk sys_gpio_out.clk
2019.07.15.14:13:15 Info: add_interface sys_gpio_out conduit end
2019.07.15.14:13:15 Info: set_interface_property sys_gpio_out EXPORT_OF sys_gpio_out.external_connection
2019.07.15.14:13:15 Info: add_instance sys_spi altera_avalon_spi 
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_spi clockPhase 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_spi clockPolarity 0
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_spi dataWidth 8
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_spi masterSPI 1
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_spi numberOfSlaves 8
2019.07.15.14:13:15 Info: set_instance_parameter_value sys_spi targetClockRate 128000.0
2019.07.15.14:13:15 Info: add_connection sys_clk.clk_reset sys_spi.reset
2019.07.15.14:13:15 Info: add_connection sys_clk.clk sys_spi.clk
2019.07.15.14:13:15 Info: add_interface sys_spi conduit end
2019.07.15.14:13:15 Info: set_interface_property sys_spi EXPORT_OF sys_spi.external
2019.07.15.14:13:15 Info: add_connection sys_hps.h2f_lw_axi_master sys_gpio_in.s1
2019.07.15.14:13:15 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_gpio_in.s1 baseAddress 0x00000000
2019.07.15.14:13:15 Info: add_connection sys_hps.h2f_lw_axi_master sys_gpio_out.s1
2019.07.15.14:13:15 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_gpio_out.s1 baseAddress 0x00000020
2019.07.15.14:13:15 Info: add_connection sys_hps.h2f_lw_axi_master sys_spi.spi_control_port
2019.07.15.14:13:15 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/sys_spi.spi_control_port baseAddress 0x00000040
2019.07.15.14:13:15 Info: add_connection sys_hps.f2h_irq0 sys_gpio_in.irq
2019.07.15.14:13:15 Info: set_connection_parameter_value sys_hps.f2h_irq0/sys_gpio_in.irq irqNumber 5
2019.07.15.14:13:15 Info: add_connection sys_hps.f2h_irq0 sys_spi.irq
2019.07.15.14:13:15 Info: set_connection_parameter_value sys_hps.f2h_irq0/sys_spi.irq irqNumber 7
2019.07.15.14:13:15 Info: add_instance fpga_ddr4_cntrl altera_emif 
2019.07.15.14:13:22 Info: set_instance_parameter_value fpga_ddr4_cntrl PROTOCOL_ENUM PROTOCOL_DDR4
2019.07.15.14:13:25 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_CONFIG_ENUM CONFIG_PHY_AND_HARD_CTRL
2019.07.15.14:13:25 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_PING_PONG_EN false
2019.07.15.14:13:25 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_MEM_CLK_FREQ_MHZ 1067.0
2019.07.15.14:13:27 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_DEFAULT_REF_CLK_FREQ true
2019.07.15.14:13:27 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_REF_CLK_FREQ_MHZ 266.75
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_REF_CLK_JITTER_PS 10.0
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_RATE_ENUM RATE_QUARTER
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_CORE_CLKS_SHARING_ENUM CORE_CLKS_SHARING_DISABLED
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_IO_VOLTAGE 1.2
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_DEFAULT_IO true
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_HPS_ENABLE_EARLY_RELEASE false
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_PERIODIC_OCT_RECAL_ENUM PERIODIC_OCT_RECAL_AUTO
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_REF_CLK_FREQ_MHZ 266.75
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_PING_PONG_EN false
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_AC_IO_STD_ENUM unset
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_AC_MODE_ENUM unset
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_AC_SLEW_RATE_ENUM SLEW_RATE_FAST
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_CK_IO_STD_ENUM unset
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_CK_MODE_ENUM unset
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_CK_SLEW_RATE_ENUM SLEW_RATE_FAST
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_DATA_IO_STD_ENUM unset
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_DATA_OUT_MODE_ENUM unset
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_DATA_IN_MODE_ENUM unset
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_AUTO_STARTING_VREFIN_EN true
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_STARTING_VREFIN 70.0
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_PLL_REF_CLK_IO_STD_ENUM unset
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_USER_RZQ_IO_STD_ENUM unset
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_AC_IO_STD_ENUM IO_STD_SSTL_12
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_AC_MODE_ENUM OUT_OCT_40_CAL
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_AC_SLEW_RATE_ENUM SLEW_RATE_FAST
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_CK_IO_STD_ENUM IO_STD_SSTL_12
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_CK_MODE_ENUM OUT_OCT_40_CAL
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_CK_SLEW_RATE_ENUM SLEW_RATE_FAST
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_DATA_IO_STD_ENUM IO_STD_POD_12
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_DATA_OUT_MODE_ENUM OUT_OCT_34_CAL
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_DATA_IN_MODE_ENUM IN_OCT_120_CAL
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_AUTO_STARTING_VREFIN_EN true
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_STARTING_VREFIN 61.0
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_PLL_REF_CLK_IO_STD_ENUM IO_STD_LVDS
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl PHY_DDR4_RZQ_IO_STD_ENUM IO_STD_CMOS_12
2019.07.15.14:13:28 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_FORMAT_ENUM MEM_FORMAT_DISCRETE
2019.07.15.14:13:29 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DQ_WIDTH 64
2019.07.15.14:13:31 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DQ_PER_DQS 8
2019.07.15.14:13:31 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DISCRETE_CS_WIDTH 1
2019.07.15.14:13:31 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_NUM_OF_DIMMS 1
2019.07.15.14:13:31 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RANKS_PER_DIMM 1
2019.07.15.14:13:31 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CKE_PER_DIMM 1
2019.07.15.14:13:31 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CK_WIDTH 1
2019.07.15.14:13:31 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ROW_ADDR_WIDTH 16
2019.07.15.14:13:32 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_COL_ADDR_WIDTH 10
2019.07.15.14:13:32 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_BANK_ADDR_WIDTH 2
2019.07.15.14:13:32 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_BANK_GROUP_WIDTH 1
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CHIP_ID_WIDTH 0
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DM_EN true
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ALERT_PAR_EN true
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ALERT_N_PLACEMENT_ENUM DDR4_ALERT_N_PLACEMENT_AUTO
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ALERT_N_DQS_GROUP 0
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ALERT_N_AC_LANE 0
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ALERT_N_AC_PIN 0
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DISCRETE_MIRROR_ADDRESSING_EN false
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_MIRROR_ADDRESSING_EN true
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_HIDE_ADV_MR_SETTINGS true
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_BL_ENUM DDR4_BL_BL8
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_BT_ENUM DDR4_BT_SEQUENTIAL
2019.07.15.14:13:34 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TCL 12
2019.07.15.14:13:36 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RTT_NOM_ENUM DDR4_RTT_NOM_RZQ_7
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DLL_EN true
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ATCL_ENUM DDR4_ATCL_DISABLED
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DRV_STR_ENUM DDR4_DRV_STR_RZQ_7
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ASR_ENUM DDR4_ASR_MANUAL_NORMAL
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RTT_WR_ENUM DDR4_RTT_WR_ODT_DISABLED
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_WTCL 12
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_WRITE_CRC false
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_GEARDOWN DDR4_GEARDOWN_HR
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_PER_DRAM_ADDR false
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TEMP_SENSOR_READOUT false
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_FINE_GRANULARITY_REFRESH DDR4_FINE_REFRESH_FIXED_1X
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_MPR_READ_FORMAT DDR4_MPR_READ_FORMAT_SERIAL
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_MAX_POWERDOWN false
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TEMP_CONTROLLED_RFSH_RANGE DDR4_TEMP_CONTROLLED_RFSH_NORMAL
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TEMP_CONTROLLED_RFSH_ENA false
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_INTERNAL_VREFDQ_MONITOR false
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CAL_MODE 0
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SELF_RFSH_ABORT false
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_READ_PREAMBLE_TRAINING false
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_READ_PREAMBLE 2
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_WRITE_PREAMBLE 1
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_AC_PARITY_LATENCY DDR4_AC_PARITY_LATENCY_DISABLE
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ODT_IN_POWERDOWN true
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RTT_PARK DDR4_RTT_PARK_ODT_DISABLED
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_AC_PERSISTENT_ERROR false
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_WRITE_DBI false
2019.07.15.14:13:38 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_READ_DBI false
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DEFAULT_VREFOUT true
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_USER_VREFDQ_TRAINING_VALUE 56.0
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_USER_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RCD_CA_IBT_ENUM DDR4_RCD_CA_IBT_100
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RCD_CS_IBT_ENUM DDR4_RCD_CS_IBT_100
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RCD_CKE_IBT_ENUM DDR4_RCD_CKE_IBT_100
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RCD_ODT_IBT_ENUM DDR4_RCD_ODT_IBT_100
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DB_RTT_NOM_ENUM DDR4_DB_RTT_NOM_ODT_DISABLED
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DB_RTT_WR_ENUM DDR4_DB_RTT_WR_RZQ_3
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DB_RTT_PARK_ENUM DDR4_DB_RTT_PARK_ODT_DISABLED
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DB_DQ_DRV_ENUM DDR4_DB_DRV_STR_RZQ_7
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_137_RCD_CA_DRV 101
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_138_RCD_CK_DRV 5
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_140_DRAM_VREFDQ_R0 29
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_141_DRAM_VREFDQ_R1 29
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_142_DRAM_VREFDQ_R2 29
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_143_DRAM_VREFDQ_R3 29
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_144_DB_VREFDQ 37
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_145_DB_MDQ_DRV 21
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_148_DRAM_DRV 0
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_149_DRAM_RTT_WR_NOM 20
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_152_DRAM_RTT_PARK 39
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_133_RCD_DB_VENDOR_LSB 0
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_134_RCD_DB_VENDOR_MSB 0
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_135_RCD_REV 0
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPD_139_DB_REV 0
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_LRDIMM_ODT_LESS_BS true
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_LRDIMM_ODT_LESS_BS_PARK_OHM 240
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_DQS_WIDTH 8
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CS_WIDTH 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CS_PER_DIMM 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CKE_WIDTH 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ODT_WIDTH 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ADDR_WIDTH 17
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RM_WIDTH 0
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_NUM_OF_PHYSICAL_RANKS 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_NUM_OF_LOGICAL_RANKS 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_VREFDQ_TRAINING_VALUE 74.9
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_VREFDQ_TRAINING_RANGE DDR4_VREFDQ_TRAINING_RANGE_1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_VREFDQ_TRAINING_RANGE_DISP Range 2 - 45% to 77.5%
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_DQS_WIDTH 8
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_DQ_WIDTH 64
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_CS_WIDTH 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_CK_WIDTH 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_CKE_WIDTH 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_ODT_WIDTH 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_BANK_ADDR_WIDTH 2
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_BANK_GROUP_WIDTH 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_CHIP_ID_WIDTH 0
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_ADDR_WIDTH 17
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_RM_WIDTH 0
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_NUM_OF_DIMMS 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_NUM_OF_PHYSICAL_RANKS 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TTL_NUM_OF_LOGICAL_RANKS 1
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_MR0 2068
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_MR1 67329
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_MR2 131096
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_MR3 197120
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_MR4 264192
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_MR5 328736
2019.07.15.14:13:40 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_MR6 393326
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RDIMM_CONFIG 
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_LRDIMM_EXTENDED_CONFIG 
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_ADDRESS_MIRROR_BITVEC 0
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RCD_PARITY_CONTROL_WORD 13
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_RCD_COMMAND_LATENCY 1
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_USE_DEFAULT_ODT true
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODTN_1X1 {Rank 0}
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODT0_1X1 off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODTN_1X1 {Rank 0}
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODT0_1X1 on
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODTN_2X2 {Rank 0} {Rank 1}
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODT0_2X2 off off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODT1_2X2 off off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODTN_2X2 {Rank 0} {Rank 1}
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODT0_2X2 on off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODT1_2X2 off on
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3}
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODT0_4X2 off off on on
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODT1_4X2 on on off off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODTN_4X2 {Rank 0} {Rank 1} {Rank 2} {Rank 3}
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODT0_4X2 off off on on
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODT1_4X2 on on off off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3}
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODT0_4X4 off off off off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODT1_4X4 off off on on
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODT2_4X4 off off off off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_ODT3_4X4 on on off off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODTN_4X4 {Rank 0} {Rank 1} {Rank 2} {Rank 3}
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODT0_4X4 on on off off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODT1_4X4 off off on on
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODT2_4X4 off off on on
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_ODT3_4X4 on on off off
2019.07.15.14:13:42 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_DERIVED_ODTN {Rank 0} {} {} {}
2019.07.15.14:13:44 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_DERIVED_ODT0 {(Drive) RZQ/7 (34 Ohm)} {} {} {}
2019.07.15.14:13:45 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_DERIVED_ODT1 {} {} {} {}
2019.07.15.14:13:47 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_DERIVED_ODT2 {} {} {} {}
2019.07.15.14:13:49 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_R_DERIVED_ODT3 {} {} {} {}
2019.07.15.14:13:51 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_DERIVED_ODTN {Rank 0} {} {} {}
2019.07.15.14:13:52 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_DERIVED_ODT0 {(Nominal) RZQ/7 (34 Ohm)} {} {} {}
2019.07.15.14:13:54 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_DERIVED_ODT1 {} {} {} {}
2019.07.15.14:13:55 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_DERIVED_ODT2 {} {} {} {}
2019.07.15.14:13:57 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_W_DERIVED_ODT3 {} {} {} {}
2019.07.15.14:13:59 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SEQ_ODT_TABLE_LO 4
2019.07.15.14:13:59 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SEQ_ODT_TABLE_HI 0
2019.07.15.14:13:59 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CTRL_CFG_READ_ODT_CHIP 0
2019.07.15.14:13:59 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CTRL_CFG_WRITE_ODT_CHIP 1
2019.07.15.14:13:59 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CTRL_CFG_READ_ODT_RANK 0
2019.07.15.14:13:59 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CTRL_CFG_WRITE_ODT_RANK 1
2019.07.15.14:13:59 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_SPEEDBIN_ENUM DDR4_SPEEDBIN_2400
2019.07.15.14:13:59 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TIS_PS 62
2019.07.15.14:14:00 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TIS_AC_MV 100
2019.07.15.14:14:00 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TIH_PS 87
2019.07.15.14:14:01 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TIH_DC_MV 75
2019.07.15.14:14:01 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDIVW_TOTAL_UI 0.2
2019.07.15.14:14:01 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_VDIVW_TOTAL 130
2019.07.15.14:14:02 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDQSQ_UI 0.17
2019.07.15.14:14:02 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TQH_UI 0.74
2019.07.15.14:14:03 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDVWP_UI 0.72
2019.07.15.14:14:03 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDQSCK_PS 175
2019.07.15.14:14:04 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDQSS_CYC 0.27
2019.07.15.14:14:04 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TQSH_CYC 0.4
2019.07.15.14:14:05 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDSH_CYC 0.18
2019.07.15.14:14:05 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDSS_CYC 0.18
2019.07.15.14:14:05 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TWLS_PS 108.0
2019.07.15.14:14:05 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TWLH_PS 108.0
2019.07.15.14:14:05 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TINIT_US 500
2019.07.15.14:14:05 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TMRD_CK_CYC 8
2019.07.15.14:14:05 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRAS_NS 32.0
2019.07.15.14:14:05 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRCD_NS 13.32
2019.07.15.14:14:06 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRP_NS 13.32
2019.07.15.14:14:08 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TREFI_US 7.8
2019.07.15.14:14:08 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRFC_NS 260.0
2019.07.15.14:14:08 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TWR_NS 15.0
2019.07.15.14:14:08 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TWTR_L_CYC 4
2019.07.15.14:14:09 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TWTR_S_CYC 2
2019.07.15.14:14:10 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TFAW_NS 30.0
2019.07.15.14:14:11 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRRD_L_CYC 4
2019.07.15.14:14:12 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRRD_S_CYC 4
2019.07.15.14:14:12 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TCCD_L_CYC 4
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TCCD_S_CYC 4
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDIVW_DJ_CYC 0.1
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDQSQ_PS 66
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TQH_CYC 0.38
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TINIT_CK 533500
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDQSCK_DERV_PS 2
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDQSCKDS 450
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDQSCKDM 900
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TDQSCKDL 1200
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRAS_CYC 35
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRCD_CYC 15
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRP_CYC 15
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRFC_CYC 278
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TWR_CYC 18
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TRTP_CYC 9
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TFAW_CYC 33
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_TREFI_CYC 8323
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_WRITE_CMD_LATENCY 5
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CFG_GEN_SBE false
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_CFG_GEN_DBE false
2019.07.15.14:14:14 Info: set_instance_parameter_value fpga_ddr4_cntrl MEM_DDR4_LRDIMM_VREFDQ_VALUE 1D
2019.07.15.14:14:15 Info: set_instance_parameter_value fpga_ddr4_cntrl CTRL_DDR4_ECC_EN 0
2019.07.15.14:14:15 Info: add_interface sys_ddr4_ref_clk clock sink
2019.07.15.14:14:15 Info: set_interface_property sys_ddr4_ref_clk EXPORT_OF fpga_ddr4_cntrl.pll_ref_clk_clock_sink
2019.07.15.14:14:15 Info: add_interface sys_ddr4_oct conduit end
2019.07.15.14:14:15 Info: set_interface_property sys_ddr4_oct EXPORT_OF fpga_ddr4_cntrl.oct_conduit_end
2019.07.15.14:14:15 Info: add_interface sys_ddr4_mem conduit end
2019.07.15.14:14:15 Info: set_interface_property sys_ddr4_mem EXPORT_OF fpga_ddr4_cntrl.mem_conduit_end
2019.07.15.14:14:15 Info: add_interface sys_ddr4_status conduit end
2019.07.15.14:14:15 Info: set_interface_property sys_ddr4_status EXPORT_OF fpga_ddr4_cntrl.status_conduit_end
2019.07.15.14:14:15 Info: add_instance avl_ad9144_fifo avl_dacfifo 
2019.07.15.14:14:15 Info: set_instance_parameter_value avl_ad9144_fifo DAC_DATA_WIDTH 128
2019.07.15.14:14:15 Info: set_instance_parameter_value avl_ad9144_fifo DMA_DATA_WIDTH 128
2019.07.15.14:14:15 Info: set_instance_parameter_value avl_ad9144_fifo AVL_DATA_WIDTH 512
2019.07.15.14:14:15 Info: set_instance_parameter_value avl_ad9144_fifo AVL_ADDRESS_WIDTH 26
2019.07.15.14:14:15 Info: set_instance_parameter_value avl_ad9144_fifo AVL_BASE_ADDRESS 0
2019.07.15.14:14:15 Info: set_instance_parameter_value avl_ad9144_fifo AVL_ADDRESS_LIMIT 0x8fffffff
2019.07.15.14:14:15 Info: set_instance_parameter_value avl_ad9144_fifo DAC_MEM_ADDRESS_WIDTH 12
2019.07.15.14:14:15 Info: set_instance_parameter_value avl_ad9144_fifo DMA_MEM_ADDRESS_WIDTH 12
2019.07.15.14:14:15 Info: set_instance_parameter_value avl_ad9144_fifo AVL_BURST_LENGTH 64
2019.07.15.14:14:15 Info: add_connection sys_clk.clk_reset fpga_ddr4_cntrl.global_reset_reset_sink
2019.07.15.14:14:15 Info: add_connection fpga_ddr4_cntrl.emif_usr_reset_reset_source avl_ad9144_fifo.avl_reset
2019.07.15.14:14:15 Info: add_connection fpga_ddr4_cntrl.emif_usr_clk_clock_source avl_ad9144_fifo.avl_clock
2019.07.15.14:14:15 Info: add_connection avl_ad9144_fifo.amm_ddr fpga_ddr4_cntrl.ctrl_amm_avalon_slave_0
2019.07.15.14:14:15 Info: set_connection_parameter_value avl_ad9144_fifo.amm_ddr/fpga_ddr4_cntrl.ctrl_amm_avalon_slave_0 baseAddress 0x0
2019.07.15.14:14:15 Info: add_instance ad9144_jesd204 adi_jesd204 
2019.07.15.14:14:32 Info: set_instance_parameter_value ad9144_jesd204 ID 0
2019.07.15.14:14:32 Info: set_instance_parameter_value ad9144_jesd204 TX_OR_RX_N 1
2019.07.15.14:14:40 Info: set_instance_parameter_value ad9144_jesd204 LANE_RATE 10000
2019.07.15.14:14:40 Info: set_instance_parameter_value ad9144_jesd204 REFCLK_FREQUENCY 333.333333
2019.07.15.14:14:47 Info: set_instance_parameter_value ad9144_jesd204 LANE_MAP 0 3 1 2
2019.07.15.14:14:54 Info: set_instance_parameter_value ad9144_jesd204 SOFT_PCS true
2019.07.15.14:14:54 Info: add_connection sys_clk.clk ad9144_jesd204.sys_clk
2019.07.15.14:14:54 Info: add_connection sys_clk.clk_reset ad9144_jesd204.sys_resetn
2019.07.15.14:14:54 Info: add_interface tx_ref_clk clock sink
2019.07.15.14:14:54 Info: set_interface_property tx_ref_clk EXPORT_OF ad9144_jesd204.ref_clk
2019.07.15.14:14:54 Info: add_interface tx_serial_data conduit end
2019.07.15.14:14:54 Info: set_interface_property tx_serial_data EXPORT_OF ad9144_jesd204.serial_data
2019.07.15.14:14:54 Info: add_interface tx_sysref conduit end
2019.07.15.14:14:54 Info: set_interface_property tx_sysref EXPORT_OF ad9144_jesd204.sysref
2019.07.15.14:14:54 Info: add_interface tx_sync conduit end
2019.07.15.14:14:54 Info: set_interface_property tx_sync EXPORT_OF ad9144_jesd204.sync
2019.07.15.14:14:54 Info: add_instance axi_ad9144_core axi_ad9144 
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_core QUAD_OR_DUAL_N 0
2019.07.15.14:14:54 Info: add_connection ad9144_jesd204.link_clk axi_ad9144_core.if_tx_clk
2019.07.15.14:14:54 Info: add_connection axi_ad9144_core.if_tx_data ad9144_jesd204.link_data
2019.07.15.14:14:54 Info: add_connection sys_clk.clk_reset axi_ad9144_core.s_axi_reset
2019.07.15.14:14:54 Info: add_connection sys_clk.clk axi_ad9144_core.s_axi_clock
2019.07.15.14:14:54 Info: add_instance util_ad9144_upack util_upack 
2019.07.15.14:14:54 Info: set_instance_parameter_value util_ad9144_upack CHANNEL_DATA_WIDTH 64
2019.07.15.14:14:54 Info: set_instance_parameter_value util_ad9144_upack NUM_OF_CHANNELS 2
2019.07.15.14:14:54 Info: add_connection ad9144_jesd204.link_clk util_ad9144_upack.if_dac_clk
2019.07.15.14:14:54 Info: add_connection axi_ad9144_core.dac_ch_0 util_ad9144_upack.dac_ch_0
2019.07.15.14:14:54 Info: add_connection axi_ad9144_core.dac_ch_1 util_ad9144_upack.dac_ch_1
2019.07.15.14:14:54 Info: add_interface tx_fifo_bypass conduit end
2019.07.15.14:14:54 Info: set_interface_property tx_fifo_bypass EXPORT_OF avl_ad9144_fifo.if_bypass
2019.07.15.14:14:54 Info: add_connection ad9144_jesd204.link_clk avl_ad9144_fifo.if_dac_clk
2019.07.15.14:14:54 Info: add_connection ad9144_jesd204.link_reset avl_ad9144_fifo.if_dac_rst
2019.07.15.14:14:54 Info: add_connection util_ad9144_upack.if_dac_valid avl_ad9144_fifo.if_dac_valid
2019.07.15.14:14:54 Info: add_connection avl_ad9144_fifo.if_dac_data util_ad9144_upack.if_dac_data
2019.07.15.14:14:54 Info: add_connection avl_ad9144_fifo.if_dac_dunf axi_ad9144_core.if_dac_dunf
2019.07.15.14:14:54 Info: add_instance axi_ad9144_dma axi_dmac 
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma DMA_DATA_WIDTH_SRC 128
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma DMA_DATA_WIDTH_DEST 128
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma DMA_2D_TRANSFER 0
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma DMA_LENGTH_WIDTH 24
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma AXI_SLICE_DEST 0
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma AXI_SLICE_SRC 0
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma SYNC_TRANSFER_START 0
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma CYCLIC 0
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma DMA_TYPE_DEST 1
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma DMA_TYPE_SRC 0
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma FIFO_SIZE 16
2019.07.15.14:14:54 Info: set_instance_parameter_value axi_ad9144_dma USE_TLAST_DEST 1
2019.07.15.14:14:54 Info: add_connection sys_dma_clk.clk avl_ad9144_fifo.if_dma_clk
2019.07.15.14:14:54 Info: add_connection sys_dma_clk.clk_reset avl_ad9144_fifo.if_dma_rst
2019.07.15.14:14:54 Info: add_connection sys_dma_clk.clk axi_ad9144_dma.if_m_axis_aclk
2019.07.15.14:14:54 Info: add_connection axi_ad9144_dma.if_m_axis_valid avl_ad9144_fifo.if_dma_valid
2019.07.15.14:14:54 Info: add_connection axi_ad9144_dma.if_m_axis_data avl_ad9144_fifo.if_dma_data
2019.07.15.14:14:54 Info: add_connection axi_ad9144_dma.if_m_axis_last avl_ad9144_fifo.if_dma_xfer_last
2019.07.15.14:14:54 Info: add_connection axi_ad9144_dma.if_m_axis_xfer_req avl_ad9144_fifo.if_dma_xfer_req
2019.07.15.14:14:54 Info: add_connection avl_ad9144_fifo.if_dma_ready axi_ad9144_dma.if_m_axis_ready
2019.07.15.14:14:54 Info: add_connection sys_clk.clk_reset axi_ad9144_dma.s_axi_reset
2019.07.15.14:14:54 Info: add_connection sys_clk.clk axi_ad9144_dma.s_axi_clock
2019.07.15.14:14:54 Info: add_connection sys_dma_clk.clk_reset axi_ad9144_dma.m_src_axi_reset
2019.07.15.14:14:54 Info: add_connection sys_dma_clk.clk axi_ad9144_dma.m_src_axi_clock
2019.07.15.14:14:54 Info: add_instance ad9680_jesd204 adi_jesd204 
2019.07.15.14:15:07 Info: set_instance_parameter_value ad9680_jesd204 ID 1
2019.07.15.14:15:13 Info: set_instance_parameter_value ad9680_jesd204 TX_OR_RX_N 0
2019.07.15.14:15:13 Info: set_instance_parameter_value ad9680_jesd204 LANE_RATE 10000.0
2019.07.15.14:15:13 Info: set_instance_parameter_value ad9680_jesd204 REFCLK_FREQUENCY 333.333333
2019.07.15.14:15:19 Info: set_instance_parameter_value ad9680_jesd204 NUM_OF_LANES 4
2019.07.15.14:15:19 Info: set_instance_parameter_value ad9680_jesd204 SOFT_PCS true
2019.07.15.14:15:19 Info: add_connection sys_clk.clk ad9680_jesd204.sys_clk
2019.07.15.14:15:19 Info: add_connection sys_clk.clk_reset ad9680_jesd204.sys_resetn
2019.07.15.14:15:19 Info: add_interface rx_ref_clk clock sink
2019.07.15.14:15:19 Info: set_interface_property rx_ref_clk EXPORT_OF ad9680_jesd204.ref_clk
2019.07.15.14:15:19 Info: add_interface rx_serial_data conduit end
2019.07.15.14:15:19 Info: set_interface_property rx_serial_data EXPORT_OF ad9680_jesd204.serial_data
2019.07.15.14:15:19 Info: add_interface rx_sysref conduit end
2019.07.15.14:15:19 Info: set_interface_property rx_sysref EXPORT_OF ad9680_jesd204.sysref
2019.07.15.14:15:19 Info: add_interface rx_sync conduit end
2019.07.15.14:15:19 Info: set_interface_property rx_sync EXPORT_OF ad9680_jesd204.sync
2019.07.15.14:15:19 Info: add_instance axi_ad9680_core axi_ad9680 
2019.07.15.14:15:19 Info: add_connection ad9680_jesd204.link_clk axi_ad9680_core.if_rx_clk
2019.07.15.14:15:19 Info: add_connection ad9680_jesd204.link_sof axi_ad9680_core.if_rx_sof
2019.07.15.14:15:19 Info: add_connection ad9680_jesd204.link_data axi_ad9680_core.if_rx_data
2019.07.15.14:15:19 Info: add_connection sys_clk.clk_reset axi_ad9680_core.s_axi_reset
2019.07.15.14:15:19 Info: add_connection sys_clk.clk axi_ad9680_core.s_axi_clock
2019.07.15.14:15:19 Info: add_instance util_ad9680_cpack util_cpack 
2019.07.15.14:15:19 Info: set_instance_parameter_value util_ad9680_cpack CHANNEL_DATA_WIDTH 64
2019.07.15.14:15:19 Info: set_instance_parameter_value util_ad9680_cpack NUM_OF_CHANNELS 2
2019.07.15.14:15:19 Info: add_connection sys_clk.clk_reset util_ad9680_cpack.if_adc_rst
2019.07.15.14:15:19 Info: add_connection ad9680_jesd204.link_clk util_ad9680_cpack.if_adc_clk
2019.07.15.14:15:19 Info: add_connection axi_ad9680_core.adc_ch_0 util_ad9680_cpack.adc_ch_0
2019.07.15.14:15:19 Info: add_connection axi_ad9680_core.adc_ch_1 util_ad9680_cpack.adc_ch_1
2019.07.15.14:15:19 Info: add_instance ad9680_adcfifo util_adcfifo 
2019.07.15.14:15:19 Info: set_instance_parameter_value ad9680_adcfifo ADC_DATA_WIDTH 128
2019.07.15.14:15:19 Info: set_instance_parameter_value ad9680_adcfifo DMA_DATA_WIDTH 128
2019.07.15.14:15:19 Info: set_instance_parameter_value ad9680_adcfifo DMA_ADDRESS_WIDTH 16
2019.07.15.14:15:19 Info: add_connection sys_clk.clk_reset ad9680_adcfifo.if_adc_rst
2019.07.15.14:15:19 Info: add_connection ad9680_jesd204.link_clk ad9680_adcfifo.if_adc_clk
2019.07.15.14:15:19 Info: add_connection util_ad9680_cpack.if_adc_valid ad9680_adcfifo.if_adc_wr
2019.07.15.14:15:19 Info: add_connection util_ad9680_cpack.if_adc_data ad9680_adcfifo.if_adc_wdata
2019.07.15.14:15:19 Info: add_connection sys_dma_clk.clk ad9680_adcfifo.if_dma_clk
2019.07.15.14:15:19 Info: add_connection sys_dma_clk.clk_reset ad9680_adcfifo.if_adc_rst
2019.07.15.14:15:19 Info: add_instance axi_ad9680_dma axi_dmac 
2019.07.15.14:15:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_DATA_WIDTH_SRC 128
2019.07.15.14:15:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_DATA_WIDTH_DEST 128
2019.07.15.14:15:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_LENGTH_WIDTH 24
2019.07.15.14:15:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_2D_TRANSFER 0
2019.07.15.14:15:19 Info: set_instance_parameter_value axi_ad9680_dma SYNC_TRANSFER_START 0
2019.07.15.14:15:19 Info: set_instance_parameter_value axi_ad9680_dma CYCLIC 0
2019.07.15.14:15:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_TYPE_DEST 0
2019.07.15.14:15:19 Info: set_instance_parameter_value axi_ad9680_dma DMA_TYPE_SRC 1
2019.07.15.14:15:19 Info: add_connection sys_dma_clk.clk axi_ad9680_dma.if_s_axis_aclk
2019.07.15.14:15:19 Info: add_connection ad9680_adcfifo.if_dma_wr axi_ad9680_dma.if_s_axis_valid
2019.07.15.14:15:19 Info: add_connection ad9680_adcfifo.if_dma_wdata axi_ad9680_dma.if_s_axis_data
2019.07.15.14:15:19 Info: add_connection ad9680_adcfifo.if_dma_wready axi_ad9680_dma.if_s_axis_ready
2019.07.15.14:15:19 Info: add_connection ad9680_adcfifo.if_dma_xfer_req axi_ad9680_dma.if_s_axis_xfer_req
2019.07.15.14:15:19 Info: add_connection ad9680_adcfifo.if_adc_wovf axi_ad9680_core.if_adc_dovf
2019.07.15.14:15:19 Info: add_connection sys_clk.clk_reset axi_ad9680_dma.s_axi_reset
2019.07.15.14:15:19 Info: add_connection sys_clk.clk axi_ad9680_dma.s_axi_clock
2019.07.15.14:15:19 Info: add_connection sys_dma_clk.clk_reset axi_ad9680_dma.m_dest_axi_reset
2019.07.15.14:15:19 Info: add_connection sys_dma_clk.clk axi_ad9680_dma.m_dest_axi_clock
2019.07.15.14:15:19 Info: add_instance avl_adxcfg_0 avl_adxcfg 
2019.07.15.14:15:19 Info: add_connection sys_clk.clk avl_adxcfg_0.rcfg_clk
2019.07.15.14:15:19 Info: add_connection sys_clk.clk_reset avl_adxcfg_0.rcfg_reset_n
2019.07.15.14:15:19 Info: add_connection avl_adxcfg_0.rcfg_m0 ad9144_jesd204.phy_reconfig_0
2019.07.15.14:15:19 Info: add_connection avl_adxcfg_0.rcfg_m1 ad9680_jesd204.phy_reconfig_0
2019.07.15.14:15:19 Info: add_instance avl_adxcfg_1 avl_adxcfg 
2019.07.15.14:15:19 Info: add_connection sys_clk.clk avl_adxcfg_1.rcfg_clk
2019.07.15.14:15:19 Info: add_connection sys_clk.clk_reset avl_adxcfg_1.rcfg_reset_n
2019.07.15.14:15:19 Info: add_connection avl_adxcfg_1.rcfg_m0 ad9144_jesd204.phy_reconfig_1
2019.07.15.14:15:19 Info: add_connection avl_adxcfg_1.rcfg_m1 ad9680_jesd204.phy_reconfig_1
2019.07.15.14:15:19 Info: add_instance avl_adxcfg_2 avl_adxcfg 
2019.07.15.14:15:19 Info: add_connection sys_clk.clk avl_adxcfg_2.rcfg_clk
2019.07.15.14:15:19 Info: add_connection sys_clk.clk_reset avl_adxcfg_2.rcfg_reset_n
2019.07.15.14:15:19 Info: add_connection avl_adxcfg_2.rcfg_m0 ad9144_jesd204.phy_reconfig_2
2019.07.15.14:15:19 Info: add_connection avl_adxcfg_2.rcfg_m1 ad9680_jesd204.phy_reconfig_2
2019.07.15.14:15:19 Info: add_instance avl_adxcfg_3 avl_adxcfg 
2019.07.15.14:15:19 Info: add_connection sys_clk.clk avl_adxcfg_3.rcfg_clk
2019.07.15.14:15:19 Info: add_connection sys_clk.clk_reset avl_adxcfg_3.rcfg_reset_n
2019.07.15.14:15:19 Info: add_connection avl_adxcfg_3.rcfg_m0 ad9144_jesd204.phy_reconfig_3
2019.07.15.14:15:19 Info: add_connection avl_adxcfg_3.rcfg_m1 ad9680_jesd204.phy_reconfig_3
2019.07.15.14:15:19 Info: add_connection sys_hps.h2f_lw_axi_master ad9144_jesd204.link_reconfig
2019.07.15.14:15:19 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9144_jesd204.link_reconfig baseAddress 0x00020000
2019.07.15.14:15:19 Info: add_connection sys_hps.h2f_lw_axi_master ad9144_jesd204.link_management
2019.07.15.14:15:19 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9144_jesd204.link_management baseAddress 0x00024000
2019.07.15.14:15:19 Info: add_connection sys_hps.h2f_lw_axi_master ad9144_jesd204.link_pll_reconfig
2019.07.15.14:15:19 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9144_jesd204.link_pll_reconfig baseAddress 0x00025000
2019.07.15.14:15:19 Info: add_connection sys_hps.h2f_lw_axi_master ad9144_jesd204.lane_pll_reconfig
2019.07.15.14:15:19 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9144_jesd204.lane_pll_reconfig baseAddress 0x00026000
2019.07.15.14:15:19 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_0.rcfg_s0
2019.07.15.14:15:19 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_0.rcfg_s0 baseAddress 0x00028000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_1.rcfg_s0
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_1.rcfg_s0 baseAddress 0x00029000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_2.rcfg_s0
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_2.rcfg_s0 baseAddress 0x0002a000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_3.rcfg_s0
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_3.rcfg_s0 baseAddress 0x0002b000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master axi_ad9144_dma.s_axi
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_ad9144_dma.s_axi baseAddress 0x0002c000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master axi_ad9144_core.s_axi
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_ad9144_core.s_axi baseAddress 0x00030000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master ad9680_jesd204.link_reconfig
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9680_jesd204.link_reconfig baseAddress 0x00040000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master ad9680_jesd204.link_management
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9680_jesd204.link_management baseAddress 0x00044000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master ad9680_jesd204.link_pll_reconfig
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/ad9680_jesd204.link_pll_reconfig baseAddress 0x00045000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_0.rcfg_s1
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_0.rcfg_s1 baseAddress 0x00048000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_1.rcfg_s1
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_1.rcfg_s1 baseAddress 0x00049000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_2.rcfg_s1
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_2.rcfg_s1 baseAddress 0x0004a000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master avl_adxcfg_3.rcfg_s1
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/avl_adxcfg_3.rcfg_s1 baseAddress 0x0004b000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master axi_ad9680_dma.s_axi
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_ad9680_dma.s_axi baseAddress 0x0004c000
2019.07.15.14:15:20 Info: add_connection sys_hps.h2f_lw_axi_master axi_ad9680_core.s_axi
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.h2f_lw_axi_master/axi_ad9680_core.s_axi baseAddress 0x00050000
2019.07.15.14:15:20 Info: add_connection axi_ad9144_dma.m_src_axi sys_hps.f2sdram0_data
2019.07.15.14:15:20 Info: set_connection_parameter_value axi_ad9144_dma.m_src_axi/sys_hps.f2sdram0_data baseAddress 0x0
2019.07.15.14:15:20 Info: add_connection axi_ad9680_dma.m_dest_axi sys_hps.f2sdram0_data
2019.07.15.14:15:20 Info: set_connection_parameter_value axi_ad9680_dma.m_dest_axi/sys_hps.f2sdram0_data baseAddress 0x0
2019.07.15.14:15:20 Info: add_connection sys_hps.f2h_irq0 ad9680_jesd204.interrupt
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.f2h_irq0/ad9680_jesd204.interrupt irqNumber 8
2019.07.15.14:15:20 Info: add_connection sys_hps.f2h_irq0 ad9144_jesd204.interrupt
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.f2h_irq0/ad9144_jesd204.interrupt irqNumber 9
2019.07.15.14:15:20 Info: add_connection sys_hps.f2h_irq0 axi_ad9680_dma.interrupt_sender
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.f2h_irq0/axi_ad9680_dma.interrupt_sender irqNumber 10
2019.07.15.14:15:20 Info: add_connection sys_hps.f2h_irq0 axi_ad9144_dma.interrupt_sender
2019.07.15.14:15:20 Info: set_connection_parameter_value sys_hps.f2h_irq0/axi_ad9144_dma.interrupt_sender irqNumber 11
2019.07.15.14:15:20 Info: set_interconnect_requirement $system qsys_mm.clockCrossingAdapter AUTO
2019.07.15.14:15:20 Info: set_interconnect_requirement $system qsys_mm.burstAdapterImplementation PER_BURST_TYPE_CONVERTER
2019.07.15.14:15:20 Info: set_interconnect_requirement $system qsys_mm.maxAdditionalLatency 4
2019.07.15.14:15:20 Info: save_system system_bd.qsys
2019.07.15.14:16:12 Info: Saving generation log to C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/system_bd_generation.rpt
2019.07.15.14:16:12 Info: Starting: <b>Create HDL design files for synthesis</b>
2019.07.15.14:16:12 Info: qsys-generate C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd.qsys --synthesis=VERILOG --output-directory=C:\Git\AnalogDevice\projects\daq2\iwg24d\system_bd --family="Arria 10" --part=10AS048H3F34E2SG
2019.07.15.14:16:12 Info: Loading iwg24d/system_bd.qsys
2019.07.15.14:16:12 Info: Reading input file
2019.07.15.14:16:12 Info: Adding ad9144_jesd204 [adi_jesd204 1.0]
2019.07.15.14:16:12 Info: Parameterizing module ad9144_jesd204
2019.07.15.14:16:12 Info: Adding ad9680_adcfifo [util_adcfifo 1.0]
2019.07.15.14:16:12 Info: Parameterizing module ad9680_adcfifo
2019.07.15.14:16:12 Info: Adding ad9680_jesd204 [adi_jesd204 1.0]
2019.07.15.14:16:12 Info: Parameterizing module ad9680_jesd204
2019.07.15.14:16:12 Info: Adding avl_ad9144_fifo [avl_dacfifo 1.0]
2019.07.15.14:16:12 Info: Parameterizing module avl_ad9144_fifo
2019.07.15.14:16:12 Info: Adding avl_adxcfg_0 [avl_adxcfg 1.0]
2019.07.15.14:16:12 Info: Parameterizing module avl_adxcfg_0
2019.07.15.14:16:12 Info: Adding avl_adxcfg_1 [avl_adxcfg 1.0]
2019.07.15.14:16:12 Info: Parameterizing module avl_adxcfg_1
2019.07.15.14:16:12 Info: Adding avl_adxcfg_2 [avl_adxcfg 1.0]
2019.07.15.14:16:12 Info: Parameterizing module avl_adxcfg_2
2019.07.15.14:16:12 Info: Adding avl_adxcfg_3 [avl_adxcfg 1.0]
2019.07.15.14:16:12 Info: Parameterizing module avl_adxcfg_3
2019.07.15.14:16:12 Info: Adding axi_ad9144_core [axi_ad9144 1.0]
2019.07.15.14:16:12 Info: Parameterizing module axi_ad9144_core
2019.07.15.14:16:12 Info: Adding axi_ad9144_dma [axi_dmac 1.0]
2019.07.15.14:16:12 Info: Parameterizing module axi_ad9144_dma
2019.07.15.14:16:12 Info: Adding axi_ad9680_core [axi_ad9680 1.0]
2019.07.15.14:16:12 Info: Parameterizing module axi_ad9680_core
2019.07.15.14:16:12 Info: Adding axi_ad9680_dma [axi_dmac 1.0]
2019.07.15.14:16:12 Info: Parameterizing module axi_ad9680_dma
2019.07.15.14:16:12 Info: Adding fpga_ddr4_cntrl [altera_emif 18.1]
2019.07.15.14:16:12 Info: Parameterizing module fpga_ddr4_cntrl
2019.07.15.14:16:12 Info: Adding sys_clk [clock_source 18.1]
2019.07.15.14:16:12 Info: Parameterizing module sys_clk
2019.07.15.14:16:12 Info: Adding sys_dma_clk [clock_source 18.1]
2019.07.15.14:16:12 Info: Parameterizing module sys_dma_clk
2019.07.15.14:16:12 Info: Adding sys_gpio_in [altera_avalon_pio 18.1]
2019.07.15.14:16:12 Info: Parameterizing module sys_gpio_in
2019.07.15.14:16:12 Info: Adding sys_gpio_out [altera_avalon_pio 18.1]
2019.07.15.14:16:12 Info: Parameterizing module sys_gpio_out
2019.07.15.14:16:12 Info: Adding sys_hps [altera_arria10_hps 18.1]
2019.07.15.14:16:12 Info: Parameterizing module sys_hps
2019.07.15.14:16:12 Info: Adding sys_hps_ddr4_cntrl [altera_emif_a10_hps 18.1]
2019.07.15.14:16:12 Info: Parameterizing module sys_hps_ddr4_cntrl
2019.07.15.14:16:12 Info: Adding sys_spi [altera_avalon_spi 18.1]
2019.07.15.14:16:12 Info: Parameterizing module sys_spi
2019.07.15.14:16:12 Info: Adding util_ad9144_upack [util_upack 1.0]
2019.07.15.14:16:12 Info: Parameterizing module util_ad9144_upack
2019.07.15.14:16:12 Info: Adding util_ad9680_cpack [util_cpack 1.0]
2019.07.15.14:16:12 Info: Parameterizing module util_ad9680_cpack
2019.07.15.14:16:12 Info: Building connections
2019.07.15.14:16:12 Info: Parameterizing connections
2019.07.15.14:16:12 Info: Validating
2019.07.15.14:16:34 Info: Done reading input file
2019.07.15.14:16:55 Warning: system_bd.axi_ad9144_core.if_tx_data: Interface must have an associated reset
2019.07.15.14:16:55 Warning: system_bd.axi_ad9680_core.if_rx_data: Interface must have an associated reset
2019.07.15.14:16:55 Info: system_bd.fpga_ddr4_cntrl.arch: Periodic OCT re-calibration is disabled because the interface uses calibrated IO standards for either Address, Command or Clock signals.
2019.07.15.14:16:55 Info: system_bd.fpga_ddr4_cntrl.arch: PHY and controller running at 2x the frequency of user logic for improved efficiency.
2019.07.15.14:16:55 Info: system_bd.fpga_ddr4_cntrl.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
2019.07.15.14:16:55 Info: system_bd.fpga_ddr4_cntrl.arch: Interface estimated to require 3 I/O Bank(s) and 3 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2019.07.15.14:16:55 Info: system_bd.fpga_ddr4_cntrl.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1067.0
2019.07.15.14:16:55 Info: system_bd.fpga_ddr4_cntrl.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2019.07.15.14:16:55 Info: system_bd.sys_gpio_in: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
2019.07.15.14:16:55 Warning: system_bd.sys_hps: Cannot meet requested frequency of 175 MHz for User 0 clk (C7). We can acheive 166.66666666666666 MHz (PLL counter set to 11.0 )
2019.07.15.14:16:55 Info: system_bd.sys_hps_ddr4_cntrl: When ECC is enabled, a partial write using the DM pins triggers a read-modify-write operation.  Frequent partial writes can lead to poor efficiency.
2019.07.15.14:16:55 Info: system_bd.sys_hps_ddr4_cntrl: Debug features for HPS are currently not supported.
2019.07.15.14:16:55 Info: system_bd.sys_hps_ddr4_cntrl.arch: Placement of address/command pins must follow "DDR4 Scheme 2: Component/SODIMM".
2019.07.15.14:16:55 Info: system_bd.sys_hps_ddr4_cntrl.arch: Interface estimated to require 2 I/O Bank(s) and 2 I/O PLL(s). This is only an estimation. Final usage depends on user pin location assignments and/or fitter behavior.
2019.07.15.14:16:55 Info: system_bd.sys_hps_ddr4_cntrl.arch: Valid memory frequencies for the current PLL reference clock and user clock rate, in MHz: 1067.0
2019.07.15.14:16:55 Info: system_bd.sys_hps_ddr4_cntrl.arch: For additional documentation about the interface, consult the *_readme.txt file after generation.
2019.07.15.14:16:55 Info: system_bd.ad9680_jesd204.link_data/axi_ad9680_core.if_rx_data: The sink has a ready signal of 1 bits, but the source does not. Avalon-ST Adapter will be inserted.
2019.07.15.14:16:55 Warning: system_bd.axi_ad9144_core.dac_ch_0/util_ad9144_upack.dac_ch_0: <b>dac_ch_0</b> has a <b>data_valid</b> signal, but <b>dac_ch_0</b> does not.
2019.07.15.14:16:55 Warning: system_bd.axi_ad9144_core.dac_ch_1/util_ad9144_upack.dac_ch_1: <b>dac_ch_1</b> has a <b>data_valid</b> signal, but <b>dac_ch_1</b> does not.
2019.07.15.14:16:55 Warning: system_bd.ad9680_adcfifo: <b>ad9680_adcfifo.if_dma_xfer_status</b> must be exported, or connected to a matching conduit.
2019.07.15.14:16:55 Warning: system_bd.avl_ad9144_fifo: <b>avl_ad9144_fifo.if_dac_xfer_out</b> must be exported, or connected to a matching conduit.
2019.07.15.14:16:55 Warning: system_bd.util_ad9144_upack: <b>util_ad9144_upack.if_dac_sync</b> must be exported, or connected to a matching conduit.
2019.07.15.14:16:55 Warning: system_bd.util_ad9680_cpack: <b>util_ad9680_cpack.if_adc_sync</b> must be exported, or connected to a matching conduit.
2019.07.15.14:16:55 Warning: system_bd.axi_ad9144_core.if_tx_data: <b>axi_ad9144_core.if_tx_data</b> does not have an associated reset
2019.07.15.14:16:55 Warning: system_bd.axi_ad9680_core.if_rx_data: <b>axi_ad9680_core.if_rx_data</b> does not have an associated reset
2019.07.15.14:17:00 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Targeting device family: Arria 10.
2019.07.15.14:17:00 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
2019.07.15.14:17:00 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
2019.07.15.14:17:00 Info: ad9680_adcfifo.alt_mem_asym.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: Targeting device family: Arria 10.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_wr.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: Targeting device family: Arria 10.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_rd.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: Targeting device family: Arria 10.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: 'q_a' output bus width will be ignored while using one read port and one write port mode.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: Tab Output1 is unavailable while using 'Dual clock: use separate read and write clocks'.
2019.07.15.14:17:00 Info: avl_ad9144_fifo.alt_mem_asym_bypass.alt_mem: Tab Output2 is unavailable while using one read port and one write port.
2019.07.15.14:17:00 Info: system_bd: "Transforming system: system_bd"
2019.07.15.14:17:00 Info: system_bd: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: system_bd: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: ad9144_jesd204: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: ad9144_jesd204: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: ad9680_jesd204: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: ad9680_jesd204: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: avl_adxcfg_0: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: avl_adxcfg_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: avl_adxcfg_1: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: avl_adxcfg_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: avl_adxcfg_2: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: avl_adxcfg_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: avl_adxcfg_3: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: avl_adxcfg_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: axi_ad9144_core: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: axi_ad9144_core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: axi_ad9144_dma: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: axi_ad9144_dma: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: axi_ad9680_core: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: axi_ad9680_core: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: axi_ad9680_dma: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: axi_ad9680_dma: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: fpga_ddr4_cntrl: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: fpga_ddr4_cntrl: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: sys_gpio_in: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: sys_gpio_in: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: sys_gpio_out: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:00 Info: sys_gpio_out: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:00 Info: sys_hps: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Warning: sys_hps: Cannot meet requested frequency of 175 MHz for User 0 clk (C7). We can acheive 166.66666666666666 MHz (PLL counter set to 11.0 )
2019.07.15.14:17:01 Info: sys_hps: Running transform <b>generation_view_transform</b> took 0.903s
2019.07.15.14:17:01 Info: sys_hps_ddr4_cntrl: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: sys_hps_ddr4_cntrl: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: sys_spi: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: sys_spi: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: util_ad9144_upack: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: util_ad9144_upack: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: util_ad9680_cpack: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: util_ad9680_cpack: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: ref_clock: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: ref_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: link_pll: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: link_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: link_clock: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: link_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: link_reset: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: link_reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: axi_xcvr: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: axi_xcvr: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: phy_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: phy_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: phy: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: lane_pll: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: lane_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: axi_jesd204_tx: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: axi_jesd204_tx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: jesd204_tx: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: jesd204_tx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: ref_clock: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: ref_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: link_pll: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: link_pll: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: link_clock: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: link_clock: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: link_reset: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: link_reset: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: axi_xcvr: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: axi_xcvr: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: link_pll_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: phy_reset_control: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: phy_reset_control: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: phy: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: axi_jesd204_rx: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: axi_jesd204_rx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: jesd204_rx: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: jesd204_rx: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: arch: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: arch: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: cal_slave_component: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: cal_slave_component: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: fpga_interfaces: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: fpga_interfaces: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: hps_io: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: hps_io: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: arch: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: arch: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: native_phy: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: native_phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: phy_glue: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: phy_glue: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: soft_pcs_0: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: soft_pcs_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: soft_pcs_1: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: soft_pcs_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: soft_pcs_2: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: soft_pcs_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: soft_pcs_3: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: soft_pcs_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: alt_mem_asym: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: alt_mem_asym: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: native_phy: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: native_phy: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: phy_glue: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: phy_glue: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: soft_pcs_0: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: soft_pcs_0: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: soft_pcs_1: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: soft_pcs_1: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: soft_pcs_2: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: soft_pcs_2: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: soft_pcs_3: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: soft_pcs_3: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: alt_mem_asym_wr: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: alt_mem_asym_wr: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: alt_mem_asym_rd: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: alt_mem_asym_rd: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: alt_mem_asym_bypass: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: alt_mem_asym_bypass: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: clk_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: clk_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: rst_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: rst_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: ioaux_master_bridge: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: ioaux_master_bridge: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: ioaux_soft_ram: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: ioaux_soft_ram: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: border: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: border: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: alt_mem: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: alt_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: alt_mem: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: alt_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: alt_mem: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: alt_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: alt_mem: Running transform <b>generation_view_transform</b>
2019.07.15.14:17:01 Info: alt_mem: Running transform <b>generation_view_transform</b> took 0.000s
2019.07.15.14:17:01 Info: system_bd: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:10 Warning: sys_hps.f2h_irq0: Cannot connect clock for <b>irq_mapper.sender</b>
2019.07.15.14:17:10 Warning: sys_hps.f2h_irq0: Cannot connect reset for <b>irq_mapper.sender</b>
2019.07.15.14:17:10 Warning: sys_hps.f2h_irq1: Cannot connect clock for <b>irq_mapper_001.sender</b>
2019.07.15.14:17:10 Warning: sys_hps.f2h_irq1: Cannot connect reset for <b>irq_mapper_001.sender</b>
2019.07.15.14:17:11 Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
2019.07.15.14:17:11 Info: system_bd: Running transform <b>merlin_avalon_transform</b> took 9.788s
2019.07.15.14:17:11 Info: ad9144_jesd204: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:11 Info: ad9144_jesd204: Running transform <b>merlin_avalon_transform</b> took 0.019s
2019.07.15.14:17:11 Info: ad9680_jesd204: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:11 Info: ad9680_jesd204: Running transform <b>merlin_avalon_transform</b> took 0.018s
2019.07.15.14:17:11 Info: fpga_ddr4_cntrl: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:11 Info: fpga_ddr4_cntrl: Running transform <b>merlin_avalon_transform</b> took 0.288s
2019.07.15.14:17:11 Info: sys_hps: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:11 Info: sys_hps: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.15.14:17:11 Info: sys_hps_ddr4_cntrl: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:11 Info: sys_hps_ddr4_cntrl: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.14:17:11 Info: mm_interconnect_1: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:16 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:16 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:17 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:17 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:17 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:17 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:18 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:18 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:19 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:19 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:19 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:20 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:20 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:20 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
2019.07.15.14:17:21 Info: mm_interconnect_1: Running transform <b>merlin_avalon_transform</b> took 9.150s
2019.07.15.14:17:21 Info: mm_interconnect_2: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: mm_interconnect_2: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.14:17:21 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.14:17:21 Info: phy: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: phy: Running transform <b>merlin_avalon_transform</b> took 0.014s
2019.07.15.14:17:21 Info: phy: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: phy: Running transform <b>merlin_avalon_transform</b> took 0.012s
2019.07.15.14:17:21 Info: cal_slave_component: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.14:17:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.14:17:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.14:17:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has address signal 16 bit wide, but the slave is 12 bit wide.
2019.07.15.14:17:21 Info: Interconnect is inserted between master ioaux_master_bridge.m0 and slave ioaux_soft_ram.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
2019.07.15.14:17:21 Info: cal_slave_component: Running transform <b>merlin_avalon_transform</b> took 0.762s
2019.07.15.14:17:21 Info: hps_io: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: hps_io: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.14:17:21 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter: Running transform <b>merlin_avalon_transform</b> took 0.011s
2019.07.15.14:17:21 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_001: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.14:17:21 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_002: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.15.14:17:21 Info: avalon_st_adapter_003: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_003: Running transform <b>merlin_avalon_transform</b> took 0.007s
2019.07.15.14:17:21 Info: avalon_st_adapter_004: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_004: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.14:17:21 Info: avalon_st_adapter_005: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_005: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.15.14:17:21 Info: avalon_st_adapter_006: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_006: Running transform <b>merlin_avalon_transform</b> took 0.012s
2019.07.15.14:17:21 Info: avalon_st_adapter_007: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_007: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.15.14:17:21 Info: avalon_st_adapter_008: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_008: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.14:17:21 Info: avalon_st_adapter_009: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_009: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.14:17:21 Info: avalon_st_adapter_010: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_010: Running transform <b>merlin_avalon_transform</b> took 0.012s
2019.07.15.14:17:21 Info: avalon_st_adapter_011: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_011: Running transform <b>merlin_avalon_transform</b> took 0.011s
2019.07.15.14:17:21 Info: avalon_st_adapter_012: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_012: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.14:17:21 Info: avalon_st_adapter_013: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: avalon_st_adapter_013: Running transform <b>merlin_avalon_transform</b> took 0.010s
2019.07.15.14:17:21 Info: alt_mem_asym: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: alt_mem_asym: Running transform <b>merlin_avalon_transform</b> took 0.011s
2019.07.15.14:17:21 Info: alt_mem_asym_wr: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: alt_mem_asym_wr: Running transform <b>merlin_avalon_transform</b> took 0.008s
2019.07.15.14:17:21 Info: alt_mem_asym_rd: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:21 Info: alt_mem_asym_rd: Running transform <b>merlin_avalon_transform</b> took 0.009s
2019.07.15.14:17:21 Info: alt_mem_asym_bypass: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:22 Info: alt_mem_asym_bypass: Running transform <b>merlin_avalon_transform</b> took 0.012s
2019.07.15.14:17:22 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b>
2019.07.15.14:17:22 Info: mm_interconnect_0: Running transform <b>merlin_avalon_transform</b> took 0.332s
2019.07.15.14:17:22 Info: system_bd: "Naming system components in system: system_bd"
2019.07.15.14:17:22 Info: system_bd: "Processing generation queue"
2019.07.15.14:17:22 Info: system_bd: "Generating: system_bd"
2019.07.15.14:17:22 Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_0:dac_valid_out_0 (data_valid)"
2019.07.15.14:17:22 Warning: system_bd: "No matching role found for util_ad9144_upack:dac_ch_1:dac_valid_out_1 (data_valid)"
2019.07.15.14:17:22 Info: system_bd: "Generating: system_bd_adi_jesd204_10_a5iqoiy"
2019.07.15.14:17:22 Info: system_bd: "Generating: util_adcfifo"
2019.07.15.14:17:22 Info: alt_mem_asym: "Generating: alt_mem_asym"
2019.07.15.14:17:22 Info: system_bd: "Generating: system_bd_adi_jesd204_10_wp44ijy"
2019.07.15.14:17:22 Info: system_bd: "Generating: avl_dacfifo"
2019.07.15.14:17:22 Info: alt_mem_asym_wr: "Generating: alt_mem_asym_wr"
2019.07.15.14:17:22 Info: alt_mem_asym_rd: "Generating: alt_mem_asym_rd"
2019.07.15.14:17:22 Info: alt_mem_asym_bypass: "Generating: alt_mem_asym_bypass"
2019.07.15.14:17:22 Info: system_bd: "Generating: avl_adxcfg"
2019.07.15.14:17:22 Info: system_bd: "Generating: axi_ad9144"
2019.07.15.14:17:23 Info: system_bd: "Generating: axi_dmac"
2019.07.15.14:17:23 Info: system_bd: "Generating: axi_ad9680"
2019.07.15.14:17:23 Info: system_bd: "Generating: system_bd_altera_emif_181_gw6i5oi"
2019.07.15.14:17:23 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_wvvmw7a"
2019.07.15.14:17:23 Info: sys_gpio_in: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
2019.07.15.14:17:23 Info: sys_gpio_in:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_wvvmw7a --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0008_sys_gpio_in_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0008_sys_gpio_in_gen//system_bd_altera_avalon_pio_181_wvvmw7a_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.14:17:24 Info: sys_gpio_in: Done RTL generation for module 'system_bd_altera_avalon_pio_181_wvvmw7a'
2019.07.15.14:17:24 Info: system_bd: "Generating: system_bd_altera_avalon_pio_181_o6mwuyy"
2019.07.15.14:17:24 Info: sys_gpio_out: Starting RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
2019.07.15.14:17:24 Info: sys_gpio_out:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=system_bd_altera_avalon_pio_181_o6mwuyy --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0009_sys_gpio_out_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0009_sys_gpio_out_gen//system_bd_altera_avalon_pio_181_o6mwuyy_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.14:17:24 Info: sys_gpio_out: Done RTL generation for module 'system_bd_altera_avalon_pio_181_o6mwuyy'
2019.07.15.14:17:24 Info: system_bd: "Generating: system_bd_altera_arria10_hps_181_xmqpmyi"
2019.07.15.14:17:24 Info: system_bd: "Generating: system_bd_altera_emif_a10_hps_181_b26sami"
2019.07.15.14:17:24 Info: system_bd: "Generating: system_bd_altera_avalon_spi_181_gh3z34i"
2019.07.15.14:17:24 Info: sys_spi: Starting RTL generation for module 'system_bd_altera_avalon_spi_181_gh3z34i'
2019.07.15.14:17:24 Info: sys_spi:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=system_bd_altera_avalon_spi_181_gh3z34i --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0010_sys_spi_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0010_sys_spi_gen//system_bd_altera_avalon_spi_181_gh3z34i_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.14:17:25 Info: sys_spi: Done RTL generation for module 'system_bd_altera_avalon_spi_181_gh3z34i'
2019.07.15.14:17:25 Info: system_bd: "Generating: util_upack"
2019.07.15.14:17:25 Info: system_bd: "Generating: util_cpack"
2019.07.15.14:17:25 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_sco5kda"
2019.07.15.14:17:25 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_jfe3fkq"
2019.07.15.14:17:25 Info: system_bd: "Generating: system_bd_altera_irq_mapper_181_wwa5frq"
2019.07.15.14:17:25 Info: system_bd: "Generating: system_bd_altera_irq_mapper_181_acw3b6a"
2019.07.15.14:17:25 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_6jlituq"
2019.07.15.14:17:25 Info: system_bd: "Generating: altera_reset_controller"
2019.07.15.14:17:25 Info: system_bd: "Generating: altera_xcvr_fpll_a10"
2019.07.15.14:17:25 Info: link_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.14:17:25 Info: link_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.14:17:25 Info: link_pll: add_fileset_file ./altera_xcvr_fpll_a10.sv SYSTEM_VERILOG PATH ../source/altera_xcvr_fpll_a10.sv
2019.07.15.14:17:25 Info: link_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
2019.07.15.14:17:25 Info: link_pll: add_fileset_file ./alt_xcvr_native_avmm_nf.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/alt_xcvr_native_avmm_nf.sv
2019.07.15.14:17:25 Info: link_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_embedded_debug.sv
2019.07.15.14:17:25 Info: link_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_atx_pll_vi/source/alt_xcvr_pll_avmm_csr.sv
2019.07.15.14:17:26 Info: system_bd: "Generating: axi_adxcvr"
2019.07.15.14:17:26 Info: system_bd: "Generating: altera_xcvr_reset_control"
2019.07.15.14:17:26 Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/altera_xcvr_functions.sv
2019.07.15.14:17:26 Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.14:17:26 Info: link_pll_reset_control: add_fileset_file ./altera_xcvr_reset_control.sv SYSTEM_VERILOG PATH ..//altera_xcvr_reset_control.sv
2019.07.15.14:17:26 Info: link_pll_reset_control: add_fileset_file ./alt_xcvr_reset_counter.sv SYSTEM_VERILOG PATH ..//alt_xcvr_reset_counter.sv
2019.07.15.14:17:26 Info: system_bd: "Generating: system_bd_jesd204_phy_10_y3vze4y"
2019.07.15.14:17:26 Info: system_bd: "Generating: system_bd_altera_xcvr_atx_pll_a10_181_tugmjny"
2019.07.15.14:17:26 Info: lane_pll: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.14:17:26 Info: lane_pll: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.14:17:26 Info: lane_pll: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.15.14:17:26 Info: lane_pll: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/a10_avmm_h.sv
2019.07.15.14:17:26 Info: lane_pll: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ../../../altera_xcvr_native_phy/altera_xcvr_native_vi/altera_xcvr_native_a10_functions_h.sv
2019.07.15.14:17:26 Info: lane_pll: add_fileset_file ./alt_xcvr_atx_pll_rcfg_arb.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_atx_pll_rcfg_arb.sv
2019.07.15.14:17:26 Info: lane_pll: add_fileset_file ./a10_xcvr_atx_pll.sv SYSTEM_VERILOG PATH ../source/a10_xcvr_atx_pll.sv
2019.07.15.14:17:26 Info: lane_pll: add_fileset_file ./alt_xcvr_pll_embedded_debug.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_embedded_debug.sv
2019.07.15.14:17:26 Info: lane_pll: add_fileset_file ./alt_xcvr_pll_avmm_csr.sv SYSTEM_VERILOG PATH ../source/alt_xcvr_pll_avmm_csr.sv
2019.07.15.14:17:26 Info: system_bd: "Generating: axi_jesd204_tx"
2019.07.15.14:17:26 Info: system_bd: "Generating: jesd204_tx"
2019.07.15.14:17:26 Info: system_bd: "Generating: alt_mem_asym"
2019.07.15.14:17:26 Info: system_bd: "Generating: system_bd_jesd204_phy_10_yzziaaq"
2019.07.15.14:17:26 Info: system_bd: "Generating: axi_jesd204_rx"
2019.07.15.14:17:26 Info: system_bd: "Generating: jesd204_rx"
2019.07.15.14:17:26 Info: system_bd: "Generating: alt_mem_asym_wr"
2019.07.15.14:17:27 Info: system_bd: "Generating: alt_mem_asym_rd"
2019.07.15.14:17:27 Info: system_bd: "Generating: alt_mem_asym_bypass"
2019.07.15.14:17:27 Info: system_bd: "Generating: system_bd_altera_emif_arch_nf_181_s254kwy"
2019.07.15.14:17:28 Info: system_bd: "Generating: system_bd_altera_emif_cal_slave_nf_181_bp3yf6q"
2019.07.15.14:17:28 Info: system_bd: "Generating: system_bd_altera_arria10_interface_generator_140_3ckwcii"
2019.07.15.14:17:28 Info: system_bd: "Generating: system_bd_altera_arria10_hps_io_181_sktkmzq"
2019.07.15.14:17:28 Info: system_bd: "Generating: system_bd_altera_emif_arch_nf_181_5knmixi"
2019.07.15.14:17:30 Info: system_bd: "Generating: altera_merlin_slave_translator"
2019.07.15.14:17:30 Info: system_bd: "Generating: altera_merlin_axi_master_ni"
2019.07.15.14:17:30 Info: system_bd: "Generating: altera_merlin_axi_slave_ni"
2019.07.15.14:17:30 Info: system_bd: "Generating: altera_merlin_slave_agent"
2019.07.15.14:17:30 Info: system_bd: "Generating: altera_avalon_sc_fifo"
2019.07.15.14:17:30 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_x755yui"
2019.07.15.14:17:30 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_zmkuk4q"
2019.07.15.14:17:30 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_n4gpyna"
2019.07.15.14:17:30 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_thds5li"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_fj5toyq"
2019.07.15.14:17:31 Info: system_bd: "Generating: altera_merlin_traffic_limiter"
2019.07.15.14:17:31 Info: system_bd: "Generating: altera_merlin_burst_adapter"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_vjsmska"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_csf2saa"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_b5cmpua"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_nd37m2a"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_k33pe2y"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_eoohzri"
2019.07.15.14:17:31 Info: system_bd: "Generating: altera_avalon_st_pipeline_stage"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_avalon_st_adapter_181_f6lxjaq"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_u6yp66a"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_a3opjsa"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_vd7rmzq"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_router_181_se6h4cq"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_xc6jyli"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_54dmmfa"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_demultiplexer_181_m5jixwa"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_merlin_multiplexer_181_6j3q3si"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_timing_adapter_181_4ceyadi"
2019.07.15.14:17:31 Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_tw3fuoi"
2019.07.15.14:17:31 Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.14:17:31 Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.15.14:17:31 Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
2019.07.15.14:17:32 Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
2019.07.15.14:17:33 Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
2019.07.15.14:17:33 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
2019.07.15.14:17:33 Info: native_phy: Building configuration data for reconfiguration profile 0
2019.07.15.14:17:33 Info: system_bd: "Generating: jesd204_glue"
2019.07.15.14:17:33 Info: system_bd: "Generating: jesd204_soft_pcs_tx"
2019.07.15.14:17:33 Info: system_bd: "Generating: system_bd_alt_mem_asym_10_vay5xwy"
2019.07.15.14:17:33 Info: system_bd: "Generating: system_bd_altera_xcvr_native_a10_181_jqrxabi"
2019.07.15.14:17:33 Info: native_phy: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
2019.07.15.14:17:33 Info: native_phy: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
2019.07.15.14:17:33 Info: native_phy: add_fileset_file ./twentynm_pcs.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pcs.sv
2019.07.15.14:17:33 Info: native_phy: add_fileset_file ./twentynm_pma.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_pma.sv
2019.07.15.14:17:33 Info: native_phy: add_fileset_file ./twentynm_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_avmm.sv
2019.07.15.14:17:33 Info: native_phy: add_fileset_file ./twentynm_xcvr_native.sv SYSTEM_VERILOG PATH ../../../alt_xcvr_core/nf/twentynm_xcvr_native.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_functions_h.sv SYSTEM_VERILOG PATH ..//altera_xcvr_native_a10_functions_h.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./a10_avmm_h.sv SYSTEM_VERILOG PATH ..//a10_avmm_h.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./alt_xcvr_native_pipe_retry.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_pipe_retry.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./alt_xcvr_native_avmm_csr.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_avmm_csr.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./alt_xcvr_native_prbs_accum.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_prbs_accum.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./alt_xcvr_native_odi_accel.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_odi_accel.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./alt_xcvr_native_rcfg_arb.sv SYSTEM_VERILOG PATH ..//alt_xcvr_native_rcfg_arb.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./altera_xcvr_native_a10_false_paths.sdc SDC PATH ..//altera_xcvr_native_a10_false_paths.sdc
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_params_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_params_h.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./pcie_mgmt_commands_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_commands_h.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./pcie_mgmt_functions_h.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_functions_h.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./pcie_mgmt_program.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_program.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./pcie_mgmt_cpu.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_cpu.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./pcie_mgmt_master.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/pcie_mgmt_master.sv
2019.07.15.14:17:34 Info: native_phy: add_fileset_file ./altera_xcvr_native_pcie_dfe_ip.sv SYSTEM_VERILOG PATH ../pcie_dfe_ip/altera_xcvr_native_pcie_dfe_ip.sv
2019.07.15.14:17:34 Info: native_phy: Building configuration data for reconfiguration profile 0
2019.07.15.14:17:34 Info: system_bd: "Generating: jesd204_soft_pcs_rx"
2019.07.15.14:17:34 Info: system_bd: "Generating: system_bd_alt_mem_asym_10_7c4hvii"
2019.07.15.14:17:34 Info: system_bd: "Generating: system_bd_alt_mem_asym_10_ommashy"
2019.07.15.14:17:34 Info: system_bd: "Generating: system_bd_alt_mem_asym_10_wryanuq"
2019.07.15.14:17:34 Info: system_bd: "Generating: altera_avalon_mm_bridge"
2019.07.15.14:17:34 Info: system_bd: "Generating: system_bd_altera_avalon_onchip_memory2_181_76knrqa"
2019.07.15.14:17:34 Info: ioaux_soft_ram: Starting RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
2019.07.15.14:17:34 Info: ioaux_soft_ram:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64/perl/lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/europa -I C:/intelFPGA/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelFPGA/18.1/quartus/sopc_builder/bin -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelFPGA/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=system_bd_altera_avalon_onchip_memory2_181_76knrqa --dir=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0061_ioaux_soft_ram_gen/ --quartus_dir=C:/intelFPGA/18.1/quartus --verilog --config=C:/Users/a90282/AppData/Local/Temp/1/alt8092_9165478408893218621.dir/0061_ioaux_soft_ram_gen//system_bd_altera_avalon_onchip_memory2_181_76knrqa_component_configuration.pl  --do_build_sim=0  ]
2019.07.15.14:17:34 Info: ioaux_soft_ram: Done RTL generation for module 'system_bd_altera_avalon_onchip_memory2_181_76knrqa'
2019.07.15.14:17:34 Info: system_bd: "Generating: system_bd_altera_mm_interconnect_181_iih3una"
2019.07.15.14:17:34 Info: system_bd: "Generating: system_bd_altera_arria10_interface_generator_140_as2bmya"
2019.07.15.14:17:35 Info: system_bd: "Generating: system_bd_error_adapter_181_6bjmpii"
2019.07.15.14:17:35 Info: system_bd: "Generating: system_bd_ram_2port_181_tvjdyoy"
2019.07.15.14:17:35 Info: system_bd: "Generating: system_bd_ram_2port_181_yqcukcq"
2019.07.15.14:17:35 Info: system_bd: "Generating: system_bd_ram_2port_181_3tckbay"
2019.07.15.14:17:35 Info: system_bd: "Generating: system_bd_ram_2port_181_sebxbea"
2019.07.15.14:17:35 Info: system_bd: "Generating: altera_merlin_master_translator"
2019.07.15.14:17:35 Info: system_bd: Done "<b>system_bd</b>" with 90 modules, 443 files
2019.07.15.14:17:35 Info: qsys-generate succeeded.
2019.07.15.14:17:35 Info: Finished: <b>Create HDL design files for synthesis</b>
Info: *******************************************************************
Info: Running Quartus Prime Shell
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Mon Jul 15 14:11:16 2019
Info: Command: quartus_sh --64bit -t system_project.tcl
Critical Warning: quartus version mismatch; expected 18.0.0, got 18.1.0.
Info (125061): Changed top-level design entity name to "system_top"
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 14:17:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off daq2_iwg24d -c daq2_iwg24d
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/synth/system_bd.v
    Info (12023): Found entity 1: system_bd File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/synth/system_bd_cfg.v
    Info (12022): Found design unit 1: system_bd_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_cpack_10/synth/util_cpack_mux.v
    Info (12023): Found entity 1: util_cpack_mux File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_mux.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_cpack_10/synth/util_cpack_dsf.v
    Info (12023): Found entity 1: util_cpack_dsf File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_cpack_10/synth/util_cpack.v
    Info (12023): Found entity 1: util_cpack File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_a10_hps_181/synth/system_bd_altera_emif_a10_hps_181_b26sami.v
    Info (12023): Found entity 1: system_bd_altera_emif_a10_hps_181_b26sami File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_a10_hps_181/synth/system_bd_altera_emif_a10_hps_181_b26sami.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_emif_a10_hps_181/synth/system_bd_altera_emif_a10_hps_181_b26sami_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_emif_a10_hps_181_b26sami_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_a10_hps_181/synth/system_bd_altera_emif_a10_hps_181_b26sami_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_5knmixi_top File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_io_aux.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_5knmixi_io_aux File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_io_aux.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_5knmixi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_bufs File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_se_i File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_o.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_se_o File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_se_o.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_df_i File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_o.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_df_o File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_df_o.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_cp_i.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_udir_cp_i File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_udir_cp_i.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_df.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_bdir_df File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_df.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_se.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_bdir_se File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_bdir_se.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_unused.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_buf_unused File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_buf_unused.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_fast_sim.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll_fast_sim File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_fast_sim.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_extra_clks.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_pll_extra_clks File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_pll_extra_clks.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_oct.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_oct File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_oct.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_core_clks_rsts.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_core_clks_rsts File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_core_clks_rsts.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hps_clks_rsts.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hps_clks_rsts File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hps_clks_rsts.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles_wrap File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles.sv Line: 448
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_abphy.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_io_tiles_abphy File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_abphy.sv Line: 344
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_abphy_mux.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_abphy_mux File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_abphy_mux.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_avl_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_avl_if File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_avl_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_sideband_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_sideband_if File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_sideband_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_mmr_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_mmr_if File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_mmr_if.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_amm_data_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_amm_data_if File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_amm_data_if.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_ast_data_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_hmc_ast_data_if File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_hmc_ast_data_if.sv Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_afi_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_afi_if File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_afi_if.sv Line: 105
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_seq_if File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_regs.sv
    Info (12023): Found entity 1: altera_emif_arch_nf_regs File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_regs.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_oct.sv
    Info (12023): Found entity 1: altera_oct File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_oct.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/altera_oct_um_fsm.sv
    Info (12023): Found entity 1: altera_oct_um_fsm File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_oct_um_fsm.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_wp44ijy.v
    Info (12023): Found entity 1: system_bd_adi_jesd204_10_wp44ijy File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_wp44ijy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_wp44ijy_cfg.v
    Info (12022): Found design unit 1: system_bd_adi_jesd204_10_wp44ijy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_wp44ijy_cfg.v Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_functions.sv
    Info (12022): Found design unit 1: altera_xcvr_functions (SystemVerilog) (system_bd_altera_xcvr_reset_control_181) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_functions.sv Line: 20
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv
    Info (12023): Found entity 1: altera_xcvr_reset_control File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_reset_counter.sv
    Info (12023): Found entity 1: alt_xcvr_reset_counter File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_reset_control_181/synth/alt_xcvr_reset_counter.sv Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/twentynm_xcvr_avmm.sv
    Info (12023): Found entity 1: twentynm_xcvr_avmm File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 3 design units, including 3 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv
    Info (12023): Found entity 1: altera_xcvr_fpll_a10 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 27
    Info (12023): Found entity 2: dps_pulse_ctrl File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 1225
    Info (12023): Found entity 3: dps_reset_gen File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 1286
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/a10_avmm_h.sv
    Info (12022): Found design unit 1: a10_avmm_h (SystemVerilog) (system_bd_altera_xcvr_fpll_a10_181) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/a10_avmm_h.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_native_avmm_nf.sv
    Info (12023): Found entity 1: alt_xcvr_native_avmm_nf File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_native_avmm_nf.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv
    Info (12023): Found entity 1: alt_xcvr_pll_embedded_debug File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv
    Info (12023): Found entity 1: alt_xcvr_pll_avmm_csr File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_reset_controller_181/synth/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_reset_controller_181/synth/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_reset_controller_181/synth/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_reset_controller_181/synth/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_yzziaaq.v
    Info (12023): Found entity 1: system_bd_jesd204_phy_10_yzziaaq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_yzziaaq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_yzziaaq_cfg.v
    Info (12022): Found design unit 1: system_bd_jesd204_phy_10_yzziaaq_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_yzziaaq_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_phy_glue_10/synth/jesd204_phy_glue.v
    Info (12023): Found entity 1: jesd204_glue File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_glue_10/synth/jesd204_phy_glue.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v
    Info (12023): Found entity 1: jesd204_soft_pcs_rx File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_pattern_align.v
    Info (12023): Found entity 1: jesd204_pattern_align File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_pattern_align.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v
    Info (12023): Found entity 1: jesd204_8b10b_decoder File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_arbiter.sv Line: 26
Info (12021): Found 8 design units, including 8 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv
    Info (12023): Found entity 1: twentynm_pcs_rev_20nm1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 25
    Info (12023): Found entity 2: twentynm_pcs_rev_20nm2 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 4625
    Info (12023): Found entity 3: twentynm_pcs_rev_20nm3 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 9225
    Info (12023): Found entity 4: twentynm_pcs_rev_20nm4 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 13825
    Info (12023): Found entity 5: twentynm_pcs_rev_20nm5 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 18425
    Info (12023): Found entity 6: twentynm_pcs_rev_20nm5es File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 23025
    Info (12023): Found entity 7: twentynm_pcs_rev_20nm5es2 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 27625
    Info (12023): Found entity 8: twentynm_pcs_rev_20nm4es File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pcs.sv Line: 32225
Info (12021): Found 8 design units, including 8 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv
    Info (12023): Found entity 1: twentynm_pma_rev_20nm1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 25
    Info (12023): Found entity 2: twentynm_pma_rev_20nm2 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 1610
    Info (12023): Found entity 3: twentynm_pma_rev_20nm3 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 3195
    Info (12023): Found entity 4: twentynm_pma_rev_20nm4 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 4780
    Info (12023): Found entity 5: twentynm_pma_rev_20nm5 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 6365
    Info (12023): Found entity 6: twentynm_pma_rev_20nm5es File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 7950
    Info (12023): Found entity 7: twentynm_pma_rev_20nm5es2 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 9537
    Info (12023): Found entity 8: twentynm_pma_rev_20nm4es File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_pma.sv Line: 11122
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_avmm.sv
    Info (12023): Found entity 1: twentynm_xcvr_avmm File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_avmm.sv Line: 17
Info (12021): Found 9 design units, including 9 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv
    Info (12023): Found entity 1: twentynm_xcvr_native File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 25
    Info (12023): Found entity 2: twentynm_xcvr_native_rev_20nm1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 7523
    Info (12023): Found entity 3: twentynm_xcvr_native_rev_20nm2 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 9956
    Info (12023): Found entity 4: twentynm_xcvr_native_rev_20nm3 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 12389
    Info (12023): Found entity 5: twentynm_xcvr_native_rev_20nm4 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 14822
    Info (12023): Found entity 6: twentynm_xcvr_native_rev_20nm5 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 17255
    Info (12023): Found entity 7: twentynm_xcvr_native_rev_20nm5es File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 19688
    Info (12023): Found entity 8: twentynm_xcvr_native_rev_20nm5es2 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 22121
    Info (12023): Found entity 9: twentynm_xcvr_native_rev_20nm4es File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 24554
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_functions_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_a10_functions_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_functions_h.sv Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/a10_avmm_h.sv
    Info (12022): Found design unit 1: a10_avmm_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/a10_avmm_h.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_pipe_retry.sv
    Info (12023): Found entity 1: alt_xcvr_native_pipe_retry File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_pipe_retry.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_avmm_csr.sv
    Info (12023): Found entity 1: alt_xcvr_native_avmm_csr File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_avmm_csr.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_prbs_accum.sv
    Info (12023): Found entity 1: alt_xcvr_native_prbs_accum File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_prbs_accum.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_odi_accel.sv
    Info (12023): Found entity 1: alt_xcvr_native_odi_accel File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_odi_accel.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_arb.sv
    Info (12023): Found entity 1: alt_xcvr_native_rcfg_arb File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_arb.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_params_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_pcie_dfe_params_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_params_h.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_commands_h.sv
    Info (12022): Found design unit 1: pcie_mgmt_commands_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_commands_h.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_functions_h.sv
    Info (12022): Found design unit 1: pcie_mgmt_functions_h (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_functions_h.sv Line: 15
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_program.sv
    Info (12022): Found design unit 1: pcie_mgmt_program (SystemVerilog) (system_bd_altera_xcvr_native_a10_181) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_program.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_cpu.sv
    Info (12023): Found entity 1: pcie_mgmt_cpu File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_cpu.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_master.sv
    Info (12023): Found entity 1: pcie_mgmt_master File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/pcie_mgmt_master.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_ip.sv
    Info (12023): Found entity 1: altera_xcvr_native_pcie_dfe_ip File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_pcie_dfe_ip.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_jqrxabi.sv
    Info (12023): Found entity 1: system_bd_altera_xcvr_native_a10_181_jqrxabi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_jqrxabi.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_jqrxabi.sv
    Info (12023): Found entity 1: alt_xcvr_native_rcfg_opt_logic_jqrxabi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_jqrxabi.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx.v
    Info (12023): Found entity 1: jesd204_rx File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/align_mux.v
    Info (12023): Found entity 1: align_mux File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/align_mux.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/elastic_buffer.v
    Info (12023): Found entity 1: elastic_buffer File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/elastic_buffer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_ilas_monitor.v
    Info (12023): Found entity 1: jesd204_ilas_monitor File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_ilas_monitor.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_lane_latency_monitor.v
    Info (12023): Found entity 1: jesd204_lane_latency_monitor File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_lane_latency_monitor.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx_cgs.v
    Info (12023): Found entity 1: jesd204_rx_cgs File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_cgs.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v
    Info (12023): Found entity 1: jesd204_rx_ctrl File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v
    Info (12023): Found entity 1: jesd204_rx_lane File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_eof_generator.v
    Info (12023): Found entity 1: jesd204_eof_generator File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_eof_generator.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_lmfc.v
    Info (12023): Found entity 1: jesd204_lmfc File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_lmfc.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/jesd204_scrambler.v
    Info (12023): Found entity 1: jesd204_scrambler File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_scrambler.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_rx_10/synth/pipeline_stage.v
    Info (12023): Found entity 1: pipeline_stage File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/pipeline_stage.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v
    Info (12023): Found entity 1: axi_jesd204_rx File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v
    Info (12023): Found entity 1: jesd204_up_rx File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx_lane.v
    Info (12023): Found entity 1: jesd204_up_rx_lane File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx_lane.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_ilas_mem.v
    Info (12023): Found entity 1: jesd204_up_ilas_mem File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_ilas_mem.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_common.v
    Info (12023): Found entity 1: jesd204_up_common File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_common.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/jesd204_up_sysref.v
    Info (12023): Found entity 1: jesd204_up_sysref File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_sysref.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/sync_data.v
    Info (12023): Found entity 1: sync_data File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/sync_data.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_rx_10/synth/sync_event.v
    Info (12023): Found entity 1: sync_event File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/sync_event.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_adxcvr_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_adxcvr_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_adxcvr_10/synth/axi_adxcvr_up.v
    Info (12023): Found entity 1: axi_adxcvr_up File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_adxcvr_10/synth/axi_adxcvr_up.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_adxcvr_10/synth/axi_adxcvr.v
    Info (12023): Found entity 1: axi_adxcvr File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_spi_181/synth/system_bd_altera_avalon_spi_181_gh3z34i.v
    Info (12023): Found entity 1: system_bd_altera_avalon_spi_181_gh3z34i File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_spi_181/synth/system_bd_altera_avalon_spi_181_gh3z34i.v Line: 41
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_o6mwuyy.v
    Info (12023): Found entity 1: system_bd_altera_avalon_pio_181_o6mwuyy File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_o6mwuyy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_rst.v
    Info (12023): Found entity 1: ad_rst File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_rst.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_pnmon.v
    Info (12023): Found entity 1: ad_pnmon File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_pnmon.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_datafmt.v
    Info (12023): Found entity 1: ad_datafmt File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_datafmt.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_xfer_cntrl.v
    Info (12023): Found entity 1: up_xfer_cntrl File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_xfer_cntrl.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_xfer_status.v
    Info (12023): Found entity 1: up_xfer_status File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_xfer_status.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_adc_common.v
    Info (12023): Found entity 1: up_adc_common File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/up_adc_channel.v
    Info (12023): Found entity 1: up_adc_channel File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_xcvr_rx_if.v
    Info (12023): Found entity 1: ad_xcvr_rx_if File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_xcvr_rx_if.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_pnmon.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_pnmon File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_pnmon.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_channel File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_core File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_deframer.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_deframer File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_deframer.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc_regmap File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_adc File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9680_10/synth/axi_ad9680.v
    Info (12023): Found entity 1: axi_ad9680 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/axi_ad9680.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_wvvmw7a.v
    Info (12023): Found entity 1: system_bd_altera_avalon_pio_181_wvvmw7a File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_pio_181/synth/system_bd_altera_avalon_pio_181_wvvmw7a.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v
    Info (12023): Found entity 1: system_bd_altera_mm_interconnect_181_jfe3fkq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_mm_interconnect_181_jfe3fkq_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq_cfg.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_u6yp66a.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_u6yp66a_default_decode File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_u6yp66a.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_u6yp66a File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_u6yp66a.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vd7rmzq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_vd7rmzq_default_decode File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vd7rmzq.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_vd7rmzq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vd7rmzq.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_xc6jyli.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_xc6jyli File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_xc6jyli.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_se6h4cq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_se6h4cq_default_decode File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_se6h4cq.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_se6h4cq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_se6h4cq.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_slave_ni File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_54dmmfa.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_54dmmfa File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_54dmmfa.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_m5jixwa.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_m5jixwa File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_m5jixwa.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_6j3q3si.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_6j3q3si File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_6j3q3si.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_a3opjsa.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_a3opjsa_default_decode File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_a3opjsa.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_a3opjsa File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_a3opjsa.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_irq_mapper_181/synth/system_bd_altera_irq_mapper_181_acw3b6a.sv
    Info (12023): Found entity 1: system_bd_altera_irq_mapper_181_acw3b6a File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_irq_mapper_181/synth/system_bd_altera_irq_mapper_181_acw3b6a.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v
    Info (12023): Found entity 1: system_bd_altera_mm_interconnect_181_sco5kda File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_mm_interconnect_181_sco5kda_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_slave_translator_181/synth/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_slave_translator_181/synth/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_eoohzri.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_eoohzri File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_eoohzri.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_vjsmska.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_vjsmska File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_vjsmska.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_n4gpyna.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_n4gpyna_default_decode File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_n4gpyna.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_n4gpyna File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_n4gpyna.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_f6lxjaq.v
    Info (12023): Found entity 1: system_bd_altera_avalon_st_adapter_181_f6lxjaq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_f6lxjaq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_f6lxjaq_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_avalon_st_adapter_181_f6lxjaq_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_f6lxjaq_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/error_adapter_181/synth/system_bd_error_adapter_181_6bjmpii.sv
    Info (12023): Found entity 1: system_bd_error_adapter_181_6bjmpii File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/error_adapter_181/synth/system_bd_error_adapter_181_6bjmpii.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_sc_fifo_181/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_sc_fifo_181/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_thds5li.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_thds5li_default_decode File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_thds5li.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_thds5li File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_thds5li.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_traffic_limiter_181/synth/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_traffic_limiter_181/synth/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_k33pe2y.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_k33pe2y File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_k33pe2y.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_b5cmpua.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_b5cmpua File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_b5cmpua.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_csf2saa.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_multiplexer_181_csf2saa File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_csf2saa.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_fj5toyq.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_fj5toyq_default_decode File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_fj5toyq.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_fj5toyq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_fj5toyq.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_zmkuk4q.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_zmkuk4q_default_decode File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_zmkuk4q.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_zmkuk4q File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_zmkuk4q.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_x755yui.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_router_181_x755yui_default_decode File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_x755yui.sv Line: 45
    Info (12023): Found entity 2: system_bd_altera_merlin_router_181_x755yui File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_x755yui.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_nd37m2a.sv
    Info (12023): Found entity 1: system_bd_altera_merlin_demultiplexer_181_nd37m2a File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_demultiplexer_181/synth/system_bd_altera_merlin_demultiplexer_181_nd37m2a.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_upack_10/synth/util_upack_dmx.v
    Info (12023): Found entity 1: util_upack_dmx File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack_dmx.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_upack_10/synth/util_upack_dsf.v
    Info (12023): Found entity 1: util_upack_dsf File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_upack_10/synth/util_upack.v
    Info (12023): Found entity 1: util_upack File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_irq_mapper_181/synth/system_bd_altera_irq_mapper_181_wwa5frq.sv
    Info (12023): Found entity 1: system_bd_altera_irq_mapper_181_wwa5frq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_irq_mapper_181/synth/system_bd_altera_irq_mapper_181_wwa5frq.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v
    Info (12023): Found entity 1: system_bd_adi_jesd204_10_a5iqoiy File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy_cfg.v
    Info (12022): Found design unit 1: system_bd_adi_jesd204_10_a5iqoiy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v
    Info (12023): Found entity 1: axi_jesd204_tx File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v
    Info (12023): Found entity 1: jesd204_up_tx File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/jesd204_up_common.v
    Info (12023): Found entity 1: jesd204_up_common File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/jesd204_up_common.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/jesd204_up_sysref.v
    Info (12023): Found entity 1: jesd204_up_sysref File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/jesd204_up_sysref.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/sync_data.v
    Info (12023): Found entity 1: sync_data File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/sync_data.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_jesd204_tx_10/synth/sync_event.v
    Info (12023): Found entity 1: sync_event File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/sync_event.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/twentynm_xcvr_avmm.sv
    Info (12023): Found entity 1: twentynm_xcvr_avmm File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_resync.sv Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_arbiter.sv
    Info (12023): Found entity 1: alt_xcvr_arbiter File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_arbiter.sv Line: 26
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_avmm_h.sv
    Info (12022): Found design unit 1: a10_avmm_h (SystemVerilog) (system_bd_altera_xcvr_atx_pll_a10_181) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_avmm_h.sv Line: 16
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/altera_xcvr_native_a10_functions_h.sv
    Info (12022): Found design unit 1: altera_xcvr_native_a10_functions_h (SystemVerilog) (system_bd_altera_xcvr_atx_pll_a10_181) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/altera_xcvr_native_a10_functions_h.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_arb.sv
    Info (12023): Found entity 1: alt_xcvr_atx_pll_rcfg_arb File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_arb.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_xcvr_atx_pll.sv
    Info (12023): Found entity 1: a10_xcvr_atx_pll File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/a10_xcvr_atx_pll.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv
    Info (12023): Found entity 1: alt_xcvr_pll_embedded_debug File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv
    Info (12023): Found entity 1: alt_xcvr_pll_avmm_csr File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_tugmjny.sv
    Info (12023): Found entity 1: system_bd_altera_xcvr_atx_pll_a10_181_tugmjny File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_tugmjny.sv Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_opt_logic_tugmjny.sv
    Info (12023): Found entity 1: alt_xcvr_atx_pll_rcfg_opt_logic_tugmjny File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_opt_logic_tugmjny.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_y3vze4y.v
    Info (12023): Found entity 1: system_bd_jesd204_phy_10_y3vze4y File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_y3vze4y.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_y3vze4y_cfg.v
    Info (12022): Found design unit 1: system_bd_jesd204_phy_10_y3vze4y_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_y3vze4y_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv
    Info (12023): Found entity 1: system_bd_altera_xcvr_native_a10_181_tw3fuoi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_tw3fuoi.sv
    Info (12023): Found entity 1: alt_xcvr_native_rcfg_opt_logic_tw3fuoi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_tw3fuoi.sv Line: 16
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_soft_pcs_tx.v
    Info (12023): Found entity 1: jesd204_soft_pcs_tx File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_soft_pcs_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_8b10b_encoder.v
    Info (12023): Found entity 1: jesd204_8b10b_encoder File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_8b10b_encoder.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_tx.v
    Info (12023): Found entity 1: jesd204_tx File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_tx_ctrl.v
    Info (12023): Found entity 1: jesd204_tx_ctrl File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_tx_ctrl.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_tx_lane.v
    Info (12023): Found entity 1: jesd204_tx_lane File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_tx_lane.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_eof_generator.v
    Info (12023): Found entity 1: jesd204_eof_generator File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_eof_generator.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_lmfc.v
    Info (12023): Found entity 1: jesd204_lmfc File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_lmfc.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/jesd204_scrambler.v
    Info (12023): Found entity 1: jesd204_scrambler File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_scrambler.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/jesd204_tx_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/sync_bits.v
    Info (12023): Found entity 1: sync_bits File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/sync_bits.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/sync_event.v
    Info (12023): Found entity 1: sync_event File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/sync_event.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/util_axis_fifo.v
    Info (12023): Found entity 1: util_axis_fifo File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/util_axis_fifo.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/address_sync.v
    Info (12023): Found entity 1: fifo_address_sync File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/address_sync.v Line: 38
Warning (10335): Unrecognized synthesis attribute "ram_style" at system_bd/axi_dmac_10/synth/ad_mem.v(53) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/ad_mem.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/ad_mem.v
    Info (12023): Found entity 1: ad_mem File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/ad_mem.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v
    Info (12023): Found entity 1: axi_dmac_burst_memory File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_regmap.v
    Info (12023): Found entity 1: axi_dmac_regmap File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_regmap_request.v
    Info (12023): Found entity 1: axi_dmac_regmap_request File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_regmap_request.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_reset_manager.v
    Info (12023): Found entity 1: axi_dmac_reset_manager File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_reset_manager.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_resize_dest.v
    Info (12023): Found entity 1: axi_dmac_resize_dest File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_resize_dest.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_resize_src.v
    Info (12023): Found entity 1: axi_dmac_resize_src File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_resize_src.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v
    Info (12023): Found entity 1: axi_dmac_response_manager File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac_transfer.v
    Info (12023): Found entity 1: axi_dmac_transfer File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/address_generator.v
    Info (12023): Found entity 1: dmac_address_generator File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/address_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/data_mover.v
    Info (12023): Found entity 1: dmac_data_mover File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/data_mover.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/request_arb.v
    Info (12023): Found entity 1: dmac_request_arb File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/request_generator.v
    Info (12023): Found entity 1: dmac_request_generator File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/response_handler.v
    Info (12023): Found entity 1: dmac_response_handler File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/response_handler.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_register_slice.v
    Info (12023): Found entity 1: axi_register_slice File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_register_slice.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/2d_transfer.v
    Info (12023): Found entity 1: dmac_2d_transfer File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/2d_transfer.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/dest_axi_mm.v
    Info (12023): Found entity 1: dmac_dest_mm_axi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/dest_axi_mm.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/dest_axi_stream.v
    Info (12023): Found entity 1: dmac_dest_axi_stream File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/dest_axi_stream.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/dest_fifo_inf.v
    Info (12023): Found entity 1: dmac_dest_fifo_inf File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/dest_fifo_inf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/src_axi_mm.v
    Info (12023): Found entity 1: dmac_src_mm_axi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/src_axi_mm.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/src_axi_stream.v
    Info (12023): Found entity 1: dmac_src_axi_stream File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/src_axi_stream.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/src_fifo_inf.v
    Info (12023): Found entity 1: dmac_src_fifo_inf File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/src_fifo_inf.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/splitter.v
    Info (12023): Found entity 1: splitter File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/splitter.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/response_generator.v
    Info (12023): Found entity 1: dmac_response_generator File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/response_generator.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_dmac_10/synth/axi_dmac.v
    Info (12023): Found entity 1: axi_dmac File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_mul.v
    Info (12023): Found entity 1: ad_mul File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_cordic_pipe.v
    Info (12023): Found entity 1: ad_dds_cordic_pipe File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_cordic_pipe.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v
    Info (12023): Found entity 1: ad_dds_sine_cordic File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_sine.v
    Info (12023): Found entity 1: ad_dds_sine File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_2.v
    Info (12023): Found entity 1: ad_dds_2 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_2.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds_1.v
    Info (12023): Found entity 1: ad_dds_1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_1.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_dds.v
    Info (12023): Found entity 1: ad_dds File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_perfect_shuffle.v
    Info (12023): Found entity 1: ad_perfect_shuffle File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_perfect_shuffle.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_rst.v
    Info (12023): Found entity 1: ad_rst File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_rst.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_axi.v
    Info (12023): Found entity 1: up_axi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_axi.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_xfer_cntrl.v
    Info (12023): Found entity 1: up_xfer_cntrl File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_xfer_cntrl.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_xfer_status.v
    Info (12023): Found entity 1: up_xfer_status File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_xfer_status.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_clock_mon.v
    Info (12023): Found entity 1: up_clock_mon File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_clock_mon.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_dac_common.v
    Info (12023): Found entity 1: up_dac_common File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/up_dac_channel.v
    Info (12023): Found entity 1: up_dac_channel File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_channel.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_channel File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_channel.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_core File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_framer File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_pn.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_pn File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_pn.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v
    Info (12023): Found entity 1: ad_ip_jesd204_tpl_dac_regmap File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/axi_ad9144_10/synth/axi_ad9144.v
    Info (12023): Found entity 1: axi_ad9144 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/axi_ad9144.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_181/synth/system_bd_altera_emif_181_gw6i5oi.v
    Info (12023): Found entity 1: system_bd_altera_emif_181_gw6i5oi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_gw6i5oi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_emif_181/synth/system_bd_altera_emif_181_gw6i5oi_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_emif_181_gw6i5oi_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_gw6i5oi_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_s254kwy_top File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_io_aux.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_s254kwy_io_aux File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_io_aux.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy.sv
    Info (12023): Found entity 1: system_bd_altera_emif_arch_nf_181_s254kwy File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_bp3yf6q.v
    Info (12023): Found entity 1: system_bd_altera_emif_cal_slave_nf_181_bp3yf6q File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_bp3yf6q.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_bp3yf6q_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_emif_cal_slave_nf_181_bp3yf6q_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_bp3yf6q_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v
    Info (12023): Found entity 1: system_bd_altera_avalon_onchip_memory2_181_76knrqa File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_iih3una.v
    Info (12023): Found entity 1: system_bd_altera_mm_interconnect_181_iih3una File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_iih3una.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_iih3una_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_mm_interconnect_181_iih3una_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_iih3una_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_merlin_master_translator_181/synth/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_master_translator_181/synth/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_mm_bridge_181/synth/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_mm_bridge_181/synth/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/util_delay.v
    Info (12023): Found entity 1: util_delay File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/util_delay.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/ad_b2g.v
    Info (12023): Found entity 1: ad_b2g File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/ad_b2g.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/ad_g2b.v
    Info (12023): Found entity 1: ad_g2b File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/ad_g2b.v Line: 38
Warning (10335): Unrecognized synthesis attribute "ram_style" at system_bd/avl_dacfifo_10/synth/ad_mem.v(53) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/ad_mem.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/ad_mem.v
    Info (12023): Found entity 1: ad_mem File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/ad_mem.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v
    Info (12023): Found entity 1: util_dacfifo_bypass File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v
    Info (12023): Found entity 1: avl_dacfifo_wr File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v
    Info (12023): Found entity 1: avl_dacfifo_rd File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/avl_dacfifo.v
    Info (12023): Found entity 1: avl_dacfifo File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_rd.v
    Info (12023): Found entity 1: alt_mem_asym_rd File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/alt_mem_asym_rd.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_rd_cfg.v
    Info (12022): Found design unit 1: alt_mem_asym_rd_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/alt_mem_asym_rd_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_ommashy.v
    Info (12023): Found entity 1: system_bd_alt_mem_asym_10_ommashy File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_ommashy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_ommashy_cfg.v
    Info (12022): Found design unit 1: system_bd_alt_mem_asym_10_ommashy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_ommashy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/ram_2port_181/synth/system_bd_ram_2port_181_3tckbay.v
    Info (12023): Found entity 1: system_bd_ram_2port_181_3tckbay File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_3tckbay.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_bypass.v
    Info (12023): Found entity 1: alt_mem_asym_bypass File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/alt_mem_asym_bypass.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_bypass_cfg.v
    Info (12022): Found design unit 1: alt_mem_asym_bypass_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/alt_mem_asym_bypass_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_wryanuq.v
    Info (12023): Found entity 1: system_bd_alt_mem_asym_10_wryanuq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_wryanuq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_wryanuq_cfg.v
    Info (12022): Found design unit 1: system_bd_alt_mem_asym_10_wryanuq_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_wryanuq_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/ram_2port_181/synth/system_bd_ram_2port_181_sebxbea.v
    Info (12023): Found entity 1: system_bd_ram_2port_181_sebxbea File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_sebxbea.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_wr.v
    Info (12023): Found entity 1: alt_mem_asym_wr File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/alt_mem_asym_wr.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/avl_dacfifo_10/synth/alt_mem_asym_wr_cfg.v
    Info (12022): Found design unit 1: alt_mem_asym_wr_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/alt_mem_asym_wr_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_7c4hvii.v
    Info (12023): Found entity 1: system_bd_alt_mem_asym_10_7c4hvii File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_7c4hvii.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_7c4hvii_cfg.v
    Info (12022): Found design unit 1: system_bd_alt_mem_asym_10_7c4hvii_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_7c4hvii_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/ram_2port_181/synth/system_bd_ram_2port_181_yqcukcq.v
    Info (12023): Found entity 1: system_bd_ram_2port_181_yqcukcq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_yqcukcq.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_6jlituq.v
    Info (12023): Found entity 1: system_bd_altera_avalon_st_adapter_181_6jlituq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_6jlituq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_6jlituq_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_avalon_st_adapter_181_6jlituq_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_6jlituq_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_4ceyadi.sv
    Info (12023): Found entity 1: system_bd_timing_adapter_181_4ceyadi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_4ceyadi.sv Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/ad_rst.v
    Info (12023): Found entity 1: ad_rst File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_adcfifo_10/synth/ad_rst.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/ad_axis_inf_rx.v
    Info (12023): Found entity 1: ad_axis_inf_rx File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_adcfifo_10/synth/ad_axis_inf_rx.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/util_adcfifo.v
    Info (12023): Found entity 1: util_adcfifo File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/util_adcfifo_10/synth/alt_mem_asym.v
    Info (12023): Found entity 1: alt_mem_asym File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_adcfifo_10/synth/alt_mem_asym.v Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/util_adcfifo_10/synth/alt_mem_asym_cfg.v
    Info (12022): Found design unit 1: alt_mem_asym_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_adcfifo_10/synth/alt_mem_asym_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy.v
    Info (12023): Found entity 1: system_bd_alt_mem_asym_10_vay5xwy File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy_cfg.v
    Info (12022): Found design unit 1: system_bd_alt_mem_asym_10_vay5xwy_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v
    Info (12023): Found entity 1: system_bd_ram_2port_181_tvjdyoy File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_xmqpmyi.v
    Info (12023): Found entity 1: system_bd_altera_arria10_hps_181_xmqpmyi File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_xmqpmyi.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_xmqpmyi_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_arria10_hps_181_xmqpmyi_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_xmqpmyi_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_3ckwcii.sv
    Info (12023): Found entity 1: system_bd_altera_arria10_interface_generator_140_3ckwcii File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_3ckwcii.sv Line: 14
Info (12021): Found 16 design units, including 16 entities, in source file system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v
    Info (12023): Found entity 1: hps_emif_interface_to_ddr File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 20
    Info (12023): Found entity 2: a10_hps_emif_interface File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 898
    Info (12023): Found entity 3: twentynm_hps_rl_interface_fpga2hps File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 969
    Info (12023): Found entity 4: twentynm_hps_rl_interface_hps2fpga File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1248
    Info (12023): Found entity 5: twentynm_hps_rl_interface_hps2fpga_light_weight File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1503
    Info (12023): Found entity 6: twentynm_hps_rl_mode0_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1748
    Info (12023): Found entity 7: twentynm_hps_rl_mode1_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 2583
    Info (12023): Found entity 8: twentynm_hps_rl_mode2_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 3421
    Info (12023): Found entity 9: twentynm_hps_rl_mode3_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 4016
    Info (12023): Found entity 10: s2f_rl_adp File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 4855
    Info (12023): Found entity 11: f2s_rl_adp File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5242
    Info (12023): Found entity 12: full_reg_slice File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5632
    Info (12023): Found entity 13: twentynm_hps_rl_mode0es_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5726
    Info (12023): Found entity 14: twentynm_hps_rl_mode1es_fpga2sdram File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 6327
    Info (12023): Found entity 15: f2s_rl_delay_adp File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 6936
    Info (12023): Found entity 16: alentar File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7207
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_arria10_hps_io_181/synth/system_bd_altera_arria10_hps_io_181_sktkmzq.v
    Info (12023): Found entity 1: system_bd_altera_arria10_hps_io_181_sktkmzq File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_hps_io_181/synth/system_bd_altera_arria10_hps_io_181_sktkmzq.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file system_bd/altera_arria10_hps_io_181/synth/system_bd_altera_arria10_hps_io_181_sktkmzq_cfg.v
    Info (12022): Found design unit 1: system_bd_altera_arria10_hps_io_181_sktkmzq_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_hps_io_181/synth/system_bd_altera_arria10_hps_io_181_sktkmzq_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_as2bmya.sv
    Info (12023): Found entity 1: system_bd_altera_arria10_interface_generator_140_as2bmya File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_as2bmya.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file system_bd/avl_adxcfg_10/synth/avl_adxcfg.v
    Info (12023): Found entity 1: avl_adxcfg File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_adxcfg_10/synth/avl_adxcfg.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file system_top.v
    Info (12023): Found entity 1: system_top File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file /git/analogdevice/projects/daq2/common/daq2_spi.v
    Info (12023): Found entity 1: daq2_spi File: C:/Git/AnalogDevice/projects/daq2/common/daq2_spi.v Line: 38
Warning (10236): Verilog HDL Implicit Net warning at axi_dmac_response_manager.v(134): created implicit net for "response_dest_partial" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 134
Warning (10236): Verilog HDL Implicit Net warning at request_arb.v(1049): created implicit net for "src_req_spltr_valid" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 1049
Warning (10236): Verilog HDL Implicit Net warning at request_arb.v(1050): created implicit net for "src_req_spltr_ready" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 1050
Warning (10236): Verilog HDL Implicit Net warning at util_dacfifo_bypass.v(190): created implicit net for "dac_address_diff_s" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 190
Warning (10037): Verilog HDL or VHDL warning at system_bd_altera_avalon_spi_181_gh3z34i.v(402): conditional expression evaluates to a constant File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_spi_181/synth/system_bd_altera_avalon_spi_181_gh3z34i.v Line: 402
Info (12127): Elaborating entity "system_top" for the top level hierarchy
Info (12128): Elaborating entity "daq2_spi" for hierarchy "daq2_spi:i_daq2_spi" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 198
Info (12128): Elaborating entity "system_bd" for hierarchy "system_bd:i_system_bd" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 334
Info (12128): Elaborating entity "system_bd_adi_jesd204_10_a5iqoiy" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 696
Info (12128): Elaborating entity "altera_xcvr_fpll_a10" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v Line: 417
Warning (10036): Verilog HDL or VHDL warning at altera_xcvr_fpll_a10.sv(521): object "mcgb_rst_input" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 521
Info (12128): Elaborating entity "alt_xcvr_native_avmm_nf" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_native_avmm_nf:altera_xcvr_pll_avmm_nf_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 656
Info (12128): Elaborating entity "alt_xcvr_pll_embedded_debug" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_pll_embedded_debug:en_embedded_debug.pll_embedded_debug" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 701
Info (12128): Elaborating entity "alt_xcvr_pll_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_pll_embedded_debug:en_embedded_debug.pll_embedded_debug|alt_xcvr_pll_avmm_csr:embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_embedded_debug.sv Line: 73
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|alt_xcvr_pll_embedded_debug:en_embedded_debug.pll_embedded_debug|alt_xcvr_pll_avmm_csr:embedded_debug_soft_csr|alt_xcvr_resync:en_stat_reg.rx_is_locked_sync" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 143
Info (12128): Elaborating entity "twentynm_xcvr_avmm" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 814
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|twentynm_xcvr_avmm:xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 270
Info (12128): Elaborating entity "dps_pulse_ctrl" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|dps_pulse_ctrl:phase_en_pulse" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 879
Info (12128): Elaborating entity "dps_reset_gen" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|dps_reset_gen:dps_reset_gen_1" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_fpll_a10_181/synth/altera_xcvr_fpll_a10.sv Line: 890
Info (12128): Elaborating entity "axi_adxcvr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v Line: 448
Info (12128): Elaborating entity "axi_adxcvr_up" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 111
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 143
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:link_pll_reset_control" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v Line: 489
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:link_pll_reset_control|alt_xcvr_reset_counter:g_pll.counter_pll_powerdown" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 163
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v Line: 530
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 227
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_analogreset" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 273
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_ready" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 307
Info (12128): Elaborating entity "system_bd_jesd204_phy_10_y3vze4y" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v Line: 574
Info (12128): Elaborating entity "system_bd_altera_xcvr_native_a10_181_tw3fuoi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_y3vze4y.v Line: 980
Info (12128): Elaborating entity "alt_xcvr_native_rcfg_opt_logic_tw3fuoi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv Line: 1235
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_tw3fuoi.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|alt_xcvr_resync:g_status_reg_en.rx_is_locked_sync" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_avmm_csr.sv Line: 251
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_tw3fuoi.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_tw3fuoi.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_tw3fuoi.sv Line: 639
Info (12128): Elaborating entity "altera_transceiver_reset_endpoint" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv Line: 1359
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv Line: 1359
Info (12128): Elaborating entity "altera_a10_xcvr_reset_endpoint" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v Line: 39
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_transceiver_reset_endpoint.v Line: 39
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd Line: 180
Info (12131): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx|altera_a10_xcvr_reset_endpoint:xcvr_reset_ep_inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|altera_transceiver_reset_endpoint:g_xcvr_native_insts[0].g_analog_resets_default.g_tre_tx_endpoint.reset_endpoint_tx" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_a10_xcvr_reset_endpoint.vhd Line: 180
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 3478
Info (12128): Elaborating entity "twentynm_pma_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm3:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 13833
Info (12128): Elaborating entity "twentynm_pcs_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 14712
Info (12128): Elaborating entity "twentynm_xcvr_avmm" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 14820
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_avmm.sv Line: 270
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 3478
Info (12128): Elaborating entity "twentynm_pma_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm3:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 13833
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 3478
Info (12128): Elaborating entity "twentynm_pma_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm3:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 13833
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_tw3fuoi.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 3478
Info (12128): Elaborating entity "twentynm_pma_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm3:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 13833
Info (12128): Elaborating entity "jesd204_glue" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_glue:phy_glue" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_y3vze4y.v Line: 992
Info (12128): Elaborating entity "jesd204_soft_pcs_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_y3vze4y.v Line: 1002
Info (12128): Elaborating entity "jesd204_8b10b_encoder" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|jesd204_8b10b_encoder:gen_lane[0].gen_dpw[0].i_enc" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_tx_10/synth/jesd204_soft_pcs_tx.v Line: 94
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|altera_reset_controller:rst_controller" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_y3vze4y.v Line: 1095
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_reset_controller_181/synth/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_reset_controller_181/synth/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "system_bd_altera_xcvr_atx_pll_a10_181_tugmjny" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_tugmjny:lane_pll" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v Line: 718
Info (12128): Elaborating entity "alt_xcvr_atx_pll_rcfg_opt_logic_tugmjny" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_tugmjny:lane_pll|alt_xcvr_atx_pll_rcfg_opt_logic_tugmjny:alt_xcvr_atx_pll_optional_rcfg_logic" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_tugmjny.sv Line: 428
Info (12128): Elaborating entity "alt_xcvr_pll_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_tugmjny:lane_pll|alt_xcvr_atx_pll_rcfg_opt_logic_tugmjny:alt_xcvr_atx_pll_optional_rcfg_logic|alt_xcvr_pll_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_atx_pll_rcfg_opt_logic_tugmjny.sv Line: 434
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_tugmjny:lane_pll|alt_xcvr_atx_pll_rcfg_opt_logic_tugmjny:alt_xcvr_atx_pll_optional_rcfg_logic|alt_xcvr_pll_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|alt_xcvr_resync:en_stat_reg.rx_is_locked_sync" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/alt_xcvr_pll_avmm_csr.sv Line: 143
Info (12128): Elaborating entity "a10_xcvr_atx_pll" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_tugmjny:lane_pll|a10_xcvr_atx_pll:a10_xcvr_atx_pll_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_tugmjny.sv Line: 584
Info (12128): Elaborating entity "twentynm_xcvr_avmm" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_tugmjny:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/system_bd_altera_xcvr_atx_pll_a10_181_tugmjny.sv Line: 699
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_altera_xcvr_atx_pll_a10_181_tugmjny:lane_pll|twentynm_xcvr_avmm:a10_xcvr_avmm_inst|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_atx_pll_a10_181/synth/twentynm_xcvr_avmm.sv Line: 270
Info (12128): Elaborating entity "axi_jesd204_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v Line: 771
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 170
Info (12128): Elaborating entity "jesd204_up_common" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_common:i_up_common" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 231
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_common:i_up_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/jesd204_up_common.v Line: 324
Info (12128): Elaborating entity "jesd204_up_sysref" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_sysref:i_up_sysref" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 253
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/jesd204_up_sysref.v Line: 84
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event|sync_bits:i_sync_out" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/sync_event.v Line: 62
Info (12128): Elaborating entity "jesd204_up_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_tx:i_up_tx" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx.v Line: 284
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "up_cfg_ilas_data" into its bus
Info (12128): Elaborating entity "sync_data" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_tx:i_up_tx|sync_data:i_cdc_status" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v Line: 100
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_jesd204_tx:axi_jesd204_tx|jesd204_up_tx:i_up_tx|sync_event:i_cdc_manual_sync_request" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_tx_10/synth/jesd204_up_tx.v Line: 110
Info (12128): Elaborating entity "jesd204_tx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v Line: 809
Info (12128): Elaborating entity "jesd204_lmfc" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_lmfc:i_lmfc" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 141
Info (12128): Elaborating entity "jesd204_tx_ctrl" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 178
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|sync_bits:i_cdc_sync" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_tx_ctrl.v Line: 105
Info (12128): Elaborating entity "jesd204_eof_generator" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_eof_generator:i_eof_gen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 194
Info (12128): Elaborating entity "jesd204_tx_lane" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_lane:gen_lane[0].i_lane" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_tx.v Line: 225
Info (12128): Elaborating entity "jesd204_scrambler" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_lane:gen_lane[0].i_lane|jesd204_scrambler:i_scrambler" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_tx_10/synth/jesd204_tx_lane.v Line: 82
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_reset_controller:rst_controller" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_a5iqoiy.v Line: 872
Info (12128): Elaborating entity "util_adcfifo" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 716
Info (12128): Elaborating entity "ad_rst" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|ad_rst:i_adc_rst_sync" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 108
Info (12128): Elaborating entity "alt_mem_asym" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 211
Info (12128): Elaborating entity "system_bd_alt_mem_asym_10_vay5xwy" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_adcfifo_10/synth/alt_mem_asym.v Line: 78
Info (12128): Elaborating entity "system_bd_ram_2port_181_tvjdyoy" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_vay5xwy.v Line: 76
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 74
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 74
Info (12133): Instantiated megafunction "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_tvjdyoy.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M20K"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_ck02.tdf
    Info (12023): Found entity 1: altera_syncram_ck02 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altera_syncram_ck02.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_ck02" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6d94.tdf
    Info (12023): Found entity 1: altsyncram_6d94 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_6d94.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_6d94" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altera_syncram_ck02.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lda.tdf
    Info (12023): Found entity 1: decode_lda File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/decode_lda.tdf Line: 22
Info (12128): Elaborating entity "decode_lda" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|decode_lda:decode3" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_6d94.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_ep9.tdf
    Info (12023): Found entity 1: decode_ep9 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/decode_ep9.tdf Line: 22
Info (12128): Elaborating entity "decode_ep9" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|decode_ep9:rden_decode_b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_6d94.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_8bb.tdf
    Info (12023): Found entity 1: mux_8bb File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/mux_8bb.tdf Line: 22
Info (12128): Elaborating entity "mux_8bb" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|mux_8bb:mux4" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_6d94.tdf Line: 48
Info (12128): Elaborating entity "ad_axis_inf_rx" for hierarchy "system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|ad_axis_inf_rx:i_axis_inf" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_adcfifo_10/synth/util_adcfifo.v Line: 239
Info (12128): Elaborating entity "system_bd_adi_jesd204_10_wp44ijy" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 799
Info (12128): Elaborating entity "axi_adxcvr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_adxcvr:axi_xcvr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_wp44ijy.v Line: 452
Info (12128): Elaborating entity "axi_adxcvr_up" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_adxcvr_10/synth/axi_adxcvr.v Line: 111
Info (12128): Elaborating entity "altera_xcvr_reset_control" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_reset_control:phy_reset_control" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_wp44ijy.v Line: 534
Info (12128): Elaborating entity "alt_xcvr_resync" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_rx.g_rx[0].g_rx.resync_rx_cal_busy" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 359
Info (12128): Elaborating entity "alt_xcvr_reset_counter" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_rx.g_rx[0].g_rx.counter_rx_digitalreset" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_reset_control_181/synth/altera_xcvr_reset_control.sv Line: 393
Info (12128): Elaborating entity "system_bd_jesd204_phy_10_yzziaaq" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_wp44ijy.v Line: 591
Info (12128): Elaborating entity "system_bd_altera_xcvr_native_a10_181_jqrxabi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_yzziaaq.v Line: 991
Info (12128): Elaborating entity "alt_xcvr_native_rcfg_opt_logic_jqrxabi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_jqrxabi.sv Line: 1235
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_jqrxabi.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_jqrxabi.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_jqrxabi.sv Line: 639
Info (12128): Elaborating entity "alt_xcvr_native_avmm_csr" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/alt_xcvr_native_rcfg_opt_logic_jqrxabi.sv Line: 639
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_jqrxabi.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 3478
Info (12128): Elaborating entity "twentynm_pma_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm3:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 13833
Info (12128): Elaborating entity "twentynm_pcs_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 14712
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_jqrxabi.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 3478
Info (12128): Elaborating entity "twentynm_pma_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm3:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 13833
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_jqrxabi.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 3478
Info (12128): Elaborating entity "twentynm_pma_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm3:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 13833
Info (12128): Elaborating entity "twentynm_xcvr_native" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/system_bd_altera_xcvr_native_a10_181_jqrxabi.sv Line: 2683
Info (12128): Elaborating entity "twentynm_xcvr_native_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 3478
Info (12128): Elaborating entity "twentynm_pma_rev_20nm3" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pma_rev_20nm3:inst_twentynm_pma" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_xcvr_native_a10_181/synth/twentynm_xcvr_native.sv Line: 13833
Info (12128): Elaborating entity "jesd204_glue" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_glue:phy_glue" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_yzziaaq.v Line: 1003
Info (12128): Elaborating entity "jesd204_soft_pcs_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_0" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_phy_10/synth/system_bd_jesd204_phy_10_yzziaaq.v Line: 1017
Info (12128): Elaborating entity "jesd204_pattern_align" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_pattern_align:gen_lane[0].i_pattern_align" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v Line: 116
Info (12128): Elaborating entity "jesd204_8b10b_decoder" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_soft_pcs_rx.v Line: 142
Info (12128): Elaborating entity "axi_jesd204_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_wp44ijy.v Line: 646
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 171
Info (12128): Elaborating entity "jesd204_up_common" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_common:i_up_common" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 225
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_common:i_up_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_common.v Line: 324
Info (12128): Elaborating entity "jesd204_up_sysref" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_sysref:i_up_sysref" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 246
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_sysref.v Line: 84
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_sysref:i_up_sysref|sync_event:i_cdc_sysref_event|sync_bits:i_sync_out" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/sync_event.v Line: 62
Info (12128): Elaborating entity "jesd204_up_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx.v Line: 283
Info (12128): Elaborating entity "sync_data" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_status" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 107
Info (12128): Elaborating entity "sync_data" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|sync_data:i_cdc_cfg" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 122
Info (12128): Elaborating entity "jesd204_up_rx_lane" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx.v Line: 210
Info (12128): Elaborating entity "jesd204_up_ilas_mem" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_jesd204_rx_10/synth/jesd204_up_rx_lane.v Line: 142
Info (12128): Elaborating entity "jesd204_rx" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/adi_jesd204_10/synth/system_bd_adi_jesd204_10_wp44ijy.v Line: 690
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|pipeline_stage:i_input_pipeline_stage" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 201
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|pipeline_stage:i_output_pipeline_stage" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 216
Info (12128): Elaborating entity "jesd204_lmfc" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lmfc:i_lmfc" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 234
Info (12128): Elaborating entity "jesd204_rx_ctrl" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 260
Info (10264): Verilog HDL Case Statement information at jesd204_rx_ctrl.v(114): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v Line: 114
Info (10264): Verilog HDL Case Statement information at jesd204_rx_ctrl.v(175): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_ctrl.v Line: 175
Info (12128): Elaborating entity "jesd204_eof_generator" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_eof_generator:i_eof_gen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 277
Info (12128): Elaborating entity "jesd204_rx_lane" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 326
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|pipeline_stage:i_pipeline_stage0" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 210
Info (12128): Elaborating entity "align_mux" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|align_mux:i_align_mux" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 219
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|pipeline_stage:i_pipeline_stage1" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 238
Info (12128): Elaborating entity "jesd204_scrambler" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|jesd204_scrambler:i_descrambler" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 249
Info (12128): Elaborating entity "pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|pipeline_stage:i_pipeline_stage2" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 264
Info (12128): Elaborating entity "elastic_buffer" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|elastic_buffer:i_elastic_buffer" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 278
Info (12128): Elaborating entity "jesd204_ilas_monitor" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|jesd204_ilas_monitor:i_ilas_monitor" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 293
Warning (10036): Verilog HDL or VHDL warning at jesd204_ilas_monitor.v(73): object "frame_length_error" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_ilas_monitor.v Line: 73
Info (12128): Elaborating entity "jesd204_rx_cgs" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|jesd204_rx_cgs:i_cgs" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_lane.v Line: 307
Info (10264): Verilog HDL Case Statement information at jesd204_rx_cgs.v(118): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_cgs.v Line: 118
Info (12128): Elaborating entity "jesd204_lane_latency_monitor" for hierarchy "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_lane_latency_monitor:i_lane_latency_monitor" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx.v Line: 358
Info (12128): Elaborating entity "avl_dacfifo" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 837
Info (12128): Elaborating entity "avl_dacfifo_wr" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo.v Line: 147
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(223): truncated value with size 15 to match size of target (12) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 223
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(378): truncated value with size 12 to match size of target (11) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 378
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(383): truncated value with size 12 to match size of target (10) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 383
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(425): truncated value with size 32 to match size of target (25) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 425
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(428): truncated value with size 32 to match size of target (25) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 428
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(459): truncated value with size 32 to match size of target (7) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 459
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(461): truncated value with size 10 to match size of target (7) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 461
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_wr.v(464): truncated value with size 32 to match size of target (7) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 464
Info (12128): Elaborating entity "alt_mem_asym_wr" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 157
Info (12128): Elaborating entity "system_bd_alt_mem_asym_10_7c4hvii" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/alt_mem_asym_wr.v Line: 78
Info (12128): Elaborating entity "system_bd_ram_2port_181_yqcukcq" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_7c4hvii.v Line: 76
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_yqcukcq.v Line: 74
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_yqcukcq.v Line: 74
Info (12133): Instantiated megafunction "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_yqcukcq.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M20K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_b" = "512"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_aru1.tdf
    Info (12023): Found entity 1: altera_syncram_aru1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altera_syncram_aru1.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_aru1" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_aru1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1994.tdf
    Info (12023): Found entity 1: altsyncram_1994 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_1994.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_1994" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|alt_mem_asym_wr:i_mem_asym|system_bd_alt_mem_asym_10_7c4hvii:alt_mem_asym_wr|system_bd_ram_2port_181_yqcukcq:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_aru1:auto_generated|altsyncram_1994:altsyncram1" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altera_syncram_aru1.tdf Line: 35
Info (12128): Elaborating entity "ad_b2g" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|ad_b2g:i_dma_mem_waddr_b2g" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 218
Info (12128): Elaborating entity "ad_g2b" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|ad_g2b:i_dma_mem_rd_address_g2b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 254
Info (12128): Elaborating entity "ad_g2b" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|ad_g2b:i_avl_mem_waddr_g2b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 374
Info (12128): Elaborating entity "ad_b2g" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|ad_b2g:i_avl_mem_rd_address_b2g" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_wr.v Line: 419
Info (12128): Elaborating entity "avl_dacfifo_rd" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo.v Line: 176
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(196): truncated value with size 32 to match size of target (7) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 196
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(211): truncated value with size 32 to match size of target (7) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 211
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(250): truncated value with size 32 to match size of target (1) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 250
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(252): truncated value with size 32 to match size of target (1) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 252
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(258): truncated value with size 32 to match size of target (25) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 258
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(261): truncated value with size 32 to match size of target (25) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 261
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(329): truncated value with size 12 to match size of target (10) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 329
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(336): truncated value with size 15 to match size of target (12) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 336
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(377): truncated value with size 15 to match size of target (12) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 377
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(419): truncated value with size 32 to match size of target (8) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 419
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(420): truncated value with size 32 to match size of target (8) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 420
Warning (10230): Verilog HDL assignment warning at avl_dacfifo_rd.v(504): truncated value with size 32 to match size of target (12) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 504
Info (12128): Elaborating entity "alt_mem_asym_rd" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 168
Info (12128): Elaborating entity "system_bd_alt_mem_asym_10_ommashy" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/alt_mem_asym_rd.v Line: 78
Info (12128): Elaborating entity "system_bd_ram_2port_181_3tckbay" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_ommashy.v Line: 76
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_3tckbay.v Line: 74
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_3tckbay.v Line: 74
Info (12133): Instantiated megafunction "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_3tckbay.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "4096"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M20K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "12"
    Info (12134): Parameter "width_a" = "512"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_bru1.tdf
    Info (12023): Found entity 1: altera_syncram_bru1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altera_syncram_bru1.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_bru1" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2994.tdf
    Info (12023): Found entity 1: altsyncram_2994 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_2994.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_2994" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altera_syncram_bru1.tdf Line: 35
Info (12128): Elaborating entity "ad_mem" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|ad_mem:i_mem" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_rd.v Line: 444
Info (12128): Elaborating entity "util_dacfifo_bypass" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at util_dacfifo_bypass.v(190): object "dac_address_diff_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 190
Warning (10036): Verilog HDL or VHDL warning at util_dacfifo_bypass.v(80): object "dac_mem_rea" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at util_dacfifo_bypass.v(91): object "dac_xfer_out" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 91
Warning (10230): Verilog HDL assignment warning at util_dacfifo_bypass.v(180): truncated value with size 13 to match size of target (10) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 180
Warning (10230): Verilog HDL assignment warning at util_dacfifo_bypass.v(190): truncated value with size 11 to match size of target (1) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 190
Warning (10230): Verilog HDL assignment warning at util_dacfifo_bypass.v(191): truncated value with size 13 to match size of target (10) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 191
Info (12128): Elaborating entity "alt_mem_asym_bypass" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/util_dacfifo_bypass.v Line: 119
Info (12128): Elaborating entity "system_bd_alt_mem_asym_10_wryanuq" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/alt_mem_asym_bypass.v Line: 78
Info (12128): Elaborating entity "system_bd_ram_2port_181_sebxbea" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/alt_mem_asym_10/synth/system_bd_alt_mem_asym_10_wryanuq.v Line: 76
Info (12128): Elaborating entity "altera_syncram" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_sebxbea.v Line: 74
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem|altera_syncram:altera_syncram_component" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_sebxbea.v Line: 74
Info (12133): Instantiated megafunction "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem|altera_syncram:altera_syncram_component" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/ram_2port_181/synth/system_bd_ram_2port_181_sebxbea.v Line: 74
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Arria 10"
    Info (12134): Parameter "lpm_type" = "altera_syncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_sclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M20K"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "128"
    Info (12134): Parameter "width_b" = "128"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_sf02.tdf
    Info (12023): Found entity 1: altera_syncram_sf02 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altera_syncram_sf02.tdf Line: 24
Info (12128): Elaborating entity "altera_syncram_sf02" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_sf02:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altera_syncram.tdf Line: 124
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m894.tdf
    Info (12023): Found entity 1: altsyncram_m894 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_m894.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_m894" for hierarchy "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|util_dacfifo_bypass:i_dacfifo_bypass|alt_mem_asym_bypass:i_mem_asym|system_bd_alt_mem_asym_10_wryanuq:alt_mem_asym_bypass|system_bd_ram_2port_181_sebxbea:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_sf02:auto_generated|altsyncram_m894:altsyncram1" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altera_syncram_sf02.tdf Line: 35
Info (12128): Elaborating entity "avl_adxcfg" for hierarchy "system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 866
Info (12128): Elaborating entity "axi_ad9144" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 998
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/axi_ad9144.v Line: 175
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_regmap" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v Line: 151
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 139
Info (12128): Elaborating entity "up_dac_common" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 211
Info (12128): Elaborating entity "ad_rst" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_mmcm_rst_reg" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 410
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 436
Info (12128): Elaborating entity "up_xfer_status" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_xfer_status:i_xfer_status" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 446
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_dac_common.v Line: 474
Info (12128): Elaborating entity "up_dac_channel" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 261
Info (10264): Verilog HDL Case Statement information at up_dac_channel.v(384): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 384
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 425
Info (12128): Elaborating entity "up_dac_channel" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[1].i_up_dac_channel" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_regmap.v Line: 261
Info (10264): Verilog HDL Case Statement information at up_dac_channel.v(384): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/up_dac_channel.v Line: 384
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_core" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac.v Line: 191
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_framer" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_framer:i_framer" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 97
Info (12128): Elaborating entity "ad_perfect_shuffle" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_framer:i_framer|ad_perfect_shuffle:i_channels_to_frames" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v Line: 127
Info (12128): Elaborating entity "ad_perfect_shuffle" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_framer:i_framer|ad_perfect_shuffle:i_frames_to_lanes" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_framer.v Line: 137
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_pn" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_pn:i_pn_gen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 109
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_dac_channel" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_core.v Line: 149
Info (12128): Elaborating entity "ad_dds" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_ip_jesd204_tpl_dac_channel.v Line: 137
Warning (10230): Verilog HDL assignment warning at ad_dds.v(92): truncated value with size 32 to match size of target (16) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 92
Warning (10230): Verilog HDL assignment warning at ad_dds.v(93): truncated value with size 32 to match size of target (16) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 93
Info (12128): Elaborating entity "ad_dds_2" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds.v Line: 127
Info (12128): Elaborating entity "ad_dds_1" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_2.v Line: 138
Info (12128): Elaborating entity "ad_dds_sine_cordic" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_1.v Line: 78
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[0].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[1].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[2].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[3].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[4].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[5].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[6].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[7].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[8].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[9].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[10].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[11].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[12].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[13].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[14].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[15].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_dds_cordic_pipe" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_dds_sine_cordic:i_dds_sine|ad_dds_cordic_pipe:rotation[16].pipe" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_sine_cordic.v Line: 415
Info (12128): Elaborating entity "ad_mul" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_dds_1.v Line: 103
Info (12128): Elaborating entity "lpm_mult" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 85
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 85
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9144_10/synth/ad_mul.v Line: 85
    Info (12134): Parameter "lpm_type" = "lpm_mult"
    Info (12134): Parameter "lpm_widtha" = "21"
    Info (12134): Parameter "lpm_widthb" = "17"
    Info (12134): Parameter "lpm_widthp" = "38"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_pipeline" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_b4n.v
    Info (12023): Found entity 1: mult_b4n File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/mult_b4n.v Line: 28
Info (12128): Elaborating entity "mult_b4n" for hierarchy "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|ad_dds_1:i_dds_1_0|ad_mul:i_dds_scale|lpm_mult:i_lpm_mult|mult_b4n:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 376
Info (12128): Elaborating entity "axi_dmac" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1145
Info (12128): Elaborating entity "axi_dmac_regmap" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 445
Info (10264): Verilog HDL Case Statement information at axi_dmac_regmap.v(178): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 178
Info (12128): Elaborating entity "axi_dmac_regmap_request" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 261
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_regmap_request.v Line: 306
Info (12128): Elaborating entity "fifo_address_sync" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|fifo_address_sync:i_address_sync" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/util_axis_fifo.v Line: 209
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 294
Info (12128): Elaborating entity "axi_dmac_transfer" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 573
Info (12128): Elaborating entity "axi_dmac_reset_manager" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 240
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|axi_dmac_reset_manager:i_reset_manager|sync_bits:i_sync_control_dest" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_reset_manager.v Line: 272
Info (12128): Elaborating entity "dmac_request_arb" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 449
Info (12128): Elaborating entity "dmac_dest_axi_stream" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_axi_stream:i_dest_dma_stream" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 527
Info (12128): Elaborating entity "dmac_response_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_axi_stream:i_dest_dma_stream|dmac_response_generator:i_response_generator" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/dest_axi_stream.v Line: 154
Info (12128): Elaborating entity "dmac_src_mm_axi" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_mm_axi:i_src_dma_mm" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 668
Info (12128): Elaborating entity "splitter" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_mm_axi:i_src_dma_mm|splitter:i_req_splitter" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/src_axi_mm.v Line: 128
Info (12128): Elaborating entity "dmac_address_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_mm_axi:i_src_dma_mm|dmac_address_generator:i_addr_gen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/src_axi_mm.v Line: 165
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_bits:i_sync_src_request_id" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 852
Info (12128): Elaborating entity "sync_event" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_event:sync_rewind" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 879
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_event:sync_rewind|sync_bits:i_sync_out" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/sync_event.v Line: 62
Info (12128): Elaborating entity "axi_register_slice" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_register_slice:i_src_slice" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 932
Info (12128): Elaborating entity "axi_dmac_burst_memory" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 971
Info (12128): Elaborating entity "axi_dmac_resize_src" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_src:i_resize_src" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 383
Info (12128): Elaborating entity "ad_mem" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 398
Info (12128): Elaborating entity "axi_dmac_resize_dest" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|axi_dmac_resize_dest:i_resize_dest" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 416
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|sync_bits:i_dest_sync_id" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 426
Info (12128): Elaborating entity "axi_register_slice" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_register_slice:i_dest_slice" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 992
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 1026
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_dest_req_fifo|sync_bits:i_waddr_sync" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/util_axis_fifo.v Line: 77
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_src_req_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 1059
Info (12128): Elaborating entity "dmac_request_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_request_generator:i_req_gen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 1137
Info (12128): Elaborating entity "axi_dmac_response_manager" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 1168
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(264): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 264
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(273): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 273
Warning (10230): Verilog HDL assignment warning at axi_dmac_response_manager.v(275): truncated value with size 32 to match size of target (2) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 275
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_response_manager:i_response_manager|util_axis_fifo:i_dest_response_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_response_manager.v Line: 137
Info (12128): Elaborating entity "axi_ad9680" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1184
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/axi_ad9680.v Line: 128
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_regmap" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v Line: 133
Info (12128): Elaborating entity "up_axi" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 152
Info (12128): Elaborating entity "up_adc_common" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 232
Info (12128): Elaborating entity "ad_rst" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_mmcm_rst_reg" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 406
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 428
Info (12128): Elaborating entity "up_xfer_status" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_xfer_status:i_xfer_status" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 440
Info (12128): Elaborating entity "up_clock_mon" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_clock_mon:i_clock_mon" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_adc_common.v Line: 449
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 289
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 430
Info (12128): Elaborating entity "up_xfer_cntrl" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 474
Info (12128): Elaborating entity "up_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_regmap.v Line: 289
Info (10264): Verilog HDL Case Statement information at up_adc_channel.v(430): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/up_adc_channel.v Line: 430
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_core" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc.v Line: 159
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_deframer" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_deframer:i_deframer" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v Line: 69
Info (12128): Elaborating entity "ad_xcvr_rx_if" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_deframer:i_deframer|ad_xcvr_rx_if:g_xcvr_if[0].i_xcvr_if" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_deframer.v Line: 82
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_channel" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_core.v Line: 91
Info (12128): Elaborating entity "ad_ip_jesd204_tpl_adc_pnmon" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel|ad_ip_jesd204_tpl_adc_pnmon:i_pnmon" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v Line: 60
Info (12128): Elaborating entity "ad_pnmon" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel|ad_ip_jesd204_tpl_adc_pnmon:i_pnmon|ad_pnmon:i_pnmon" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_pnmon.v Line: 104
Info (12128): Elaborating entity "ad_datafmt" for hierarchy "system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_core:i_core|ad_ip_jesd204_tpl_adc_channel:g_channel[0].i_channel|ad_datafmt:g_datafmt[0].i_ad_datafmt" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_ad9680_10/synth/ad_ip_jesd204_adc_channel.v Line: 78
Info (12128): Elaborating entity "axi_dmac" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1331
Info (12128): Elaborating entity "axi_dmac_regmap" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 445
Info (10264): Verilog HDL Case Statement information at axi_dmac_regmap.v(178): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 178
Info (12128): Elaborating entity "axi_dmac_regmap_request" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_regmap.v Line: 261
Info (12128): Elaborating entity "axi_dmac_transfer" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac.v Line: 573
Info (12128): Elaborating entity "dmac_request_arb" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_transfer.v Line: 449
Info (12128): Elaborating entity "dmac_dest_mm_axi" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 413
Info (12128): Elaborating entity "dmac_address_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/dest_axi_mm.v Line: 146
Info (12128): Elaborating entity "dmac_response_handler" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_response_handler:i_response_handler" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/dest_axi_mm.v Line: 176
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_src_dest_bl_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 434
Info (12128): Elaborating entity "dmac_src_axi_stream" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_axi_stream:i_src_dma_stream" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 745
Info (12128): Elaborating entity "dmac_data_mover" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_src_axi_stream:i_src_dma_stream|dmac_data_mover:i_data_mover" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/src_axi_stream.v Line: 133
Info (12128): Elaborating entity "util_axis_fifo" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|util_axis_fifo:i_rewind_req_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 766
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|sync_bits:i_sync_src_request_id" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 852
Info (12128): Elaborating entity "axi_dmac_burst_memory" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 971
Info (12128): Elaborating entity "ad_mem" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 398
Info (12128): Elaborating entity "sync_bits" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|sync_bits:i_dest_sync_id" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 426
Info (12128): Elaborating entity "dmac_request_generator" for hierarchy "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_request_generator:i_req_gen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 1137
Info (12128): Elaborating entity "system_bd_altera_emif_181_gw6i5oi" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1366
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_s254kwy" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_gw6i5oi.v Line: 1841
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_s254kwy_top" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy.sv Line: 3576
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wl1_l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wl2_l2core_data" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_pll" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 2418
Info (12128): Elaborating entity "altera_emif_arch_nf_pll_extra_clks" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll_extra_clks:pll_extra_clks_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 2429
Info (12128): Elaborating entity "altera_emif_arch_nf_oct" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_oct:oct_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 2444
Info (12128): Elaborating entity "altera_emif_arch_nf_core_clks_rsts" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 2480
Info (12128): Elaborating entity "altera_emif_arch_nf_bufs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 2630
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_unused" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_unused:unused_pin[0].ub" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 241
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_df_o" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_df_o:gen_mem_ck.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 263
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_se_o" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_a.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 371
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_se_o" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_o:gen_mem_reset_n.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 580
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_bdir_se" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_se:gen_mem_dq.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 963
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_udir_se_i" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_udir_se_i:gen_mem_alert_n.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 1095
Info (12128): Elaborating entity "altera_emif_arch_nf_buf_bdir_df" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst|altera_emif_arch_nf_buf_bdir_df:gen_mem_dqs.inst[0].b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_bufs.sv Line: 1134
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_s254kwy_io_aux" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 2667
Info (12128): Elaborating entity "altera_emif_arch_nf_io_tiles_wrap" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 2989
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_io_tiles" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 836
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_tiles_t2l_phy_clk_phs" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_tiles_t2l_phy_clk" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_abphy_mux" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 1201
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_seq_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 3023
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_cal_req_regs" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 83
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 93
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_rlat_regs" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 167
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_cal_success_regs" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 201
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_avl_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 3049
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_sideband_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 3081
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_mmr_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_hmc_mmr_if:hmc_mmr_if_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 3093
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_amm_data_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_hmc_amm_data_if:hmc.amm.data_if_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy_top.sv Line: 3317
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (12128): Elaborating entity "system_bd_altera_emif_cal_slave_nf_181_bp3yf6q" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_181/synth/system_bd_altera_emif_181_gw6i5oi.v Line: 1856
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_bp3yf6q.v Line: 76
Info (12128): Elaborating entity "system_bd_altera_avalon_onchip_memory2_181_76knrqa" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_bp3yf6q.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 71
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 71
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_onchip_memory2_181/synth/system_bd_altera_avalon_onchip_memory2_181_76knrqa.v Line: 71
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "seq_cal_soft_m20k.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "4096"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gcm1.tdf
    Info (12023): Found entity 1: altsyncram_gcm1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_gcm1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_gcm1" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated" File: c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "system_bd_altera_mm_interconnect_181_iih3una" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|system_bd_altera_mm_interconnect_181_iih3una:mm_interconnect_0" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_cal_slave_nf_181/synth/system_bd_altera_emif_cal_slave_nf_181_bp3yf6q.v Line: 114
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|system_bd_altera_mm_interconnect_181_iih3una:mm_interconnect_0|altera_merlin_master_translator:ioaux_master_bridge_m0_translator" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_iih3una.v Line: 102
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|system_bd_altera_mm_interconnect_181_iih3una:mm_interconnect_0|altera_merlin_slave_translator:ioaux_soft_ram_s1_translator" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_iih3una.v Line: 166
Info (12128): Elaborating entity "system_bd_altera_avalon_pio_181_wvvmw7a" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_pio_181_wvvmw7a:sys_gpio_in" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1378
Info (12128): Elaborating entity "system_bd_altera_avalon_pio_181_o6mwuyy" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_pio_181_o6mwuyy:sys_gpio_out" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1389
Info (12128): Elaborating entity "system_bd_altera_arria10_hps_181_xmqpmyi" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1526
Info (12128): Elaborating entity "system_bd_altera_arria10_interface_generator_140_3ckwcii" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_xmqpmyi.v Line: 266
Warning (10034): Output port "emif_gp_to_emif" at system_bd_altera_arria10_interface_generator_140_3ckwcii.sv(27) has no driver File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_3ckwcii.sv Line: 27
Info (12128): Elaborating entity "a10_hps_emif_interface" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|a10_hps_emif_interface:emif_interface" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_3ckwcii.sv Line: 200
Info (12128): Elaborating entity "hps_emif_interface_to_ddr" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|a10_hps_emif_interface:emif_interface|hps_emif_interface_to_ddr:inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 960
Info (12128): Elaborating entity "twentynm_hps_rl_interface_fpga2hps" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_3ckwcii.sv Line: 216
Info (12128): Elaborating entity "f2s_rl_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1144
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_ar" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5394
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5428
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5445
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_fpga2hps:fpga2hps|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5462
Info (12128): Elaborating entity "twentynm_hps_rl_interface_hps2fpga_light_weight" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_3ckwcii.sv Line: 361
Info (12128): Elaborating entity "s2f_rl_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1677
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_ar" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5008
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_w" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5042
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_r" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5059
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|s2f_rl_adp:s2f_rl_adp_inst|full_reg_slice:i_s2f_b" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5076
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1684
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1685
Info (12128): Elaborating entity "twentynm_hps_rl_interface_hps2fpga" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_3ckwcii.sv Line: 378
Info (12128): Elaborating entity "s2f_rl_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga:hps2fpga|s2f_rl_adp:s2f_rl_adp_ins" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 1422
Info (12128): Elaborating entity "twentynm_hps_rl_mode2_fpga2sdram" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_3ckwcii.sv Line: 622
Info (12128): Elaborating entity "f2s_rl_delay_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 3838
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7051
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7052
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7054
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7057
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7064
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7068
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7073
Info (12128): Elaborating entity "alentar" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7079
Info (12128): Elaborating entity "f2s_rl_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7199
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_w" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5428
Info (12128): Elaborating entity "full_reg_slice" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|f2s_rl_adp:f2s_rl_adp_inst|full_reg_slice:i_f2s_r" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 5445
Info (12128): Elaborating entity "f2s_rl_delay_adp" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_2" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 3922
Info (12128): Elaborating entity "system_bd_altera_arria10_hps_io_181_sktkmzq" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_hps_io_181_sktkmzq:hps_io" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_hps_181/synth/system_bd_altera_arria10_hps_181_xmqpmyi.v Line: 307
Info (12128): Elaborating entity "system_bd_altera_arria10_interface_generator_140_as2bmya" for hierarchy "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_hps_io_181_sktkmzq:hps_io|system_bd_altera_arria10_interface_generator_140_as2bmya:border" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_hps_io_181/synth/system_bd_altera_arria10_hps_io_181_sktkmzq.v Line: 89
Info (12128): Elaborating entity "system_bd_altera_emif_a10_hps_181_b26sami" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1552
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_5knmixi" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_a10_hps_181/synth/system_bd_altera_emif_a10_hps_181_b26sami.v Line: 1819
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_5knmixi_top" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi.sv Line: 3576
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wl1_l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wl2_l2core_data" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_pll" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_pll:pll_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 2418
Info (12128): Elaborating entity "altera_emif_arch_nf_oct" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 2444
Info (12128): Elaborating entity "altera_emif_arch_nf_hps_clks_rsts" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_hps_clks_rsts:hps.hps_clks_rsts_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 2462
Info (12128): Elaborating entity "altera_emif_arch_nf_bufs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_bufs:bufs_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 2630
Info (12128): Elaborating entity "system_bd_altera_emif_arch_nf_181_5knmixi_io_aux" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|system_bd_altera_emif_arch_nf_181_5knmixi_io_aux:io_aux_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 2667
Info (12128): Elaborating entity "altera_emif_arch_nf_io_tiles_wrap" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 2989
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_io_tiles" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 836
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_tiles_t2l_phy_clk_phs" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "all_tiles_t2l_phy_clk" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_abphy_mux" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_abphy_mux:altera_emif_arch_nf_abphy_mux_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_io_tiles_wrap.sv Line: 1201
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write_iotile_in" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_abphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_rdata_valid_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_rlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_afi_wlat_nonabphy" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_rdata_en_full" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_read" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_mrnk_write" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_seq_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 3023
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_cal_req_regs" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 83
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_ctl_refresh_done_regs" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 93
Info (12128): Elaborating entity "altera_emif_arch_nf_regs" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_seq_if:seq_if_inst|altera_emif_arch_nf_regs:afi_rlat_regs" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/altera_emif_arch_nf_seq_if.sv Line: 167
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_avl_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_hmc_avl_if:hmc_avl_if_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 3049
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_sideband_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_hmc_sideband_if:hmc_sideband_if_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 3081
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_wb_pointer_for_ecc" into its bus
Info (12128): Elaborating entity "altera_emif_arch_nf_hmc_ast_data_if" for hierarchy "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_hmc_ast_data_if:hmc.hmc_ast.data_if_inst" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi_top.sv Line: 3339
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "l2core_data" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "core2l_oe" into its bus
Info (12128): Elaborating entity "system_bd_altera_avalon_spi_181_gh3z34i" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1568
Info (12128): Elaborating entity "util_upack" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1610
Info (12128): Elaborating entity "util_upack_dsf" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack.v Line: 182
Warning (10230): Verilog HDL assignment warning at util_upack_dsf.v(148): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 148
Warning (10230): Verilog HDL assignment warning at util_upack_dsf.v(210): truncated value with size 576 to match size of target (512) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 210
Info (12128): Elaborating entity "util_upack_dsf" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[1].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack.v Line: 182
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(78): object "dac_samples_i_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(79): object "dac_samples_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 79
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(80): object "dac_data_d2_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 80
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(81): object "dac_data_i_d2_0_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 81
Warning (10036): Verilog HDL or VHDL warning at util_upack_dsf.v(82): object "dac_data_i_d2_1_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack_dsf.v Line: 82
Info (12128): Elaborating entity "util_upack_dmx" for hierarchy "system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dmx:g_dmx[0].i_dmx" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack.v Line: 204
Info (10264): Verilog HDL Case Statement information at util_upack_dmx.v(504): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_upack_10/synth/util_upack_dmx.v Line: 504
Info (12128): Elaborating entity "util_cpack" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1645
Info (12128): Elaborating entity "util_cpack_mux" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[0].i_mux" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack.v Line: 198
Info (10264): Verilog HDL Case Statement information at util_cpack_mux.v(153): all case item expressions in this case statement are onehot File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_mux.v Line: 153
Info (12128): Elaborating entity "util_cpack_dsf" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_dsf:g_dsf[0].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack.v Line: 248
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(107): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 107
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(109): truncated value with size 32 to match size of target (3) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 109
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(136): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 136
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(138): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 138
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(140): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 140
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(142): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 142
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(144): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 144
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(146): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 146
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(148): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 148
Warning (10230): Verilog HDL assignment warning at util_cpack_dsf.v(150): truncated value with size 512 to match size of target (128) File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 150
Info (12128): Elaborating entity "util_cpack_dsf" for hierarchy "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_dsf:g_dsf[1].i_dsf" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack.v Line: 248
Warning (10036): Verilog HDL or VHDL warning at util_cpack_dsf.v(66): object "adc_samples_int" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 66
Warning (10036): Verilog HDL or VHDL warning at util_cpack_dsf.v(67): object "adc_data_int" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 67
Warning (10036): Verilog HDL or VHDL warning at util_cpack_dsf.v(70): object "adc_data_s" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/util_cpack_10/synth/util_cpack_dsf.v Line: 70
Info (12128): Elaborating entity "system_bd_altera_mm_interconnect_181_sco5kda" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 1922
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_slave_translator:ad9144_jesd204_lane_pll_reconfig_translator" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 2941
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_slave_translator:sys_gpio_in_s1_translator" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 3645
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_slave_translator:sys_spi_spi_control_port_translator" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 3773
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 3901
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_master_ni:sys_hps_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 4001
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_management_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_reconfig_agent" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 4201
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_reconfig_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:ad9144_jesd204_link_reconfig_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 4501
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_axi_slave_ni:axi_ad9144_core_s_axi_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_slave_agent:ad9144_jesd204_lane_pll_reconfig_agent" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 4785
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_slave_agent:ad9144_jesd204_lane_pll_reconfig_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_slave_agent_181/synth/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_sc_fifo:ad9144_jesd204_lane_pll_reconfig_agent_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 4826
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_sc_fifo:ad9144_jesd204_lane_pll_reconfig_agent_rdata_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 4867
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_x755yui" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_router_181_x755yui:router" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 7041
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_x755yui_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_router_181_x755yui:router|system_bd_altera_merlin_router_181_x755yui_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_x755yui.sv Line: 205
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_zmkuk4q" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_router_181_zmkuk4q:router_001" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 7057
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_zmkuk4q_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_router_181_zmkuk4q:router_001|system_bd_altera_merlin_router_181_zmkuk4q_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_zmkuk4q.sv Line: 205
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_n4gpyna" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_router_181_n4gpyna:router_002" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 7073
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_n4gpyna_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_router_181_n4gpyna:router_002|system_bd_altera_merlin_router_181_n4gpyna_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_n4gpyna.sv Line: 178
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_thds5li" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_router_181_thds5li:router_003" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 7089
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_thds5li_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_router_181_thds5li:router_003|system_bd_altera_merlin_router_181_thds5li_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_thds5li.sv Line: 178
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_fj5toyq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_router_181_fj5toyq:router_018" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 7329
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_fj5toyq_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_router_181_fj5toyq:router_018|system_bd_altera_merlin_router_181_fj5toyq_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_fj5toyq.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_traffic_limiter:sys_hps_h2f_lw_axi_master_wr_limiter" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 7587
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:ad9144_jesd204_link_management_wr_burst_adapter" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 7687
Info (12128): Elaborating entity "altera_merlin_burst_adapter_new" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:ad9144_jesd204_link_management_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter.sv Line: 237
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:ad9144_jesd204_link_management_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:ad9144_jesd204_link_management_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 344
Info (12128): Elaborating entity "altera_default_burst_converter" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:ad9144_jesd204_link_management_wr_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|altera_default_burst_converter:non_bursting_slave_converters_sel.the_default_burst_converter" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_burst_adapter_181/synth/altera_merlin_burst_adapter_new.sv Line: 1423
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_vjsmska" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_demultiplexer_181_vjsmska:cmd_demux" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 9280
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_csf2saa" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_csf2saa:cmd_mux" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 9440
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_b5cmpua" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_b5cmpua:cmd_mux_016" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 9718
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_b5cmpua:cmd_mux_016|altera_merlin_arbitrator:arb" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_b5cmpua.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_b5cmpua:cmd_mux_016|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_nd37m2a" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_demultiplexer_181_nd37m2a:rsp_demux" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 10034
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_k33pe2y" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_demultiplexer_181_k33pe2y:rsp_demux_016" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 10312
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_eoohzri" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_eoohzri:rsp_mux" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 10754
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_eoohzri:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/system_bd_altera_merlin_multiplexer_181_eoohzri.sv Line: 630
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_merlin_multiplexer_181_eoohzri:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_multiplexer_181/synth/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 10928
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:limiter_pipeline|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 11114
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "system_bd_altera_avalon_st_adapter_181_f6lxjaq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_avalon_st_adapter_181_f6lxjaq:avalon_st_adapter" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_sco5kda.v Line: 15638
Info (12128): Elaborating entity "system_bd_error_adapter_181_6bjmpii" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|system_bd_altera_avalon_st_adapter_181_f6lxjaq:avalon_st_adapter|system_bd_error_adapter_181_6bjmpii:error_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_f6lxjaq.v Line: 200
Info (12128): Elaborating entity "system_bd_altera_mm_interconnect_181_jfe3fkq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 2037
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_merlin_axi_master_ni:axi_ad9680_dma_m_dest_axi_agent" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 471
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_merlin_axi_master_ni:axi_ad9680_dma_m_dest_axi_agent|altera_merlin_address_alignment:align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_master_ni_181/synth/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_merlin_axi_master_ni:axi_ad9144_dma_m_src_axi_agent" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 599
Info (12128): Elaborating entity "altera_merlin_axi_slave_ni" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2sdram0_data_agent" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 718
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2sdram0_data_agent|altera_merlin_address_alignment:check_and_align_address_to_size" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 629
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2sdram0_data_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 757
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_merlin_axi_slave_ni:sys_hps_f2sdram0_data_agent|altera_avalon_sc_fifo:write_rsp_fifo" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_axi_slave_ni_181/synth/altera_merlin_axi_slave_ni.sv Line: 798
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_u6yp66a" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_router_181_u6yp66a:router" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 734
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_u6yp66a_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_router_181_u6yp66a:router|system_bd_altera_merlin_router_181_u6yp66a_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_u6yp66a.sv Line: 179
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_a3opjsa" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_router_181_a3opjsa:router_001" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 750
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_a3opjsa_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_router_181_a3opjsa:router_001|system_bd_altera_merlin_router_181_a3opjsa_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_a3opjsa.sv Line: 179
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_vd7rmzq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_router_181_vd7rmzq:router_004" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 798
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_vd7rmzq_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_router_181_vd7rmzq:router_004|system_bd_altera_merlin_router_181_vd7rmzq_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_vd7rmzq.sv Line: 178
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_se6h4cq" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_router_181_se6h4cq:router_005" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 814
Info (12128): Elaborating entity "system_bd_altera_merlin_router_181_se6h4cq_default_decode" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_router_181_se6h4cq:router_005|system_bd_altera_merlin_router_181_se6h4cq_default_decode:the_default_decode" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_merlin_router_181/synth/system_bd_altera_merlin_router_181_se6h4cq.sv Line: 178
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_xc6jyli" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_demultiplexer_181_xc6jyli:cmd_demux" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 831
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_54dmmfa" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_multiplexer_181_54dmmfa:cmd_mux" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 905
Info (12128): Elaborating entity "system_bd_altera_merlin_demultiplexer_181_m5jixwa" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_demultiplexer_181_m5jixwa:rsp_demux" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 951
Info (12128): Elaborating entity "system_bd_altera_merlin_multiplexer_181_6j3q3si" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|system_bd_altera_merlin_multiplexer_181_6j3q3si:rsp_mux" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 991
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 1073
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "altera_avalon_st_pipeline_stage" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_mm_interconnect_181/synth/system_bd_altera_mm_interconnect_181_jfe3fkq.v Line: 1135
Info (12128): Elaborating entity "altera_avalon_st_pipeline_base" for hierarchy "system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_jfe3fkq:mm_interconnect_2|altera_avalon_st_pipeline_stage:agent_pipeline_002|altera_avalon_st_pipeline_base:core" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_pipeline_stage_181/synth/altera_avalon_st_pipeline_stage.sv Line: 118
Info (12128): Elaborating entity "system_bd_altera_irq_mapper_181_wwa5frq" for hierarchy "system_bd:i_system_bd|system_bd_altera_irq_mapper_181_wwa5frq:irq_mapper" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 2049
Info (12128): Elaborating entity "system_bd_altera_irq_mapper_181_acw3b6a" for hierarchy "system_bd:i_system_bd|system_bd_altera_irq_mapper_181_acw3b6a:irq_mapper_001" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 2055
Info (12128): Elaborating entity "system_bd_altera_avalon_st_adapter_181_6jlituq" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_6jlituq:avalon_st_adapter" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 2082
Info (12128): Elaborating entity "system_bd_timing_adapter_181_4ceyadi" for hierarchy "system_bd:i_system_bd|system_bd_altera_avalon_st_adapter_181_6jlituq:avalon_st_adapter|system_bd_timing_adapter_181_4ceyadi:timing_adapter_0" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_avalon_st_adapter_181/synth/system_bd_altera_avalon_st_adapter_181_6jlituq.v Line: 196
Warning (10036): Verilog HDL or VHDL warning at system_bd_timing_adapter_181_4ceyadi.sv(82): object "in_ready" assigned a value but never read File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/timing_adapter_181/synth/system_bd_timing_adapter_181_4ceyadi.sv Line: 82
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "system_bd:i_system_bd|altera_reset_controller:rst_controller_001" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/synth/system_bd.v Line: 2208
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.07.15.14:20:49 Progress: Loading sld265e23b5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab: "Transforming system: alt_sld_fab"
Info (11172): Alt_sld_fab: Running transform generation_view_transform
Info (11172): Alt_sld_fab: Running transform generation_view_transform took 0.000s
Info (11172): Alt_sld_fab: Running transform generation_view_transform
Info (11172): Alt_sld_fab: Running transform generation_view_transform took 0.000s
Info (11172): Presplit: Running transform generation_view_transform
Info (11172): Presplit: Running transform generation_view_transform took 0.000s
Info (11172): Splitter: Running transform generation_view_transform
Info (11172): Splitter: Running transform generation_view_transform took 0.000s
Info (11172): A10xcvrfabric: Running transform generation_view_transform
Info (11172): A10xcvrfabric: Running transform generation_view_transform took 0.000s
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform took 0.048s
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform
Info (11172): Alt_sld_fab: Running transform merlin_avalon_transform took 0.007s
Info (11172): Alt_sld_fab: "Naming system components in system: alt_sld_fab"
Info (11172): Alt_sld_fab: "Processing generation queue"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_alt_sld_fab_181_6mzdhxa"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_super_splitter_181_2uutyii"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_sld_splitter_181_czbpdla"
Info (11172): Alt_sld_fab: "Generating: alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 5 modules, 9 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_6mzdhxa.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_181_6mzdhxa File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/ip/sld265e23b5/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_6mzdhxa.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/sld265e23b5/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_6mzdhxa_cfg.v
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_181_6mzdhxa_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/ip/sld265e23b5/alt_sld_fab_181/synth/alt_sld_fab_alt_sld_fab_181_6mzdhxa_cfg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy.v
    Info (12023): Found entity 1: alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/alt_xcvr_resync.sv
    Info (12023): Found entity 1: alt_xcvr_resync File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/alt_xcvr_resync.sv Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/altera_xcvr_reset_sequencer.sv
    Info (12023): Found entity 1: altera_xcvr_reset_sequencer File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/ip/sld265e23b5/altera_a10_xcvr_reset_sequencer_181/synth/altera_xcvr_reset_sequencer.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/altera_sld_splitter_181/synth/alt_sld_fab_altera_sld_splitter_181_czbpdla.sv
    Info (12023): Found entity 1: alt_sld_fab_altera_sld_splitter_181_czbpdla File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/ip/sld265e23b5/altera_sld_splitter_181/synth/alt_sld_fab_altera_sld_splitter_181_czbpdla.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/altera_super_splitter_181/synth/alt_sld_fab_altera_super_splitter_181_2uutyii.sv
    Info (12023): Found entity 1: alt_sld_fab_altera_super_splitter_181_2uutyii File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/ip/sld265e23b5/altera_super_splitter_181/synth/alt_sld_fab_altera_super_splitter_181_2uutyii.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld265e23b5/synth/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/ip/sld265e23b5/synth/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/sld265e23b5/synth/alt_sld_fab_cfg.v
    Info (12022): Found design unit 1: alt_sld_fab_cfg:config File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/ip/sld265e23b5/synth/alt_sld_fab_cfg.v Line: 1
Info (13014): Ignored 15328 buffer(s)
    Info (13019): Ignored 15328 SOFT buffer(s)
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_src_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[2].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[1].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 19 instances of uninferred RAM logic
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_src" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 200
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/request_arb.v Line: 201
    Info (276004): RAM logic "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/axi_dmac_10/synth/axi_dmac_burst_memory.v Line: 146
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[3].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[2].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
    Info (276004): RAM logic "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_0|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[0].i_dec|Ram0" is uninferred due to inappropriate RAM size File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_soft_pcs_rx_10/synth/jesd204_8b10b_decoder.v Line: 82
Info (19000): Inferred 30 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|bl_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 7
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 26
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 26
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_src_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|eot_mem_dest_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|burst_len_mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 3
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 128
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 128
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 26
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 26
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|ad_mem:i_mem|m_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 12
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[3].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[2].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[1].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[0].i_lane|elastic_buffer:i_elastic_buffer|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[2].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[1].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[0].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 2
        Info (286033): Parameter NUMWORDS_A set to 4
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 2
        Info (286033): Parameter NUMWORDS_B set to 4
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[2].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[1].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[0].i_mux|adc_mux_data_0_0_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 45
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[2].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[1].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[3].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[2].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[1].i_dds_2|dds_data_width_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 15
        Info (286033): Parameter POWER_UP_STATE set to DONT_CARE
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b8i1.tdf
    Info (12023): Found entity 1: altsyncram_b8i1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_b8i1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|altshift_taps:dds_data_width_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|altshift_taps:dds_data_width_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "15"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9nu.tdf
    Info (12023): Found entity 1: shift_taps_9nu File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/shift_taps_9nu.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|altshift_taps:dds_data_width_rtl_0|shift_taps_9nu:auto_generated|altera_counter:altera_counter1" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/shift_taps_9nu.tdf Line: 35
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_core:i_core|ad_ip_jesd204_tpl_dac_channel:g_channel[0].i_channel|ad_dds:i_dds|ad_dds_2:dds_phase[4].i_dds_2|altshift_taps:dds_data_width_rtl_0|shift_taps_9nu:auto_generated|altera_counter:altera_counter1" with the following parameter: File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/shift_taps_9nu.tdf Line: 35
    Info (12134): Parameter "DIRECTION" = "UP"
    Info (12134): Parameter "WIDTH" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_9k81.tdf
    Info (12023): Found entity 1: altera_syncram_9k81 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altera_syncram_9k81.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7c84.tdf
    Info (12023): Found entity 1: altsyncram_7c84 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_7c84.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vrp1.tdf
    Info (12023): Found entity 1: altsyncram_vrp1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_vrp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|altsyncram:bl_mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|altsyncram:bl_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dlp1.tdf
    Info (12023): Found entity 1: altsyncram_dlp1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_dlp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_regmap:i_regmap|axi_dmac_regmap_request:i_regmap_request|util_axis_fifo:i_transfer_lenghts_fifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "26"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "26"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_90p1.tdf
    Info (12023): Found entity 1: altsyncram_90p1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_90p1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_src_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_src_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9ri1.tdf
    Info (12023): Found entity 1: altsyncram_9ri1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_9ri1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_1"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|altsyncram:eot_mem_dest_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vkp1.tdf
    Info (12023): Found entity 1: altsyncram_vkp1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_vkp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|altsyncram:burst_len_mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|altsyncram:burst_len_mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5lp1.tdf
    Info (12023): Found entity 1: altsyncram_5lp1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_5lp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|ad_mem:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "128"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "128"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3vp1.tdf
    Info (12023): Found entity 1: altsyncram_3vp1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_3vp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|altshift_taps:adc_mux_data_0_0_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|util_cpack:util_ad9680_cpack|util_cpack_mux:g_mux[3].i_mux|altshift_taps:adc_mux_data_0_0_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "45"
    Info (12134): Parameter "POWER_UP_STATE" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_cnu.tdf
    Info (12023): Found entity 1: shift_taps_cnu File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/shift_taps_cnu.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_syncram_fk81.tdf
    Info (12023): Found entity 1: altera_syncram_fk81 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altera_syncram_fk81.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dc84.tdf
    Info (12023): Found entity 1: altsyncram_dc84 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_dc84.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|ad_mem:i_mem|altsyncram:m_ram_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|ad_mem:i_mem|altsyncram:m_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "12"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tum1.tdf
    Info (12023): Found entity 1: altsyncram_tum1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_tum1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[3].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[3].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_prp1.tdf
    Info (12023): Found entity 1: altsyncram_prp1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_prp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[2].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_lane:gen_lane[2].i_lane|elastic_buffer:i_elastic_buffer|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nrp1.tdf
    Info (12023): Found entity 1: altsyncram_nrp1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_nrp1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|axi_jesd204_rx:axi_jesd204_rx|jesd204_up_rx:i_up_rx|jesd204_up_rx_lane:gen_lane[3].i_up_rx_lane|jesd204_up_ilas_mem:i_ilas_mem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "2"
    Info (12134): Parameter "NUMWORDS_A" = "4"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "2"
    Info (12134): Parameter "NUMWORDS_B" = "4"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ari1.tdf
    Info (12023): Found entity 1: altsyncram_ari1 File: C:/Git/AnalogDevice/projects/daq2/iwg24d/db/altsyncram_ari1.tdf Line: 27
Warning (12241): 20 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pg_c2m" is stuck at VCC File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 139
Info (17049): 3180 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[5].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[6].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[7].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[8].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[9].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[10].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[11].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[12].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[13].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[14].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[15].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[16].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[17].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[18].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[19].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[20].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[21].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[22].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[23].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[24].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[25].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[26].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[27].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[28].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[29].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[30].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[31].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[5].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[6].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[7].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[8].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[9].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[10].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[11].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[12].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[13].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[14].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[15].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[5].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[6].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[7].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[8].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[9].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[10].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[11].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[12].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[13].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[14].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[15].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[16].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[17].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[18].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[19].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[20].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[21].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[22].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[23].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[24].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[25].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[26].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[27].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[28].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[29].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[30].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[31].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[32].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[33].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[34].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[35].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[36].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[37].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[38].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[39].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[40].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[41].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[42].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[43].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[44].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[45].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[46].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[47].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[48].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[49].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[50].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[51].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[52].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[53].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[54].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[55].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[56].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[57].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[58].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[59].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[60].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[61].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[62].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[63].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[64].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[65].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[66].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[67].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[68].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[69].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[70].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[71].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[72].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[73].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[74].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[75].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[76].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[77].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[78].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[79].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[80].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[81].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[82].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[83].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[84].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[85].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[86].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[87].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[88].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[89].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[90].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[91].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[92].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[93].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[94].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[95].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[96].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[97].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[98].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[99].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[100].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[101].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[102].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[103].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[104].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[105].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[106].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[107].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[108].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[109].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[110].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[111].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[112].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[113].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[114].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[115].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[116].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[117].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[118].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[119].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[120].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[121].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[122].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[123].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[124].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[125].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[126].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[127].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[0].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[1].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[2].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[3].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[4].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[5].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[6].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[7].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[8].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[9].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[10].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[11].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[12].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[13].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[14].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[15].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[16].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[17].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[18].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[19].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[20].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[21].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[22].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[23].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[24].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[25].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[26].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[27].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[28].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[29].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[30].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[31].connect[4]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[5].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[6].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[7].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[8].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[9].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[10].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[11].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[12].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[13].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[14].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[15].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[16].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[17].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[18].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[19].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[20].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[21].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[22].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[23].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[24].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[25].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[26].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[27].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[28].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[29].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[30].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[31].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[5].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[6].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[7].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[8].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[9].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[10].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[11].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[12].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[13].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[14].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[15].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[16].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[17].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[18].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[19].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[20].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[21].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[22].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[23].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[24].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[25].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[26].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[27].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[28].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[29].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[30].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[31].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[5].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[6].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[7].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[8].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[9].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[10].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[11].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[12].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[13].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[14].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[15].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[5].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[6].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[7].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[8].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[9].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[10].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[11].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[12].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[13].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[14].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[15].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[16].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[17].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[18].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[19].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[20].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[21].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[22].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[23].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[24].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[25].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[26].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[27].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[28].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[29].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[30].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[31].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[32].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[33].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[34].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[35].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[36].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[37].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[38].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[39].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[40].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[41].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[42].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[43].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[44].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[45].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[46].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[47].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[48].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[49].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[50].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[51].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[52].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[53].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[54].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[55].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[56].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[57].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[58].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[59].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[60].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[61].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[62].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[63].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[64].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[65].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[66].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[67].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[68].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[69].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[70].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[71].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[72].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[73].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[74].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[75].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[76].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[77].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[78].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[79].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[80].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[81].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[82].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[83].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[84].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[85].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[86].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[87].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[88].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[89].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[90].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[91].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[92].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[93].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[94].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[95].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[96].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[97].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[98].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[99].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[100].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[101].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[102].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[103].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[104].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[105].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[106].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[107].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[108].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[109].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[110].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[111].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[112].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[113].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[114].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[115].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[116].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[117].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[118].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[119].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[120].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[121].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[122].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[123].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[124].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[125].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[126].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[127].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[0].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[1].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[2].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[3].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[4].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[5].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[6].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[7].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[8].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[9].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[10].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[11].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[12].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[13].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[14].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[15].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[16].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[17].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[18].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[19].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[20].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[21].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[22].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[23].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[24].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[25].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[26].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[27].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[28].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[29].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[30].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[31].connect[3]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[5].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[6].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[7].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[8].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[9].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[10].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[11].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[12].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[13].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[14].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[15].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[16].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[17].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[18].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[19].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[20].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[21].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[22].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[23].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[24].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[25].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[26].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[27].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[28].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[29].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[30].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[31].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[5].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[6].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[7].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[8].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[9].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[10].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[11].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[12].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[13].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[14].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[15].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[16].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[17].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[18].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[19].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[20].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[21].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[22].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[23].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[24].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[25].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[26].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[27].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[28].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[29].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[30].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[31].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[5].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[6].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[7].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[8].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[9].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[10].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[11].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[12].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[13].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[14].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[15].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[5].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[6].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[7].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[8].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[9].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[10].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[11].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[12].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[13].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[14].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[15].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[16].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[17].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[18].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[19].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[20].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[21].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[22].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[23].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[24].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[25].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[26].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[27].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[28].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[29].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[30].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[31].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[32].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[33].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[34].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[35].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[36].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[37].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[38].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[39].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[40].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[41].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[42].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[43].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[44].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[45].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[46].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[47].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[48].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[49].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[50].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[51].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[52].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[53].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[54].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[55].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[56].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[57].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[58].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[59].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[60].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[61].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[62].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[63].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[64].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[65].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[66].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[67].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[68].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[69].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[70].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[71].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[72].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[73].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[74].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[75].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[76].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[77].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[78].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[79].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[80].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[81].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[82].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[83].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[84].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[85].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[86].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[87].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[88].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[89].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[90].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[91].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[92].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[93].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[94].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[95].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[96].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[97].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[98].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[99].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[100].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[101].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[102].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[103].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[104].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[105].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[106].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[107].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[108].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[109].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[110].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[111].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[112].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[113].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[114].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[115].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[116].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[117].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[118].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[119].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[120].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[121].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[122].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[123].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[124].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[125].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[126].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[127].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[0].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[1].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[2].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[3].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[4].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[5].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[6].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[7].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[8].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[9].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[10].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[11].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[12].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[13].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[14].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[15].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[16].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[17].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[18].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[19].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[20].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[21].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[22].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[23].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[24].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[25].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[26].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[27].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[28].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[29].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[30].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[31].connect[2]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:b_id_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[5].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[6].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[7].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[8].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[9].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[10].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[11].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[12].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[13].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[14].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[15].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[16].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[17].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[18].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[19].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[20].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[21].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[22].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[23].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[24].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[25].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[26].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[27].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[28].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[29].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[30].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:rdata_alen|dataw[31].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_interface_hps2fpga_light_weight:hps2fpga_light_weight|alentar:r_id_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_valid_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_valid_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:b_ready_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_last_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:_w_valid_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:r_ready_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[5].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[6].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[7].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[8].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[9].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[10].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[11].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[12].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[13].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[14].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[15].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[16].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[17].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[18].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[19].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[20].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[21].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[22].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[23].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[24].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[25].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[26].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[27].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[28].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[29].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[30].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:awaddr_alen|dataw[31].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[5].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[6].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[7].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[8].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[9].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[10].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[11].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[12].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[13].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[14].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_strb_alen|dataw[15].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[5].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[6].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[7].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[8].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[9].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[10].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[11].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[12].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[13].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[14].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[15].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[16].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[17].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[18].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[19].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[20].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[21].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[22].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[23].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[24].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[25].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[26].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[27].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[28].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[29].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[30].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[31].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[32].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[33].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[34].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[35].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[36].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[37].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[38].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[39].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[40].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[41].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[42].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[43].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[44].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[45].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[46].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[47].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[48].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[49].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[50].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[51].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[52].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[53].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[54].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[55].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[56].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[57].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[58].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[59].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[60].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[61].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[62].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[63].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[64].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[65].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[66].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[67].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[68].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[69].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[70].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[71].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[72].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[73].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[74].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[75].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[76].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[77].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[78].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[79].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[80].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[81].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[82].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[83].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[84].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[85].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[86].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[87].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[88].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[89].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[90].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[91].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[92].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[93].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[94].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[95].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[96].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[97].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[98].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[99].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[100].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[101].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[102].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[103].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[104].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[105].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[106].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[107].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[108].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[109].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[110].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[111].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[112].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[113].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[114].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[115].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[116].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[117].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[118].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[119].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[120].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[121].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[122].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[123].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[124].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[125].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[126].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:wdata_alen|dataw[127].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:w_id_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_lock_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_len_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_len_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_size_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_burst_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_id_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_prot_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_burst_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_cache_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_prot_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:aw_ar_user|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_cache_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_id_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_lock_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_size_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:ar_ar_user|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[0].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[1].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[2].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[3].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[4].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[5].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[6].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[7].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[8].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[9].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[10].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[11].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[12].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[13].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[14].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[15].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[16].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[17].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[18].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[19].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[20].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[21].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[22].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[23].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[24].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[25].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[26].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[27].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[28].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[29].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[30].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
    Info (17048): Logic cell "system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|twentynm_hps_rl_mode2_fpga2sdram:f2sdram|f2s_rl_delay_adp:f2s_rl_adp_inst_0|alentar:araddr_alen|dataw[31].connect[1]" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/altera_arria10_interface_generator_140/synth/hps_a10_lib.v Line: 7223
Info (144001): Generated suppressed messages file C:/Git/AnalogDevice/projects/daq2/iwg24d/daq2_iwg24d.map.smsg
Info (21057): Implemented 61445 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 160 bidirectional pins
    Info (21061): Implemented 59152 logic cells
    Info (21064): Implemented 1801 RAM segments
    Info (21062): Implemented 16 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 72 warnings
    Info: Peak virtual memory: 2383 megabytes
    Info: Processing ended: Mon Jul 15 14:23:54 2019
    Info: Elapsed time: 00:06:15
    Info: Total CPU time (on all processors): 00:08:29
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 14:23:56 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off daq2_iwg24d -c daq2_iwg24d
Info: qfit2_default_script.tcl version: #1
Info: Project  = daq2_iwg24d
Info: Revision = daq2_iwg24d
Info (12262): Starting Fitter periphery placement operations
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10AS048H3F34E2SG for design "daq2_iwg24d"
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Warning (18550): Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example.
    Info (119043): Atom "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (12290): Loading the periphery placement data.
Info (12291): Periphery placement data loaded: elapsed time is 00:00:31
Info (12627): Pin ~ALTERA_DATA0~ is reserved at location AK13
Info (11685): 17 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins
    Info (11684): Differential I/O pin "tx_serial_data[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[0](n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 135
    Info (11684): Differential I/O pin "tx_serial_data[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[1](n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 135
    Info (11684): Differential I/O pin "tx_serial_data[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[2](n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 135
    Info (11684): Differential I/O pin "tx_serial_data[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_serial_data[3](n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 135
    Info (11684): Differential I/O pin "rx_sync" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_sync(n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 130
    Info (11684): Differential I/O pin "trig" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "trig(n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 143
    Info (11684): Differential I/O pin "sys_ddr_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "sys_ddr_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 68
    Info (11684): Differential I/O pin "rx_serial_data[3]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[3](n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 131
    Info (11684): Differential I/O pin "rx_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 128
    Info (11684): Differential I/O pin "rx_serial_data[2]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[2](n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 131
    Info (11684): Differential I/O pin "rx_serial_data[1]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[1](n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 131
    Info (11684): Differential I/O pin "rx_serial_data[0]" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_serial_data[0](n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 131
    Info (11684): Differential I/O pin "hps_ddr_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "hps_ddr_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 47
    Info (11684): Differential I/O pin "tx_ref_clk" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_ref_clk(n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 132
    Info (11684): Differential I/O pin "rx_sysref" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "rx_sysref(n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 129
    Info (11684): Differential I/O pin "tx_sync" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_sync(n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 134
    Info (11684): Differential I/O pin "tx_sysref" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin "tx_sysref(n)" File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_top.v Line: 133
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (12677): No exact pin location assignment(s) for 7 pins of 263 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report
Info (12785): Fitter finished merging On-chip termination (OCT) logic blocks
    Info (12786): Removing unused on-chip termination logic block "system_bd:i_system_bd|system_bd_altera_emif_a10_hps_181_b26sami:sys_hps_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_5knmixi:arch|system_bd_altera_emif_arch_nf_181_5knmixi_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_logic_inst" from the netlist
    Info (12786): Removing unused on-chip termination logic block "system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_oct:oct_inst|cal_oct.powerup_oct_cal.termination_logic_inst" from the netlist
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_0". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_L34" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[0]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_P32" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[0]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_1". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_U34" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[1]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_U30" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[1]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_2". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_N34" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[2]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_R30" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[2]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (15134): You specified location assignments for transceiver Avalon Memory-Mapped interface group"XCVR_3". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel.
    Info (15135): Transceiver Avalon Memory-Mapped interface group "PIN_R34" specified for the first transceiver Avalon Memory-Mapped interface "tx_serial_data[3]".
    Info (15136): Transceiver Avalon Memory-Mapped interface group "PIN_T32" specified for the second transceiver Avalon Memory-Mapped interface "rx_serial_data[3]".
Info (12269): Merged HSSI Avalon Memory-Mapped interface instances "system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" and "system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst" into single Avalon Memory-Mapped Interface.
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (16210): Plan updated with currently enabled project assignments.
Info (12295): Periphery placement of all unplaced cells complete: elapsed time is 00:00:04
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (11178): Promoted 5 clocks (4 global, 1 regional)
    Info (13173): system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_fpll_a10:link_pll|outclk0~CLKENA0 (21027 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_1E_G_I4
    Info (13173): system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|h2f_rst_n[0]~CLKENA0 (1 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I21
    Info (13173): system_bd:i_system_bd|system_bd_altera_arria10_hps_181_xmqpmyi:sys_hps|system_bd_altera_arria10_interface_generator_140_3ckwcii:fpga_interfaces|s2f_user0_clk[0]~CLKENA0 (5464 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2L_G_I16
    Info (13173): system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf (1081 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3E_G_I24
    Info (13173): system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|altera_xcvr_fpll_a10:link_pll|outclk0~CLKENA0 (3986 fanout) drives Regional Clock Region 2, with the buffer placed at CLKCTRL_1F_R2_I0
Info (11191): Automatically promoted 4 clocks (4 global)
    Info (13173): sys_clk~inputCLKENA0 (18196 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I19
    Info (13173): sys_ddr_ref_clk~inputCLKENA0 (21 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3E_G_I23
    Info (13173): system_bd:i_system_bd|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 (14001 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I29
    Info (13173): system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_pll:pll_inst|pll_c_counters[3]~CLKENA0 (176 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3E_G_I18
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
Info (332104): Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'system_bd/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc'
Warning (332174): Ignored filter at jesd204_rx_constr.sdc(47): *|jesd204_rx_ctrl:i_rx_ctrl|sync_n could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 47
Warning (332049): Ignored set_false_path at jesd204_rx_constr.sdc(46): Argument <from> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
    Info (332050): set_false_path \
  -from [get_registers *|jesd204_rx_ctrl:i_rx_ctrl|sync_n] File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_tx_10/synth/jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_dmac_10/synth/axi_dmac_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc'
Warning (332174): Ignored filter at avl_dacfifo_constr.sdc(32): *util_dacfifo_bypass:i_dacfifo_bypass|dac_xfer_out_m1* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
Warning (332049): Ignored set_false_path at avl_dacfifo_constr.sdc(32): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
    Info (332050): set_false_path  -to   [get_registers *util_dacfifo_bypass:i_dacfifo_bypass|dac_xfer_out_m1*] File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
Warning (332174): Ignored filter at avl_dacfifo_constr.sdc(35): *avl_dacfifo:*dac_xfer_out_m1* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
Warning (332049): Ignored set_false_path at avl_dacfifo_constr.sdc(35): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
    Info (332050): set_false_path  -to [get_registers *avl_dacfifo:*dac_xfer_out_m1*] File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
Info (332104): Reading SDC File: 'system_bd/util_adcfifo_10/synth/util_adcfifo_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_3ckwcii.sdc'
Info (332104): Reading SDC File: 'system_constr.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|link_pll|outclk0} {i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|lvpecl_in} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|lvpecl_in} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|lvpecl_in} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|lvpecl_in} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|link_pll|outclk0} {i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|outclk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|SCLK_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register daq2_spi:i_daq2_spi|spi_enable is being clocked by system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|SCLK_reg
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 78 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    0.937 hps_ddr_dqs_p[0]_IN
    Info (332111):    0.937 hps_ddr_dqs_p[1]_IN
    Info (332111):    0.937 hps_ddr_dqs_p[2]_IN
    Info (332111):    0.937 hps_ddr_dqs_p[3]_IN
    Info (332111):    0.937 hps_ddr_dqs_p[4]_IN
    Info (332111): 2500.000 hps_i2c_internal
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332111):   10.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332111):    4.000 i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332111):    6.566 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332111):    3.752 i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332111):    1.876 i_system_bd|fpga_ddr4_cntrl_phy_clk_0
    Info (332111):    1.876 i_system_bd|fpga_ddr4_cntrl_phy_clk_1
    Info (332111):    1.876 i_system_bd|fpga_ddr4_cntrl_phy_clk_2
    Info (332111):    3.752 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0
    Info (332111):    3.752 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1
    Info (332111):    3.752 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332111):    3.752 i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_vco_clk
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_vco_clk_1
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_vco_clk_2
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_0
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_1
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_2
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_3
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_4
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_5
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_6
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_7
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_8
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_9
    Info (332111):    0.938 i_system_bd|fpga_ddr4_cntrl_wf_clk_10
    Info (332111):    1.876 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_0
    Info (332111):    1.876 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_1
    Info (332111):    1.876 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_0
    Info (332111):    1.876 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_1
    Info (332111):    3.752 i_system_bd|sys_hps_ddr4_cntrl_ref_clock
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_0
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_1
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_0
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_1
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_2
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_3
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_4
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_5
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_6
    Info (332111):    0.938 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_7
    Info (332111):    5.714 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332111):    3.000   rx_ref_clk
    Info (332111):   10.000 sys_clk_100mhz
    Info (332111):    0.937 sys_ddr_dqs_p[0]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[1]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[2]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[3]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[4]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[5]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[6]_IN
    Info (332111):    0.937 sys_ddr_dqs_p[7]_IN
    Info (332111):    3.000   tx_ref_clk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 279 registers into blocks of type Block RAM
    Extra Info (176218): Packed 1536 registers into blocks of type DSP block
    Extra Info (176220): Created 64 register duplicates
Warning (18576): The transceivers with supply "VCCR_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Warning (18576): The transceivers with supply "VCCT_GXB" on the left HSSI strip use "1.03V". The default voltage for unused HSSI channel(s) has been overridden by "1.03V".
Info (12263): Fitter periphery placement operations ending: elapsed time is 00:03:25
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "sys_ddr_dqs[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sys_ddr_dqs[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sys_ddr_dqs[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sys_ddr_dqs[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sys_ddr_dqs[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sys_ddr_dqs[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "sys_ddr_dqs[6]" is assigned to location or region, but does not exist in design
Info (11165): Fitter preparation operations ending: elapsed time is 00:03:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Warning (170052): Fitter has implemented the following 300 RAMs using MLAB locations, which can behave differently during power up than dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170056): Fitter has implemented the following 300 RAMs using MLAB locations, which will have the same paused read capabilities as dedicated RAM locations
    Info (170241): For more information about RAMs, refer to the Fitter RAM Summary report.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:03:47
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:01
Info (11888): Total time spent on timing analysis during Placement is 83.23 seconds.
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 5% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X49_Y109 to location X61_Y121
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during Routing is 35.86 seconds.
Info (16607): Fitter routing operations ending: elapsed time is 00:02:10
Info (11888): Total time spent on timing analysis during Post-Routing is 3.49 seconds.
Info (16557): Fitter post-fit operations ending: elapsed time is 00:07:54
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file C:/Git/AnalogDevice/projects/daq2/iwg24d/daq2_iwg24d.fit.smsg
Info (11793): Fitter databases successfully split.
Info: Quartus Prime Fitter was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 13759 megabytes
    Info: Processing ended: Mon Jul 15 14:47:04 2019
    Info: Elapsed time: 00:23:08
    Info: Total CPU time (on all processors): 01:10:11
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 14:47:10 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off daq2_iwg24d -c daq2_iwg24d
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4211 megabytes
    Info: Processing ended: Mon Jul 15 14:48:00 2019
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:48
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 15 14:48:01 2019
Info: Command: quartus_sta daq2_iwg24d -c daq2_iwg24d
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy
        Info (332166): if { [get_collection_size [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o]] > 0 } { create_clock -name ~ALTERA_CLKUSR~ -period 8 [get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf|o] }
    Info (332165): Entity alt_xcvr_resync
        Info (332166): set regs [get_registers -nowarn *alt_xcvr_resync*sync_r[0]]; if {[llength [query_collection -report -all $regs]] > 0} {set_false_path -to $regs}
Info (332104): Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_5knmixi.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_5knmixi
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_5knmixi INSTANCE: i_system_bd|sys_hps_ddr4_cntrl
Info (332104): Reading SDC File: 'system_bd/altera_reset_controller_181/synth/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc'
Warning (332174): Ignored filter at jesd204_rx_constr.sdc(47): *|jesd204_rx_ctrl:i_rx_ctrl|sync_n could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 47
Warning (332049): Ignored set_false_path at jesd204_rx_constr.sdc(46): Argument <from> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
    Info (332050): set_false_path \
  -from [get_registers *|jesd204_rx_ctrl:i_rx_ctrl|sync_n] File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc Line: 46
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/jesd204_tx_10/synth/jesd204_tx_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_dmac_10/synth/axi_dmac_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_cntrl_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_status_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_clock_mon_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_rst_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_s254kwy.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_s254kwy
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_s254kwy INSTANCE: i_system_bd|fpga_ddr4_cntrl
Info (332104): Reading SDC File: 'system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc'
Warning (332174): Ignored filter at avl_dacfifo_constr.sdc(32): *util_dacfifo_bypass:i_dacfifo_bypass|dac_xfer_out_m1* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
Warning (332049): Ignored set_false_path at avl_dacfifo_constr.sdc(32): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
    Info (332050): set_false_path  -to   [get_registers *util_dacfifo_bypass:i_dacfifo_bypass|dac_xfer_out_m1*] File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 32
Warning (332174): Ignored filter at avl_dacfifo_constr.sdc(35): *avl_dacfifo:*dac_xfer_out_m1* could not be matched with a register File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
Warning (332049): Ignored set_false_path at avl_dacfifo_constr.sdc(35): Argument <to> is an empty collection File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
    Info (332050): set_false_path  -to [get_registers *avl_dacfifo:*dac_xfer_out_m1*] File: C:/Git/AnalogDevice/projects/daq2/iwg24d/system_bd/avl_dacfifo_10/synth/avl_dacfifo_constr.sdc Line: 35
Info (332104): Reading SDC File: 'system_bd/util_adcfifo_10/synth/util_adcfifo_constr.sdc'
Info (332104): Reading SDC File: 'system_bd/altera_arria10_interface_generator_140/synth/system_bd_altera_arria10_interface_generator_140_3ckwcii.sdc'
Info (332104): Reading SDC File: 'system_constr.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|link_pll|outclk0} {i_system_bd|ad9680_jesd204|link_pll|fpll_inst|outclk[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|lvpecl_in} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|lvpecl_in} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|lvpecl_in} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {sys_clk~inputCLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmclk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|lane_pll|a10_xcvr_atx_pll_inst|twentynm_hssi_pma_lc_refclk_select_mux_inst|lvpecl_in} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb|cpulse_out_bus[0]}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[2]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux|ref_iqclk[1]} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk} {i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pma|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser|clkdiv}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|outclk0~CLKENA0|outclk} -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin} {i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_clk}
    Info (332110): create_generated_clock -source {i_system_bd|ad9144_jesd204|link_pll|fpll_refclk_select_inst|refclk} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name {i_system_bd|ad9144_jesd204|link_pll|outclk0} {i_system_bd|ad9144_jesd204|link_pll|fpll_inst|outclk[0]}
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst|outclk[3]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|SCLK_reg was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register daq2_spi:i_daq2_spi|spi_enable is being clocked by system_bd:i_system_bd|system_bd_altera_avalon_spi_181_gh3z34i:sys_spi|SCLK_reg
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf  from: oe  to: o
    Info (332098): Cell: i_system_bd|sys_hps_ddr4_cntrl|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf  from: oe  to: o
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info: Found TIMING_ANALYZER_REPORT_SCRIPT = C:/Git/AnalogDevice/projects/scripts/adi_tquest.tcl
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Using custom scripts: C:/Git/AnalogDevice/projects/scripts/adi_tquest.tcl
Info: Analyzing Slow 900mV 100C Model
Info (332146): Worst-case setup slack is 0.280
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.280               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.372               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.445               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.500               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.609               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     0.643               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.863               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     0.877               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.967               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.019               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.627               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     1.736               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     2.833               0.000 sys_clk_100mhz 
    Info (332119):     3.366               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     3.840               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     4.655               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     4.913               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     5.031               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
Info (332146): Worst-case hold slack is 0.048
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.048               0.000 sys_clk_100mhz 
    Info (332119):     0.050               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     0.057               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.060               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     0.068               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.077               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.085               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     0.288               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.316               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.363               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.796               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     0.888               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.089               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.251               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.305               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.429               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     1.641               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     1.643               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
Info (332146): Worst-case recovery slack is 1.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.122               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.314               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     2.100               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     3.454               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     4.688               0.000 sys_clk_100mhz 
    Info (332119):    11.837               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    12.601               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    12.734               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    12.786               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    12.792               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    13.688               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    14.467               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    14.597               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.883               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):    41.481               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    42.185               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    42.252               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    43.678               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.304               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.407               0.000 sys_clk_100mhz 
    Info (332119):     0.485               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.349               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     1.477               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     2.025               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):    12.053               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    12.724               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    13.161               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    13.365               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    13.451               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    14.466               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    14.633               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    14.884               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    52.959               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    53.285               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    53.852               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    53.981               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 hps_ddr_dqs_p[0]_IN 
    Info (332119):     0.181               0.000 hps_ddr_dqs_p[2]_IN 
    Info (332119):     0.181               0.000 sys_ddr_dqs_p[0]_IN 
    Info (332119):     0.181               0.000 sys_ddr_dqs_p[3]_IN 
    Info (332119):     0.181               0.000 sys_ddr_dqs_p[5]_IN 
    Info (332119):     0.181               0.000 sys_ddr_dqs_p[6]_IN 
    Info (332119):     0.182               0.000 hps_ddr_dqs_p[1]_IN 
    Info (332119):     0.182               0.000 hps_ddr_dqs_p[3]_IN 
    Info (332119):     0.182               0.000 hps_ddr_dqs_p[4]_IN 
    Info (332119):     0.182               0.000 sys_ddr_dqs_p[1]_IN 
    Info (332119):     0.182               0.000 sys_ddr_dqs_p[2]_IN 
    Info (332119):     0.182               0.000 sys_ddr_dqs_p[4]_IN 
    Info (332119):     0.182               0.000 sys_ddr_dqs_p[7]_IN 
    Info (332119):     0.437               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk 
    Info (332119):     0.456               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.456               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.461               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.461               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.461               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.462               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.463               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.463               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_9 
    Info (332119):     0.463               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.463               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.464               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.464               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk_2 
    Info (332119):     0.464               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_10 
    Info (332119):     0.464               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.464               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.464               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.464               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.464               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_8 
    Info (332119):     0.464               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_0 
    Info (332119):     0.464               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.464               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.464               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.464               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.795               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.795               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.796               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.796               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.796               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_2 
    Info (332119):     0.798               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.798               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.198               0.000 rx_ref_clk 
    Info (332119):     1.483               0.000 tx_ref_clk 
    Info (332119):     1.494               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.583               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.591               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.656               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.656               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.656               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.656               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.736               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     1.736               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.736               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.745               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     1.801               0.000 i_system_bd|sys_hps_ddr4_cntrl_ref_clock 
    Info (332119):     1.833               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.833               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.833               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.833               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.836               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.836               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.836               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.836               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.878               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.878               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.878               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.878               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.365               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.809               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     4.512               0.000 sys_clk_100mhz 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.879               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):  1249.851               0.000 hps_i2c_internal 
Info (332114): Report Metastability: Found 485 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 485
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 2.708 ns
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_5knmixi
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_5knmixi INSTANCE: i_system_bd|sys_hps_ddr4_cntrl
Info: Core: system_bd_altera_emif_arch_nf_181_5knmixi - Instance: i_system_bd|sys_hps_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 100C Model)                     |  0.198  0.198
Info: Core (Slow 900mV 100C Model)                                |     --     --
Info: Core Recovery/Removal (Slow 900mV 100C Model)               |     --     --
Info: DQS Gating (Slow 900mV 100C Model)                          |  0.625  0.625
Info: Read Capture (Slow 900mV 100C Model)                        |  0.017  0.017
Info: Write (Slow 900mV 100C Model)                               |  0.042  0.042
Info: Write Levelling (Slow 900mV 100C Model)                     |  0.157  0.157
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_s254kwy
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_s254kwy INSTANCE: i_system_bd|fpga_ddr4_cntrl
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.445
    Info (332115): -from [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.288
    Info (332115): -from [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.280
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.327
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 21.316
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.477
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.627
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.085
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.314
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.349
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_s254kwy - Instance: i_system_bd|fpga_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 100C Model)                     |  0.198  0.198
Info: Core (Slow 900mV 100C Model)                                |   0.28  0.085
Info: Core Recovery/Removal (Slow 900mV 100C Model)               |  1.314  1.349
Info: DQS Gating (Slow 900mV 100C Model)                          |  0.619  0.619
Info: Read Capture (Slow 900mV 100C Model)                        |  0.017  0.017
Info: Write (Slow 900mV 100C Model)                               |  0.042  0.042
Info: Write Levelling (Slow 900mV 100C Model)                     |  0.157  0.157
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.280
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.280 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.314      2.197  R                    clock network delay
    Info (332115):      2.314      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115):      3.203      0.889 FF  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|data_to_core[1]
    Info (332115):      5.339      2.136 FF    IC  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a71|portadatain[0]
    Info (332115):      5.339      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.566      1.697  R                    clock network delay
    Info (332115):      5.581      0.015                       clock pessimism removed
    Info (332115):      5.343     -0.238                       clock uncertainty
    Info (332115):      5.619      0.276     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0
    Info (332115): Data Arrival Time  :     5.339
    Info (332115): Data Required Time :     5.619
    Info (332115): Slack              :     0.280 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.372
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.372 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.205      5.205  R                    clock network delay
    Info (332115):      5.205      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg
    Info (332115):      5.535      0.330 FF  uTco              i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[14]
    Info (332115):      5.535      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch0_pld_rx_data[14]
    Info (332115):      6.434      0.899 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux19~0|dataf
    Info (332115):      6.478      0.044 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux19~0|combout
    Info (332115):      6.482      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux19~0~la_lab/laboutt[8]
    Info (332115):      6.768      0.286 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux57~0|datae
    Info (332115):      6.924      0.156 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux57~0|combout
    Info (332115):      6.929      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux57~0~la_lab/laboutt[3]
    Info (332115):      7.315      0.386 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|datab
    Info (332115):      7.548      0.233 FR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|combout
    Info (332115):      7.554      0.006 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|WideOr4~0~la_mlab/laboutb[18]
    Info (332115):      7.738      0.184 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|datad
    Info (332115):      7.881      0.143 RR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|combout
    Info (332115):      7.887      0.006 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_notintable~0~la_mlab/laboutt[18]
    Info (332115):      8.081      0.194 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|datae
    Info (332115):      8.225      0.144 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|combout
    Info (332115):      8.231      0.006 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disperr~0~la_mlab/laboutt[0]
    Info (332115):      8.431      0.200 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|dataf
    Info (332115):      8.476      0.045 FR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|combout
    Info (332115):      8.481      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disparity~0~la_mlab/laboutb[0]
    Info (332115):      8.672      0.191 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[2].i_dec|out_disperr~1|dataf
    Info (332115):      8.721      0.049 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[2].i_dec|out_disperr~1|combout
    Info (332115):      8.721      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|disperr[2]|d
    Info (332115):      8.721      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.950      3.950  R                    clock network delay
    Info (332115):      8.901      0.951                       clock pessimism removed
    Info (332115):      8.827     -0.074                       clock uncertainty
    Info (332115):      9.093      0.266     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2]
    Info (332115): Data Arrival Time  :     8.721
    Info (332115): Data Required Time :     9.093
    Info (332115): Slack              :     0.372 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.445
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.445 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[17]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.565      2.448  R                    clock network delay
    Info (332115):      2.565      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[17]
    Info (332115):      2.817      0.252 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[17]|q
    Info (332115):      3.022      0.205 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[17]~la_lab/laboutb[0]
    Info (332115):      5.084      2.062 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|data_from_core[64]
    Info (332115):      5.084      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.450      1.581  R                    clock network delay
    Info (332115):      5.465      0.015                       clock pessimism removed
    Info (332115):      5.206     -0.259                       clock uncertainty
    Info (332115):      5.529      0.323     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     5.084
    Info (332115): Data Required Time :     5.529
    Info (332115): Slack              :     0.445 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.500
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.500 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[308]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.556      2.439  R                    clock network delay
    Info (332115):      2.556      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[308]
    Info (332115):      2.806      0.250 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[308]|q
    Info (332115):      2.953      0.147 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[308]~la_lab/laboutb[13]
    Info (332115):      5.007      2.054 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[92]
    Info (332115):      5.007      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.460      1.591  R                    clock network delay
    Info (332115):      5.475      0.015                       clock pessimism removed
    Info (332115):      5.216     -0.259                       clock uncertainty
    Info (332115):      5.507      0.291     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     5.007
    Info (332115): Data Required Time :     5.507
    Info (332115): Slack              :     0.500 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.609
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.609 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a219~reg1
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.019      3.019  R                    clock network delay
    Info (332115):      3.019      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115):      3.270      0.251 FF  uTco              i_system_bd|ad9680_adcfifo|dma_raddr[1]|q
    Info (332115):      3.365      0.095 FF  CELL   Low Power  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]~la_mlab/laboutt[2]
    Info (332115):      8.318      4.953 FF    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a219|portbaddr[1]
    Info (332115):      8.318      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a219~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      5.714      5.714                       latch edge time
    Info (332115):      8.531      2.817  R                    clock network delay
    Info (332115):      8.660      0.129                       clock pessimism removed
    Info (332115):      8.927      0.267     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a219~reg1
    Info (332115): Data Arrival Time  :     8.318
    Info (332115): Data Required Time :     8.927
    Info (332115): Slack              :     0.609 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.643
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.643 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a41~reg1
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_data[41]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.069      5.069  R                    clock network delay
    Info (332115):      5.069      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a41~reg1
    Info (332115):      7.018      1.949 RR  uTco              i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a41|portbdataout[0]
    Info (332115):      8.361      1.343 RR    IC       Mixed  i_system_bd|avl_ad9144_fifo|i_rd|dac_data[41]|asdata
    Info (332115):      8.361      0.000 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_data[41]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.984      3.984  R                    clock network delay
    Info (332115):      8.837      0.853                       clock pessimism removed
    Info (332115):      8.807     -0.030                       clock uncertainty
    Info (332115):      9.004      0.197     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_data[41]
    Info (332115): Data Arrival Time  :     8.361
    Info (332115): Data Required Time :     9.004
    Info (332115): Slack              :     0.643 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.863
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.863 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[36]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.984      4.984  R                    clock network delay
    Info (332115):      4.984      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[36]
    Info (332115):      5.248      0.264 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[36]|q
    Info (332115):      5.433      0.185 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[36]~la_mlab/laboutt[16]
    Info (332115):      8.076      2.643 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[36]
    Info (332115):      8.076      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.143      4.143  R                    clock network delay
    Info (332115):      9.095      0.952                       clock pessimism removed
    Info (332115):      9.055     -0.040                       clock uncertainty
    Info (332115):      8.939     -0.116     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.076
    Info (332115): Data Required Time :     8.939
    Info (332115): Slack              :     0.863 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.877
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.877 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.974      4.974  R                    clock network delay
    Info (332115):      4.974      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]
    Info (332115):      5.223      0.249 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[12]|q
    Info (332115):      5.362      0.139 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]~la_lab/laboutb[19]
    Info (332115):      8.071      2.709 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[12]
    Info (332115):      8.071      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.139      4.139  R                    clock network delay
    Info (332115):      9.091      0.952                       clock pessimism removed
    Info (332115):      9.051     -0.040                       clock uncertainty
    Info (332115):      8.948     -0.103     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.071
    Info (332115): Data Required Time :     8.948
    Info (332115): Slack              :     0.877 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.967
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.967 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.979      4.979  R                    clock network delay
    Info (332115):      4.979      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]
    Info (332115):      5.230      0.251 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[1]|q
    Info (332115):      5.316      0.086 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]~la_lab/laboutb[10]
    Info (332115):      7.942      2.626 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      7.942      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.140      4.140  R                    clock network delay
    Info (332115):      9.092      0.952                       clock pessimism removed
    Info (332115):      9.052     -0.040                       clock uncertainty
    Info (332115):      8.909     -0.143     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     7.942
    Info (332115): Data Required Time :     8.909
    Info (332115): Slack              :     0.967 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.019
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.019 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.993      4.993  R                    clock network delay
    Info (332115):      4.993      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]
    Info (332115):      5.241      0.248 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[5]|q
    Info (332115):      5.380      0.139 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]~la_lab/laboutt[19]
    Info (332115):      7.900      2.520 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[5]
    Info (332115):      7.900      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.147      4.147  R                    clock network delay
    Info (332115):      9.000      0.853                       clock pessimism removed
    Info (332115):      8.960     -0.040                       clock uncertainty
    Info (332115):      8.919     -0.041     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     7.900
    Info (332115): Data Required Time :     8.919
    Info (332115): Slack              :     1.019 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.627
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.627 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.741      4.741  R                    clock network delay
    Info (332115):      4.741      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115):      5.056      0.315 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|q
    Info (332115):      5.187      0.131 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]~la_lab/laboutt[18]
    Info (332115):      5.726      0.539 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~61|datad
    Info (332115):      6.417      0.691 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~17|cout
    Info (332115):      6.417      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~13|cin
    Info (332115):      6.457      0.040 FR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~9|cout
    Info (332115):      6.457      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~5|cin
    Info (332115):      6.708      0.251 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      6.713      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_lab/laboutb[10]
    Info (332115):      6.912      0.199 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|dataf
    Info (332115):      6.964      0.052 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      6.964      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      6.964      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.752      3.752                       latch edge time
    Info (332115):      8.068      4.316  R                    clock network delay
    Info (332115):      8.305      0.237                       clock pessimism removed
    Info (332115):      8.275     -0.030                       clock uncertainty
    Info (332115):      8.591      0.316     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     6.964
    Info (332115): Data Required Time :     8.591
    Info (332115): Slack              :     1.627 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.736
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.736 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.531      2.414  R                    clock network delay
    Info (332115):      2.531      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read
    Info (332115):      2.784      0.253 RR  uTco              i_system_bd|avl_ad9144_fifo|i_rd|avl_read|q
    Info (332115):      2.931      0.147 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read~la_lab/laboutb[13]
    Info (332115):      4.218      1.287 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[0]
    Info (332115):      4.218      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.495      1.626  R                    clock network delay
    Info (332115):      5.917      0.422                       clock pessimism removed
    Info (332115):      5.755     -0.162                       clock uncertainty
    Info (332115):      5.954      0.199     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     4.218
    Info (332115): Data Required Time :     5.954
    Info (332115): Slack              :     1.736 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.833
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.833 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[13]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.533      6.533  R                    clock network delay
    Info (332115):      6.533      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[13]
    Info (332115):      6.752      0.219 RR  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_waddr_int[13]|q
    Info (332115):      6.889      0.137 RR  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[13]~la_mlab/laboutt[18]
    Info (332115):      7.083      0.194 RR    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_wreq_s~0|dataa
    Info (332115):      7.322      0.239 RF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_wreq_s~0|combout
    Info (332115):      7.328      0.006 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_wreq_s~0~la_mlab/laboutb[9]
    Info (332115):      9.084      1.756 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~0|datad
    Info (332115):      9.278      0.194 FF  CELL   Low Power  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~0|combout
    Info (332115):      9.284      0.006 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_wreq_s~0~la_mlab/laboutb[12]
    Info (332115):     11.155      1.871 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~1|datae
    Info (332115):     11.310      0.155 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~1|combout
    Info (332115):     11.315      0.005 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_wreq_s~1~la_lab/laboutt[15]
    Info (332115):     12.882      1.567 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_sel~0|datac
    Info (332115):     13.055      0.173 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_sel~0|combout
    Info (332115):     13.060      0.005 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_sel~0~la_mlab/laboutb[6]
    Info (332115):     13.581      0.521 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_lb_enb|ena
    Info (332115):     13.581      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.587      5.587  R                    clock network delay
    Info (332115):     16.393      0.806                       clock pessimism removed
    Info (332115):     16.363     -0.030                       clock uncertainty
    Info (332115):     16.414      0.051     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Data Arrival Time  :    13.581
    Info (332115): Data Required Time :    16.414
    Info (332115): Slack              :     2.833 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.366
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.366 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.508      6.508  R                    clock network delay
    Info (332115):      6.508      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]
    Info (332115):      6.759      0.251 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[2]|q
    Info (332115):      6.853      0.094 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]~la_lab/laboutt[9]
    Info (332115):     13.209      6.356 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[2]
    Info (332115):     13.209      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.735      5.735  R                    clock network delay
    Info (332115):     16.541      0.806                       clock pessimism removed
    Info (332115):     16.511     -0.030                       clock uncertainty
    Info (332115):     16.575      0.064     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :    13.209
    Info (332115): Data Required Time :    16.575
    Info (332115): Slack              :     3.366 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.840
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.840 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[31]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.188      6.188  R                    clock network delay
    Info (332115):      6.188      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[31]
    Info (332115):      6.777      0.589 FF  uTco              i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a31|portadataout[0]
    Info (332115):      8.421      1.644 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_read_data[31]
    Info (332115):      8.421      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     11.918      5.352  R                    clock network delay
    Info (332115):     12.811      0.893                       clock pessimism removed
    Info (332115):     12.761     -0.050                       clock uncertainty
    Info (332115):     12.261     -0.500     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     8.421
    Info (332115): Data Required Time :    12.261
    Info (332115): Slack              :     3.840 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.655
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.655 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.526      6.526  R                    clock network delay
    Info (332115):      6.526      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]
    Info (332115):      6.777      0.251 RR  uTco              i_system_bd|avl_adxcfg_3|rcfg_address_int[9]|q
    Info (332115):      6.934      0.157 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]~la_lab/laboutt[1]
    Info (332115):      8.326      1.392 RR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0|dataf
    Info (332115):      8.373      0.047 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0|combout
    Info (332115):      8.377      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0~la_lab/laboutb[6]
    Info (332115):     12.054      3.677 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):     12.054      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.723      5.723  R                    clock network delay
    Info (332115):     16.529      0.806                       clock pessimism removed
    Info (332115):     16.499     -0.030                       clock uncertainty
    Info (332115):     16.709      0.210     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :    12.054
    Info (332115): Data Required Time :    16.709
    Info (332115): Slack              :     4.655 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.913
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.913 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.543      6.543  R                    clock network delay
    Info (332115):      6.543      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]
    Info (332115):      6.794      0.251 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_writedata_int[0]|q
    Info (332115):      6.945      0.151 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]~la_lab/laboutt[7]
    Info (332115):     11.756      4.811 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[0]
    Info (332115):     11.756      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.711      5.711  R                    clock network delay
    Info (332115):     16.581      0.870                       clock pessimism removed
    Info (332115):     16.551     -0.030                       clock uncertainty
    Info (332115):     16.669      0.118     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :    11.756
    Info (332115): Data Required Time :    16.669
    Info (332115): Slack              :     4.913 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.031
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.031 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.514      6.514  R                    clock network delay
    Info (332115):      6.514      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115):      6.765      0.251 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[9]|q
    Info (332115):      6.869      0.104 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]~la_lab/laboutt[10]
    Info (332115):      8.092      1.223 FF    IC   Low Power  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1|datac
    Info (332115):      8.255      0.163 FR  CELL   Low Power  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1|combout
    Info (332115):      8.260      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1~la_lab/laboutb[7]
    Info (332115):     11.676      3.416 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):     11.676      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.714      5.714  R                    clock network delay
    Info (332115):     16.520      0.806                       clock pessimism removed
    Info (332115):     16.490     -0.030                       clock uncertainty
    Info (332115):     16.707      0.217     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :    11.676
    Info (332115): Data Required Time :    16.707
    Info (332115): Slack              :     5.031 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.048
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.048 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.570      5.570  R                    clock network delay
    Info (332115):      5.570      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS
    Info (332115):      5.768      0.198 FF  uTco              i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS|q
    Info (332115):      5.768      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state~12|datad
    Info (332115):      6.077      0.309 FF  CELL  High Speed  i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state~12|combout
    Info (332115):      6.077      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS|d
    Info (332115):      6.077      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.510      6.510  R                    clock network delay
    Info (332115):      5.570     -0.940                       clock pessimism removed
    Info (332115):      5.570      0.000                       clock uncertainty
    Info (332115):      6.029      0.459      uTh              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_COMP_TRANS
    Info (332115): Data Arrival Time  :     6.077
    Info (332115): Data Required Time :     6.029
    Info (332115): Slack              :     0.048 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.050
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.050 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.852      2.852  R                    clock network delay
    Info (332115):      2.852      0.000                       system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled
    Info (332115):      3.053      0.201 FF  uTco              i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled|q
    Info (332115):      3.053      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled~0|datad
    Info (332115):      3.366      0.313 FF  CELL  High Speed  i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled~0|combout
    Info (332115):      3.366      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled|d
    Info (332115):      3.366      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.116      3.116  R                    clock network delay
    Info (332115):      2.852     -0.264                       clock pessimism removed
    Info (332115):      3.316      0.464      uTh              system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled
    Info (332115): Data Arrival Time  :     3.366
    Info (332115): Data Required Time :     3.316
    Info (332115): Slack              :     0.050 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.057
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.057 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.934      3.934  R                    clock network delay
    Info (332115):      3.934      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]
    Info (332115):      4.116      0.182 FF  uTco              i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|ilas_config_addr[1]|q
    Info (332115):      4.116      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|Add1~0|datad
    Info (332115):      4.429      0.313 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|Add1~0|combout
    Info (332115):      4.429      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|ilas_config_addr[1]|d
    Info (332115):      4.429      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.936      4.936  R                    clock network delay
    Info (332115):      3.934     -1.002                       clock pessimism removed
    Info (332115):      3.934      0.000                       clock uncertainty
    Info (332115):      4.372      0.438      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|ilas_config_addr[1]
    Info (332115): Data Arrival Time  :     4.429
    Info (332115): Data Required Time :     4.372
    Info (332115): Slack              :     0.057 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.060
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.060 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.174      5.174  R                    clock network delay
    Info (332115):      5.174      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      5.357      0.183 FF  uTco              i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      5.357      0.000 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datad
    Info (332115):      5.671      0.314 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      5.671      0.000 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      5.671      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.120      6.120  R                    clock network delay
    Info (332115):      5.175     -0.945                       clock pessimism removed
    Info (332115):      5.175      0.000                       clock uncertainty
    Info (332115):      5.611      0.436      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     5.671
    Info (332115): Data Required Time :     5.611
    Info (332115): Slack              :     0.060 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.068
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.068 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|align[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|align[1]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.932      3.932  R                    clock network delay
    Info (332115):      3.932      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|align[1]
    Info (332115):      4.109      0.177 FF  uTco              i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|align[1]|q
    Info (332115):      4.109      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|align~2|datad
    Info (332115):      4.425      0.316 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|align~2|combout
    Info (332115):      4.425      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_3|gen_lane[0].i_pattern_align|align[1]|d
    Info (332115):      4.425      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|align[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.935      4.935  R                    clock network delay
    Info (332115):      3.932     -1.003                       clock pessimism removed
    Info (332115):      3.932      0.000                       clock uncertainty
    Info (332115):      4.357      0.425      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_3|jesd204_pattern_align:gen_lane[0].i_pattern_align|align[1]
    Info (332115): Data Arrival Time  :     4.425
    Info (332115): Data Required Time :     4.357
    Info (332115): Slack              :     0.068 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.077
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.077 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.IDLE
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.IDLE
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.859      1.742  R                    clock network delay
    Info (332115):      1.859      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.IDLE
    Info (332115):      2.068      0.209 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state.IDLE|q
    Info (332115):      2.068      0.000 FF  CELL   Low Power  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state~14|datad
    Info (332115):      2.422      0.354 FF  CELL   Low Power  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state~14|combout
    Info (332115):      2.422      0.000 FF  CELL   Low Power  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state.IDLE|d
    Info (332115):      2.422      0.000 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.IDLE
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.531      2.414  R                    clock network delay
    Info (332115):      1.859     -0.672                       clock pessimism removed
    Info (332115):      1.859      0.000                       clock uncertainty
    Info (332115):      2.345      0.486      uTh              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.IDLE
    Info (332115): Data Arrival Time  :     2.422
    Info (332115): Data Required Time :     2.345
    Info (332115): Slack              :     0.077 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.085
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.085 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.316      4.316  R                    clock network delay
    Info (332115):      4.316      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115):      4.520      0.204 FF  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|q
    Info (332115):      4.520      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datad
    Info (332115):      4.869      0.349 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      4.869      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      4.869      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.688      4.688  R                    clock network delay
    Info (332115):      4.316     -0.372                       clock pessimism removed
    Info (332115):      4.316      0.000                       clock uncertainty
    Info (332115):      4.784      0.468      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     4.869
    Info (332115): Data Required Time :     4.784
    Info (332115): Slack              :     0.085 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.288
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.288 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_burstcount[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.835      1.718  R                    clock network delay
    Info (332115):      1.835      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_burstcount[1]
    Info (332115):      2.011      0.176 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_burstcount[1]|q
    Info (332115):      2.069      0.058 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_burstcount[1]~la_lab/laboutt[14]
    Info (332115):      2.921      0.852 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[35]
    Info (332115):      2.921      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.339      2.222  R                    clock network delay
    Info (332115):      1.917     -0.422                       clock pessimism removed
    Info (332115):      2.110      0.193                       clock uncertainty
    Info (332115):      2.633      0.523      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     2.921
    Info (332115): Data Required Time :     2.633
    Info (332115): Slack              :     0.288 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.316
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.316 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[463]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.817      1.700  R                    clock network delay
    Info (332115):      1.817      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[463]
    Info (332115):      1.992      0.175 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[463]|q
    Info (332115):      2.052      0.060 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[463]~la_lab/laboutt[17]
    Info (332115):      3.362      1.310 FF    IC  High Speed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|data_from_core[63]
    Info (332115):      3.362      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.306      2.189  R                    clock network delay
    Info (332115):      2.291     -0.015                       clock pessimism removed
    Info (332115):      2.581      0.290                       clock uncertainty
    Info (332115):      3.046      0.465      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.362
    Info (332115): Data Required Time :     3.046
    Info (332115): Slack              :     0.316 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.363
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.363 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[380]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.847      1.730  R                    clock network delay
    Info (332115):      1.847      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[380]
    Info (332115):      2.024      0.177 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[380]|q
    Info (332115):      2.120      0.096 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[380]~la_lab/laboutt[8]
    Info (332115):      3.407      1.287 FF    IC  High Speed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst|data_from_core[77]
    Info (332115):      3.407      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.314      2.197  R                    clock network delay
    Info (332115):      2.299     -0.015                       clock pessimism removed
    Info (332115):      2.589      0.290                       clock uncertainty
    Info (332115):      3.044      0.455      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.407
    Info (332115): Data Required Time :     3.044
    Info (332115): Slack              :     0.363 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.796
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.796 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.988      3.988  R                    clock network delay
    Info (332115):      3.988      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]
    Info (332115):      4.190      0.202 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[12]|q
    Info (332115):      4.296      0.106 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]~la_lab/laboutb[19]
    Info (332115):      5.447      1.151 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[12]
    Info (332115):      5.447      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.231      5.231  R                    clock network delay
    Info (332115):      4.378     -0.853                       clock pessimism removed
    Info (332115):      4.447      0.069                       clock uncertainty
    Info (332115):      4.651      0.204      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.447
    Info (332115): Data Required Time :     4.651
    Info (332115): Slack              :     0.796 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.888
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.888 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.987      3.987  R                    clock network delay
    Info (332115):      3.987      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]
    Info (332115):      4.191      0.204 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[1]|q
    Info (332115):      4.331      0.140 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]~la_lab/laboutb[8]
    Info (332115):      5.565      1.234 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      5.565      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.238      5.238  R                    clock network delay
    Info (332115):      4.385     -0.853                       clock pessimism removed
    Info (332115):      4.454      0.069                       clock uncertainty
    Info (332115):      4.677      0.223      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.565
    Info (332115): Data Required Time :     4.677
    Info (332115): Slack              :     0.888 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.089
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.089 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.992      3.992  R                    clock network delay
    Info (332115):      3.992      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]
    Info (332115):      4.196      0.204 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[1]|q
    Info (332115):      4.342      0.146 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]~la_lab/laboutb[3]
    Info (332115):      5.758      1.416 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      5.758      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.230      5.230  R                    clock network delay
    Info (332115):      4.377     -0.853                       clock pessimism removed
    Info (332115):      4.446      0.069                       clock uncertainty
    Info (332115):      4.669      0.223      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.758
    Info (332115): Data Required Time :     4.669
    Info (332115): Slack              :     1.089 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.251
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.251 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[27]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.979      3.979  R                    clock network delay
    Info (332115):      3.979      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[27]
    Info (332115):      4.186      0.207 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[27]|q
    Info (332115):      4.251      0.065 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[27]~la_mlab/laboutt[6]
    Info (332115):      5.795      1.544 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[27]
    Info (332115):      5.795      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.234      5.234  R                    clock network delay
    Info (332115):      4.282     -0.952                       clock pessimism removed
    Info (332115):      4.351      0.069                       clock uncertainty
    Info (332115):      4.544      0.193      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.795
    Info (332115): Data Required Time :     4.544
    Info (332115): Slack              :     1.251 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.305
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.305 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.585      5.585  R                    clock network delay
    Info (332115):      5.585      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[2]
    Info (332115):      5.788      0.203 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[2]|q
    Info (332115):      5.894      0.106 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[2]~la_lab/laboutt[19]
    Info (332115):      7.610      1.716 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      7.610      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.749      6.749  R                    clock network delay
    Info (332115):      5.943     -0.806                       clock pessimism removed
    Info (332115):      5.973      0.030                       clock uncertainty
    Info (332115):      6.305      0.332      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.610
    Info (332115): Data Required Time :     6.305
    Info (332115): Slack              :     1.305 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.429
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.429 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.601      5.601  R                    clock network delay
    Info (332115):      5.601      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115):      5.806      0.205 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[6]|q
    Info (332115):      5.870      0.064 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]~la_lab/laboutt[5]
    Info (332115):      7.751      1.881 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[6]
    Info (332115):      7.751      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.735      6.735  R                    clock network delay
    Info (332115):      5.865     -0.870                       clock pessimism removed
    Info (332115):      5.895      0.030                       clock uncertainty
    Info (332115):      6.322      0.427      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.751
    Info (332115): Data Required Time :     6.322
    Info (332115): Slack              :     1.429 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.641
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.641 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.573      5.573  R                    clock network delay
    Info (332115):      5.573      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]
    Info (332115):      5.776      0.203 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[2]|q
    Info (332115):      5.882      0.106 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]~la_lab/laboutb[19]
    Info (332115):      7.936      2.054 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      7.936      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.739      6.739  R                    clock network delay
    Info (332115):      5.933     -0.806                       clock pessimism removed
    Info (332115):      5.963      0.030                       clock uncertainty
    Info (332115):      6.295      0.332      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.936
    Info (332115): Data Required Time :     6.295
    Info (332115): Slack              :     1.641 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.643
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.643 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.568      5.568  R                    clock network delay
    Info (332115):      5.568      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]
    Info (332115):      5.775      0.207 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_writedata_int[2]|q
    Info (332115):      5.839      0.064 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]~la_mlab/laboutt[9]
    Info (332115):      7.960      2.121 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      7.960      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.761      6.761  R                    clock network delay
    Info (332115):      5.955     -0.806                       clock pessimism removed
    Info (332115):      5.985      0.030                       clock uncertainty
    Info (332115):      6.317      0.332      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.960
    Info (332115): Data Required Time :     6.317
    Info (332115): Slack              :     1.643 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.122
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.122 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.960      4.960  R                    clock network delay
    Info (332115):      4.960      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.181      0.221 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      5.266      0.085 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]
    Info (332115):      7.641      2.375 FF    IC       Mixed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[45]|clrn
    Info (332115):      7.641      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.980      3.980  R                    clock network delay
    Info (332115):      8.933      0.953                       clock pessimism removed
    Info (332115):      8.903     -0.030                       clock uncertainty
    Info (332115):      8.763     -0.140     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45]
    Info (332115): Data Arrival Time  :     7.641
    Info (332115): Data Required Time :     8.763
    Info (332115): Slack              :     1.122 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.314
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.314 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[11]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.683      4.683  R                    clock network delay
    Info (332115):      4.683      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.932      0.249 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      5.134      0.202 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[12]
    Info (332115):      6.902      1.768 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[11]|clrn
    Info (332115):      6.902      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[11]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.752      3.752                       latch edge time
    Info (332115):      8.068      4.316  R                    clock network delay
    Info (332115):      8.386      0.318                       clock pessimism removed
    Info (332115):      8.356     -0.030                       clock uncertainty
    Info (332115):      8.216     -0.140     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[11]
    Info (332115): Data Arrival Time  :     6.902
    Info (332115): Data Required Time :     8.216
    Info (332115): Slack              :     1.314 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.100
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.100 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.970      4.970  R                    clock network delay
    Info (332115):      4.970      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.191      0.221 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      5.313      0.122 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[19]
    Info (332115):      6.566      1.253 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[7]|clrn
    Info (332115):      6.566      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      7.951      3.951  R                    clock network delay
    Info (332115):      8.883      0.932                       clock pessimism removed
    Info (332115):      8.853     -0.030                       clock uncertainty
    Info (332115):      8.666     -0.187     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7]
    Info (332115): Data Arrival Time  :     6.566
    Info (332115): Data Required Time :     8.666
    Info (332115): Slack              :     2.100 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.454
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.454 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.245      6.245  R                    clock network delay
    Info (332115):      6.245      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      6.501      0.256 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      6.633      0.132 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[2]
    Info (332115):      9.165      2.532 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      9.165      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     11.918      5.352  R                    clock network delay
    Info (332115):     12.734      0.816                       clock pessimism removed
    Info (332115):     12.684     -0.050                       clock uncertainty
    Info (332115):     12.619     -0.065     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     9.165
    Info (332115): Data Required Time :    12.619
    Info (332115): Slack              :     3.454 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.688
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.688 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.522      6.522  R                    clock network delay
    Info (332115):      6.522      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115):      6.776      0.254 RR  uTco              i_system_bd|ad9144_jesd204|axi_xcvr|i_up|up_rst_cnt[3]|q
    Info (332115):      6.912      0.136 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]~la_lab/laboutb[5]
    Info (332115):      9.663      2.751 RR    IC       Mixed  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|datac
    Info (332115):      9.840      0.177 RF  CELL   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      9.845      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_lab/laboutt[17]
    Info (332115):     11.488      1.643 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]|clrn
    Info (332115):     11.488      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.568      5.568  R                    clock network delay
    Info (332115):     16.374      0.806                       clock pessimism removed
    Info (332115):     16.344     -0.030                       clock uncertainty
    Info (332115):     16.176     -0.168     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Data Arrival Time  :    11.488
    Info (332115): Data Required Time :    16.176
    Info (332115): Slack              :     4.688 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.837
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 11.837 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.503      6.503  R                    clock network delay
    Info (332115):      6.503      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      6.752      0.249 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      6.891      0.139 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[7]
    Info (332115):     10.008      3.117 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):     10.008      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.915      1.915  R                    clock network delay
    Info (332115):     21.845     -0.070                       clock uncertainty
    Info (332115):     21.845      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :    10.008
    Info (332115): Data Required Time :    21.845
    Info (332115): Slack              :    11.837 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.601
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 12.601 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.493      6.493  R                    clock network delay
    Info (332115):      6.493      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      6.785      0.292 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      6.951      0.166 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[15]
    Info (332115):      9.244      2.293 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      9.244      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.915      1.915  R                    clock network delay
    Info (332115):     21.845     -0.070                       clock uncertainty
    Info (332115):     21.845      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     9.244
    Info (332115): Data Required Time :    21.845
    Info (332115): Slack              :    12.601 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.734
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 12.734 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.476      6.476  R                    clock network delay
    Info (332115):      6.476      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      6.702      0.226 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      6.840      0.138 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutt[15]
    Info (332115):     10.262      3.422 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):     10.262      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.066      3.066  R                    clock network delay
    Info (332115):     22.996     -0.070                       clock uncertainty
    Info (332115):     22.996      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :    10.262
    Info (332115): Data Required Time :    22.996
    Info (332115): Slack              :    12.734 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.786
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 12.786 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.476      6.476  R                    clock network delay
    Info (332115):      6.476      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      6.693      0.217 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      6.768      0.075 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutt[14]
    Info (332115):     10.210      3.442 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):     10.210      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.066      3.066  R                    clock network delay
    Info (332115):     22.996     -0.070                       clock uncertainty
    Info (332115):     22.996      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :    10.210
    Info (332115): Data Required Time :    22.996
    Info (332115): Slack              :    12.786 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.792
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 12.792 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.476      6.476  R                    clock network delay
    Info (332115):      6.476      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      6.769      0.293 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      6.959      0.190 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_mlab/laboutb[7]
    Info (332115):      9.054      2.095 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      9.054      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.916      1.916  R                    clock network delay
    Info (332115):     21.846     -0.070                       clock uncertainty
    Info (332115):     21.846      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     9.054
    Info (332115): Data Required Time :    21.846
    Info (332115): Slack              :    12.792 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.688
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.688 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.476      6.476  R                    clock network delay
    Info (332115):      6.476      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      6.769      0.293 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      6.959      0.190 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_mlab/laboutt[3]
    Info (332115):      9.308      2.349 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      9.308      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.066      3.066  R                    clock network delay
    Info (332115):     22.996     -0.070                       clock uncertainty
    Info (332115):     22.996      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     9.308
    Info (332115): Data Required Time :    22.996
    Info (332115): Slack              :    13.688 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.467
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.467 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.480      6.480  R                    clock network delay
    Info (332115):      6.480      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      6.760      0.280 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      6.926      0.166 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[15]
    Info (332115):      7.379      0.453 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.379      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.916      1.916  R                    clock network delay
    Info (332115):     21.846     -0.070                       clock uncertainty
    Info (332115):     21.846      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.379
    Info (332115): Data Required Time :    21.846
    Info (332115): Slack              :    14.467 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.597
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.597 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.509      6.509  R                    clock network delay
    Info (332115):      6.509      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      6.825      0.316 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      6.979      0.154 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutb[13]
    Info (332115):      8.336      1.357 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      8.336      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.003      3.003  R                    clock network delay
    Info (332115):     22.933     -0.070                       clock uncertainty
    Info (332115):     22.933      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.336
    Info (332115): Data Required Time :    22.933
    Info (332115): Slack              :    14.597 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.883
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.883 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_s254kwy.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.688      4.688  R                    clock network delay
    Info (332115):      4.688      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      5.003      0.315 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      5.003      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datad
    Info (332115):      5.496      0.493 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      5.501      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      6.113      0.612 FF    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]|clrn
    Info (332115):      6.113      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     24.379      1.750  R                    clock network delay
    Info (332115):     24.179     -0.200                       clock uncertainty
    Info (332115):     23.996     -0.183     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Data Arrival Time  :     6.113
    Info (332115): Data Required Time :    23.996
    Info (332115): Slack              :    17.883 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 41.481
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 41.481 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.516      6.516  R                    clock network delay
    Info (332115):      6.516      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115):      6.832      0.316 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE|q
    Info (332115):      6.963      0.131 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE~la_mlab/laboutb[18]
    Info (332115):      8.139      1.176 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      8.322      0.183 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      8.327      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[1]
    Info (332115):     12.431      4.104 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):     12.431      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.143      4.143  R                    clock network delay
    Info (332115):     54.103     -0.040                       clock uncertainty
    Info (332115):     53.912     -0.191     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :    12.431
    Info (332115): Data Required Time :    53.912
    Info (332115): Slack              :    41.481 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 42.185
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 42.185 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.539      6.539  R                    clock network delay
    Info (332115):      6.539      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      6.858      0.319 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      6.996      0.138 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_lab/laboutb[12]
    Info (332115):      7.710      0.714 FF    IC   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      7.983      0.273 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      7.988      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[14]
    Info (332115):     11.724      3.736 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):     11.724      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.140      4.140  R                    clock network delay
    Info (332115):     54.100     -0.040                       clock uncertainty
    Info (332115):     53.909     -0.191     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :    11.724
    Info (332115): Data Required Time :    53.909
    Info (332115): Slack              :    42.185 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 42.252
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 42.252 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.516      6.516  R                    clock network delay
    Info (332115):      6.516      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115):      6.832      0.316 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE|q
    Info (332115):      6.963      0.131 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE~la_mlab/laboutb[18]
    Info (332115):      8.361      1.398 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      8.666      0.305 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      8.671      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[1]
    Info (332115):     11.656      2.985 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):     11.656      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.139      4.139  R                    clock network delay
    Info (332115):     54.099     -0.040                       clock uncertainty
    Info (332115):     53.908     -0.191     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :    11.656
    Info (332115): Data Required Time :    53.908
    Info (332115): Slack              :    42.252 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 43.678
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 43.678 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.505      6.505  R                    clock network delay
    Info (332115):      6.505      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      6.790      0.285 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      6.874      0.084 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[14]
    Info (332115):      7.378      0.504 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      7.665      0.287 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      7.669      0.004 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[8]
    Info (332115):     10.238      2.569 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):     10.238      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.147      4.147  R                    clock network delay
    Info (332115):     54.107     -0.040                       clock uncertainty
    Info (332115):     53.916     -0.191     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :    10.238
    Info (332115): Data Required Time :    53.916
    Info (332115): Slack              :    43.678 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.304
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.304 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.957      3.957  R                    clock network delay
    Info (332115):      3.957      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.139      0.182 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      4.200      0.061 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]
    Info (332115):      4.346      0.146 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m2|clrn
    Info (332115):      4.346      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.960      4.960  R                    clock network delay
    Info (332115):      3.957     -1.003                       clock pessimism removed
    Info (332115):      3.957      0.000                       clock uncertainty
    Info (332115):      4.042      0.085      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Arrival Time  :     4.346
    Info (332115): Data Required Time :     4.042
    Info (332115): Slack              :     0.304 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.407
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.407 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.609      5.609  R                    clock network delay
    Info (332115):      5.609      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      5.813      0.204 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      5.920      0.107 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[9]
    Info (332115):      6.114      0.194 RR    IC   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]|clrn
    Info (332115):      6.114      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.552      6.552  R                    clock network delay
    Info (332115):      5.629     -0.923                       clock pessimism removed
    Info (332115):      5.629      0.000                       clock uncertainty
    Info (332115):      5.707      0.078      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[0]
    Info (332115): Data Arrival Time  :     6.114
    Info (332115): Data Required Time :     5.707
    Info (332115): Slack              :     0.407 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.485
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.485 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.965      3.965  R                    clock network delay
    Info (332115):      3.965      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.146      0.181 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      4.239      0.093 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[19]
    Info (332115):      4.588      0.349 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[1]|clrn
    Info (332115):      4.588      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.002      5.002  R                    clock network delay
    Info (332115):      4.014     -0.988                       clock pessimism removed
    Info (332115):      4.014      0.000                       clock uncertainty
    Info (332115):      4.103      0.089      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Data Arrival Time  :     4.588
    Info (332115): Data Required Time :     4.103
    Info (332115): Slack              :     0.485 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.349
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.349 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.312      4.312  R                    clock network delay
    Info (332115):      4.312      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.516      0.204 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      4.661      0.145 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[12]
    Info (332115):      5.923      1.262 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|clrn
    Info (332115):      5.923      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.741      4.741  R                    clock network delay
    Info (332115):      4.504     -0.237                       clock pessimism removed
    Info (332115):      4.504      0.000                       clock uncertainty
    Info (332115):      4.574      0.070      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Arrival Time  :     5.923
    Info (332115): Data Required Time :     4.574
    Info (332115): Slack              :     1.349 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.477
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.477 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_s254kwy.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.745      1.628  R                    clock network delay
    Info (332115):      1.745      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      2.244      0.499 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      3.314      1.070 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|dataf
    Info (332115):      3.356      0.042 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      3.358      0.002 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      3.816      0.458 FF    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]|clrn
    Info (332115):      3.816      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.539      2.422  R                    clock network delay
    Info (332115):      2.117     -0.422                       clock pessimism removed
    Info (332115):      2.262      0.145                       clock uncertainty
    Info (332115):      2.339      0.077      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Data Arrival Time  :     3.816
    Info (332115): Data Required Time :     2.339
    Info (332115): Slack              :     1.477 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.025
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 2.025 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.290      5.290  R                    clock network delay
    Info (332115):      5.290      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      5.499      0.209 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      5.598      0.099 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[2]
    Info (332115):      7.627      2.029 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      7.627      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.385      6.385  R                    clock network delay
    Info (332115):      5.569     -0.816                       clock pessimism removed
    Info (332115):      5.569      0.000                       clock uncertainty
    Info (332115):      5.602      0.033      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     7.627
    Info (332115): Data Required Time :     5.602
    Info (332115): Slack              :     2.025 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.053
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.053 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.569      5.569  R                    clock network delay
    Info (332115):      5.569      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      5.773      0.204 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      5.842      0.069 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutb[13]
    Info (332115):      6.895      1.053 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.895      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.228      4.772  R                    clock network delay
    Info (332115):     -5.158      0.070                       clock uncertainty
    Info (332115):     -5.158      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.895
    Info (332115): Data Required Time :    -5.158
    Info (332115): Slack              :    12.053 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.724
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.724 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.538      5.538  R                    clock network delay
    Info (332115):      5.538      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      5.725      0.187 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      5.822      0.097 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_mlab/laboutt[3]
    Info (332115):      7.631      1.809 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.631      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.163      4.837  R                    clock network delay
    Info (332115):     -5.093      0.070                       clock uncertainty
    Info (332115):     -5.093      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.631
    Info (332115): Data Required Time :    -5.093
    Info (332115): Slack              :    12.724 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.161
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.161 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.542      5.542  R                    clock network delay
    Info (332115):      5.542      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      5.717      0.175 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      5.810      0.093 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[15]
    Info (332115):      6.143      0.333 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.143      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.088      2.912  R                    clock network delay
    Info (332115):     -7.018      0.070                       clock uncertainty
    Info (332115):     -7.018      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.143
    Info (332115): Data Required Time :    -7.018
    Info (332115): Slack              :    13.161 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.365
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.365 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.538      5.538  R                    clock network delay
    Info (332115):      5.538      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      5.724      0.186 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      5.855      0.131 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutt[15]
    Info (332115):      8.272      2.417 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      8.272      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.163      4.837  R                    clock network delay
    Info (332115):     -5.093      0.070                       clock uncertainty
    Info (332115):     -5.093      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.272
    Info (332115): Data Required Time :    -5.093
    Info (332115): Slack              :    13.365 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.451
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.451 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.538      5.538  R                    clock network delay
    Info (332115):      5.538      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      5.717      0.179 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      5.802      0.085 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutt[14]
    Info (332115):      8.358      2.556 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      8.358      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.163      4.837  R                    clock network delay
    Info (332115):     -5.093      0.070                       clock uncertainty
    Info (332115):     -5.093      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.358
    Info (332115): Data Required Time :    -5.093
    Info (332115): Slack              :    13.451 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.466
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 14.466 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.538      5.538  R                    clock network delay
    Info (332115):      5.538      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      5.725      0.187 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      5.822      0.097 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_mlab/laboutb[7]
    Info (332115):      7.448      1.626 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.448      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.088      2.912  R                    clock network delay
    Info (332115):     -7.018      0.070                       clock uncertainty
    Info (332115):     -7.018      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.448
    Info (332115): Data Required Time :    -7.018
    Info (332115): Slack              :    14.466 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.633
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 14.633 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.554      5.554  R                    clock network delay
    Info (332115):      5.554      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      5.740      0.186 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      5.833      0.093 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[15]
    Info (332115):      7.613      1.780 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.613      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.090      2.910  R                    clock network delay
    Info (332115):     -7.020      0.070                       clock uncertainty
    Info (332115):     -7.020      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.613
    Info (332115): Data Required Time :    -7.020
    Info (332115): Slack              :    14.633 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.884
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 14.884 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.564      5.564  R                    clock network delay
    Info (332115):      5.564      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      5.767      0.203 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      5.913      0.146 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[7]
    Info (332115):      7.864      1.951 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.864      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.090      2.910  R                    clock network delay
    Info (332115):     -7.020      0.070                       clock uncertainty
    Info (332115):     -7.020      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.864
    Info (332115): Data Required Time :    -7.020
    Info (332115): Slack              :    14.884 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 52.959
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 52.959 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.585      5.585  R                    clock network delay
    Info (332115):      5.585      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      5.790      0.205 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      5.790      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      6.174      0.384 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.176      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[8]
    Info (332115):      8.263      2.087 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      8.263      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.762      5.238  R                    clock network delay
    Info (332115):    -44.693      0.069                       clock uncertainty
    Info (332115):    -44.696     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     8.263
    Info (332115): Data Required Time :   -44.696
    Info (332115): Slack              :    52.959 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 53.285
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 53.285 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.580      5.580  R                    clock network delay
    Info (332115):      5.580      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      5.784      0.204 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      5.784      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      6.163      0.379 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.165      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[1]
    Info (332115):      8.581      2.416 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      8.581      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.770      5.230  R                    clock network delay
    Info (332115):    -44.701      0.069                       clock uncertainty
    Info (332115):    -44.704     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     8.581
    Info (332115): Data Required Time :   -44.704
    Info (332115): Slack              :    53.285 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 53.852
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 53.852 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.597      5.597  R                    clock network delay
    Info (332115):      5.597      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      5.804      0.207 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      5.804      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      6.166      0.362 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.168      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[14]
    Info (332115):      9.149      2.981 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      9.149      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.769      5.231  R                    clock network delay
    Info (332115):    -44.700      0.069                       clock uncertainty
    Info (332115):    -44.703     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     9.149
    Info (332115): Data Required Time :   -44.703
    Info (332115): Slack              :    53.852 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 53.981
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 53.981 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.559      5.559  R                    clock network delay
    Info (332115):      5.559      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      5.768      0.209 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      5.768      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      6.122      0.354 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.124      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[1]
    Info (332115):      9.281      3.157 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      9.281      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.766      5.234  R                    clock network delay
    Info (332115):    -44.697      0.069                       clock uncertainty
    Info (332115):    -44.700     -0.003      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     9.281
    Info (332115): Data Required Time :   -44.700
    Info (332115): Slack              :    53.981 
    Info (332115): ===================================================================
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is 0.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.332               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.386               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.589               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.616               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.656               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.942               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     1.028               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.029               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.127               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.192               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.582               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     1.854               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     3.357               0.000 sys_clk_100mhz 
    Info (332119):     3.858               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     3.862               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     5.087               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     5.298               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     5.347               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
Info (332146): Worst-case hold slack is 0.045
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.045               0.000 sys_clk_100mhz 
    Info (332119):     0.046               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     0.052               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.053               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.056               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     0.065               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.078               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     0.183               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.219               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.221               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.727               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     0.818               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.006               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.086               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.241               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.311               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     1.442               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     1.537               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
Info (332146): Worst-case recovery slack is 1.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.233               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.507               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     2.211               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     3.600               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     5.126               0.000 sys_clk_100mhz 
    Info (332119):    11.866               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    12.650               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    12.776               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    12.929               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    12.935               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    13.796               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    14.248               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    14.525               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    17.828               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):    41.626               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    42.441               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    42.490               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    43.750               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.403               0.000 sys_clk_100mhz 
    Info (332119):     0.472               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.169               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     1.402               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.873               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):    12.053               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    12.608               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    13.175               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    13.236               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    13.299               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    14.484               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    14.587               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    14.837               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    52.884               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    53.204               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    53.599               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    53.920               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 hps_ddr_dqs_p[1]_IN 
    Info (332119):     0.142               0.000 hps_ddr_dqs_p[3]_IN 
    Info (332119):     0.142               0.000 hps_ddr_dqs_p[4]_IN 
    Info (332119):     0.142               0.000 sys_ddr_dqs_p[1]_IN 
    Info (332119):     0.142               0.000 sys_ddr_dqs_p[7]_IN 
    Info (332119):     0.143               0.000 hps_ddr_dqs_p[0]_IN 
    Info (332119):     0.143               0.000 hps_ddr_dqs_p[2]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[0]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[2]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[3]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[4]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[5]_IN 
    Info (332119):     0.143               0.000 sys_ddr_dqs_p[6]_IN 
    Info (332119):     0.432               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.432               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.432               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.432               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.433               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.433               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.438               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk 
    Info (332119):     0.445               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.445               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.445               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.445               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_8 
    Info (332119):     0.445               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.445               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.445               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_10 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_9 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.464               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.464               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk_2 
    Info (332119):     0.465               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_0 
    Info (332119):     0.465               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.773               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.773               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.773               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_2 
    Info (332119):     0.773               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.773               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.776               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.776               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.176               0.000 rx_ref_clk 
    Info (332119):     1.482               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.486               0.000 tx_ref_clk 
    Info (332119):     1.545               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.555               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.634               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.634               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.634               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.634               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.678               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     1.714               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     1.714               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.714               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.805               0.000 i_system_bd|sys_hps_ddr4_cntrl_ref_clock 
    Info (332119):     1.806               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.806               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.806               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.806               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.807               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.807               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.807               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.807               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.856               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.856               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.856               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.856               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.321               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.752               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     4.585               0.000 sys_clk_100mhz 
    Info (332119):     4.856               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.856               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.856               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.856               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):  1249.858               0.000 hps_i2c_internal 
Info (332114): Report Metastability: Found 485 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 485
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.062 ns
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_5knmixi
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_5knmixi INSTANCE: i_system_bd|sys_hps_ddr4_cntrl
Info: Core: system_bd_altera_emif_arch_nf_181_5knmixi - Instance: i_system_bd|sys_hps_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 0C Model)                       |  0.198  0.198
Info: Core (Slow 900mV 0C Model)                                  |     --     --
Info: Core Recovery/Removal (Slow 900mV 0C Model)                 |     --     --
Info: DQS Gating (Slow 900mV 0C Model)                            |  0.625  0.625
Info: Read Capture (Slow 900mV 0C Model)                          |  0.017  0.017
Info: Write (Slow 900mV 0C Model)                                 |  0.042  0.042
Info: Write Levelling (Slow 900mV 0C Model)                       |  0.157  0.157
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_s254kwy
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_s254kwy INSTANCE: i_system_bd|fpga_ddr4_cntrl
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.589
    Info (332115): -from [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.183
    Info (332115): -from [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.332
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.241
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 21.371
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 1.402
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.582
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.078
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.507
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 1.169
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_s254kwy - Instance: i_system_bd|fpga_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Slow 900mV 0C Model)                       |  0.198  0.198
Info: Core (Slow 900mV 0C Model)                                  |  0.332  0.078
Info: Core Recovery/Removal (Slow 900mV 0C Model)                 |  1.507  1.169
Info: DQS Gating (Slow 900mV 0C Model)                            |  0.619  0.619
Info: Read Capture (Slow 900mV 0C Model)                          |  0.017  0.017
Info: Write (Slow 900mV 0C Model)                                 |  0.042  0.042
Info: Write Levelling (Slow 900mV 0C Model)                       |  0.157  0.157
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.332
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.332 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a114~reg0
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.389      2.272  R                    clock network delay
    Info (332115):      2.389      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115):      3.367      0.978 FF  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_to_core[31]
    Info (332115):      5.286      1.919 FF    IC  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a114|portadatain[3]
    Info (332115):      5.286      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a114~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.613      1.744  R                    clock network delay
    Info (332115):      5.628      0.015                       clock pessimism removed
    Info (332115):      5.390     -0.238                       clock uncertainty
    Info (332115):      5.618      0.228     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a114~reg0
    Info (332115): Data Arrival Time  :     5.286
    Info (332115): Data Required Time :     5.618
    Info (332115): Slack              :     0.332 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.386
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.386 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.345      5.345  R                    clock network delay
    Info (332115):      5.345      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~pld_rx_data_fifo.reg
    Info (332115):      5.706      0.361 FF  uTco              i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_rx_data[14]
    Info (332115):      5.706      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface~hssi_tile/ch0_pld_rx_data[14]
    Info (332115):      6.605      0.899 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux19~0|dataf
    Info (332115):      6.653      0.048 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux19~0|combout
    Info (332115):      6.657      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux19~0~la_lab/laboutt[8]
    Info (332115):      6.922      0.265 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux57~0|datae
    Info (332115):      7.091      0.169 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].i_pattern_align|Mux57~0|combout
    Info (332115):      7.095      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_pattern_align:gen_lane[0].i_pattern_align|Mux57~0~la_lab/laboutt[3]
    Info (332115):      7.448      0.353 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|datab
    Info (332115):      7.700      0.252 FR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|WideOr4~0|combout
    Info (332115):      7.705      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|WideOr4~0~la_mlab/laboutb[18]
    Info (332115):      7.877      0.172 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|datad
    Info (332115):      8.028      0.151 RR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_notintable~0|combout
    Info (332115):      8.033      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_notintable~0~la_mlab/laboutt[18]
    Info (332115):      8.205      0.172 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|datae
    Info (332115):      8.359      0.154 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disperr~0|combout
    Info (332115):      8.364      0.005 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disperr~0~la_mlab/laboutt[0]
    Info (332115):      8.546      0.182 FF    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|dataf
    Info (332115):      8.595      0.049 FR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[1].i_dec|out_disparity~0|combout
    Info (332115):      8.600      0.005 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|jesd204_8b10b_decoder:gen_lane[0].gen_dpw[1].i_dec|out_disparity~0~la_mlab/laboutb[0]
    Info (332115):      8.775      0.175 RR    IC  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[2].i_dec|out_disperr~1|dataf
    Info (332115):      8.825      0.050 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|gen_lane[0].gen_dpw[2].i_dec|out_disperr~1|combout
    Info (332115):      8.825      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_1|disperr[2]|d
    Info (332115):      8.825      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.031      4.031  R                    clock network delay
    Info (332115):      9.007      0.976                       clock pessimism removed
    Info (332115):      8.933     -0.074                       clock uncertainty
    Info (332115):      9.211      0.278     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_1|disperr[2]
    Info (332115): Data Arrival Time  :     8.825
    Info (332115): Data Required Time :     9.211
    Info (332115): Slack              :     0.386 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.589
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.589 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[223]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.611      2.494  R                    clock network delay
    Info (332115):      2.611      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[223]
    Info (332115):      2.945      0.334 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[223]|q
    Info (332115):      3.155      0.210 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[223]~la_lab/laboutb[4]
    Info (332115):      4.999      1.844 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|data_from_core[51]
    Info (332115):      4.999      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.470      1.601  R                    clock network delay
    Info (332115):      5.485      0.015                       clock pessimism removed
    Info (332115):      5.226     -0.259                       clock uncertainty
    Info (332115):      5.588      0.362     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     4.999
    Info (332115): Data Required Time :     5.588
    Info (332115): Slack              :     0.589 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.616
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.616 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[162]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.588      2.471  R                    clock network delay
    Info (332115):      2.588      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[162]
    Info (332115):      2.853      0.265 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[162]|q
    Info (332115):      3.011      0.158 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[162]~la_lab/laboutt[17]
    Info (332115):      4.955      1.944 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|data_from_core[58]
    Info (332115):      4.955      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.482      1.613  R                    clock network delay
    Info (332115):      5.497      0.015                       clock pessimism removed
    Info (332115):      5.238     -0.259                       clock uncertainty
    Info (332115):      5.571      0.333     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     4.955
    Info (332115): Data Required Time :     5.571
    Info (332115): Slack              :     0.616 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.656
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.656 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a41~reg1
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_data[41]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.169      5.169  R                    clock network delay
    Info (332115):      5.169      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a41~reg1
    Info (332115):      7.258      2.089 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a41|portbdataout[0]
    Info (332115):      8.409      1.151 FF    IC       Mixed  i_system_bd|avl_ad9144_fifo|i_rd|dac_data[41]|asdata
    Info (332115):      8.409      0.000 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_data[41]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.052      4.052  R                    clock network delay
    Info (332115):      8.921      0.869                       clock pessimism removed
    Info (332115):      8.891     -0.030                       clock uncertainty
    Info (332115):      9.065      0.174     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_data[41]
    Info (332115): Data Arrival Time  :     8.409
    Info (332115): Data Required Time :     9.065
    Info (332115): Slack              :     0.656 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.942
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.942 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[13]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a359~reg1
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.091      3.091  R                    clock network delay
    Info (332115):      3.091      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[13]
    Info (332115):      3.360      0.269 FF  uTco              i_system_bd|ad9680_adcfifo|dma_raddr[13]|q
    Info (332115):      3.459      0.099 FF  CELL   Low Power  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[13]~la_mlab/laboutb[6]
    Info (332115):      8.050      4.591 FF    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a359|portbaddr[13]
    Info (332115):      8.050      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a359~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      5.714      5.714                       latch edge time
    Info (332115):      8.569      2.855  R                    clock network delay
    Info (332115):      8.714      0.145                       clock pessimism removed
    Info (332115):      8.992      0.278     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a359~reg1
    Info (332115): Data Arrival Time  :     8.050
    Info (332115): Data Required Time :     8.992
    Info (332115): Slack              :     0.942 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.028
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.028 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.094      5.094  R                    clock network delay
    Info (332115):      5.094      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[0]
    Info (332115):      5.361      0.267 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[0]|q
    Info (332115):      5.507      0.146 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[0]~la_lab/laboutt[11]
    Info (332115):      8.127      2.620 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[0]
    Info (332115):      8.127      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.284      4.284  R                    clock network delay
    Info (332115):      9.250      0.966                       clock pessimism removed
    Info (332115):      9.210     -0.040                       clock uncertainty
    Info (332115):      9.155     -0.055     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.127
    Info (332115): Data Required Time :     9.155
    Info (332115): Slack              :     1.028 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.029
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.029 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.094      5.094  R                    clock network delay
    Info (332115):      5.094      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]
    Info (332115):      5.360      0.266 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[12]|q
    Info (332115):      5.506      0.146 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]~la_lab/laboutb[19]
    Info (332115):      8.004      2.498 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[12]
    Info (332115):      8.004      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.229      4.229  R                    clock network delay
    Info (332115):      9.195      0.966                       clock pessimism removed
    Info (332115):      9.155     -0.040                       clock uncertainty
    Info (332115):      9.033     -0.122     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     8.004
    Info (332115): Data Required Time :     9.033
    Info (332115): Slack              :     1.029 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.127
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.127 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.103      5.103  R                    clock network delay
    Info (332115):      5.103      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]
    Info (332115):      5.370      0.267 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[1]|q
    Info (332115):      5.459      0.089 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]~la_lab/laboutb[10]
    Info (332115):      7.884      2.425 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      7.884      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.246      4.246  R                    clock network delay
    Info (332115):      9.212      0.966                       clock pessimism removed
    Info (332115):      9.172     -0.040                       clock uncertainty
    Info (332115):      9.011     -0.161     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     7.884
    Info (332115): Data Required Time :     9.011
    Info (332115): Slack              :     1.127 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.192
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.192 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.110      5.110  R                    clock network delay
    Info (332115):      5.110      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]
    Info (332115):      5.375      0.265 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[5]|q
    Info (332115):      5.521      0.146 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]~la_lab/laboutt[19]
    Info (332115):      7.841      2.320 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[5]
    Info (332115):      7.841      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.266      4.266  R                    clock network delay
    Info (332115):      9.135      0.869                       clock pessimism removed
    Info (332115):      9.095     -0.040                       clock uncertainty
    Info (332115):      9.033     -0.062     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     7.841
    Info (332115): Data Required Time :     9.033
    Info (332115): Slack              :     1.192 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.582
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.582 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.822      4.822  R                    clock network delay
    Info (332115):      4.822      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115):      5.154      0.332 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|q
    Info (332115):      5.294      0.140 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]~la_lab/laboutt[18]
    Info (332115):      5.769      0.475 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~61|datad
    Info (332115):      6.543      0.774 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~17|cout
    Info (332115):      6.543      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~13|cin
    Info (332115):      6.586      0.043 FR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~9|cout
    Info (332115):      6.586      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~5|cin
    Info (332115):      6.865      0.279 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      6.869      0.004 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_lab/laboutb[10]
    Info (332115):      7.026      0.157 FF    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|dataf
    Info (332115):      7.075      0.049 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      7.075      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      7.075      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.752      3.752                       latch edge time
    Info (332115):      8.107      4.355  R                    clock network delay
    Info (332115):      8.374      0.267                       clock pessimism removed
    Info (332115):      8.344     -0.030                       clock uncertainty
    Info (332115):      8.657      0.313     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     7.075
    Info (332115): Data Required Time :     8.657
    Info (332115): Slack              :     1.582 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.854
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.854 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      2.594      2.477  R                    clock network delay
    Info (332115):      2.594      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read
    Info (332115):      2.864      0.270 RR  uTco              i_system_bd|avl_ad9144_fifo|i_rd|avl_read|q
    Info (332115):      3.022      0.158 RR  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read~la_lab/laboutb[13]
    Info (332115):      4.204      1.182 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[0]
    Info (332115):      4.204      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      5.524      1.655  R                    clock network delay
    Info (332115):      5.976      0.452                       clock pessimism removed
    Info (332115):      5.814     -0.162                       clock uncertainty
    Info (332115):      6.058      0.244     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     4.204
    Info (332115): Data Required Time :     6.058
    Info (332115): Slack              :     1.854 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.357
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[13]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.740      6.740  R                    clock network delay
    Info (332115):      6.740      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[13]
    Info (332115):      6.971      0.231 RR  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_waddr_int[13]|q
    Info (332115):      7.118      0.147 RR  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[13]~la_mlab/laboutt[18]
    Info (332115):      7.293      0.175 RR    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_wreq_s~0|dataa
    Info (332115):      7.548      0.255 RF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_wreq_s~0|combout
    Info (332115):      7.553      0.005 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_wreq_s~0~la_mlab/laboutb[9]
    Info (332115):      9.124      1.571 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~0|datad
    Info (332115):      9.334      0.210 FF  CELL   Low Power  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~0|combout
    Info (332115):      9.339      0.005 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_wreq_s~0~la_mlab/laboutb[12]
    Info (332115):     11.037      1.698 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~1|datae
    Info (332115):     11.206      0.169 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~1|combout
    Info (332115):     11.210      0.004 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_wreq_s~1~la_lab/laboutt[15]
    Info (332115):     12.634      1.424 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_sel~0|datac
    Info (332115):     12.822      0.188 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_sel~0|combout
    Info (332115):     12.827      0.005 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_sel~0~la_mlab/laboutb[6]
    Info (332115):     13.299      0.472 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_lb_enb|ena
    Info (332115):     13.299      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.799      5.799  R                    clock network delay
    Info (332115):     16.641      0.842                       clock pessimism removed
    Info (332115):     16.611     -0.030                       clock uncertainty
    Info (332115):     16.656      0.045     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Data Arrival Time  :    13.299
    Info (332115): Data Required Time :    16.656
    Info (332115): Slack              :     3.357 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.858
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.858 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.726      6.726  R                    clock network delay
    Info (332115):      6.726      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]
    Info (332115):      6.993      0.267 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[2]|q
    Info (332115):      7.092      0.099 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]~la_lab/laboutt[9]
    Info (332115):     12.938      5.846 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[2]
    Info (332115):     12.938      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.930      5.930  R                    clock network delay
    Info (332115):     16.772      0.842                       clock pessimism removed
    Info (332115):     16.742     -0.030                       clock uncertainty
    Info (332115):     16.796      0.054     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :    12.938
    Info (332115): Data Required Time :    16.796
    Info (332115): Slack              :     3.858 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.862
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.862 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[31]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.366      6.366  R                    clock network delay
    Info (332115):      6.366      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[31]
    Info (332115):      6.998      0.632 FF  uTco              i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a31|portadataout[0]
    Info (332115):      8.537      1.539 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_read_data[31]
    Info (332115):      8.537      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     12.075      5.509  R                    clock network delay
    Info (332115):     13.035      0.960                       clock pessimism removed
    Info (332115):     12.985     -0.050                       clock uncertainty
    Info (332115):     12.399     -0.586     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     8.537
    Info (332115): Data Required Time :    12.399
    Info (332115): Slack              :     3.862 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.087
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.087 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.735      6.735  R                    clock network delay
    Info (332115):      6.735      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]
    Info (332115):      7.002      0.267 RR  uTco              i_system_bd|avl_adxcfg_3|rcfg_address_int[9]|q
    Info (332115):      7.170      0.168 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]~la_lab/laboutt[1]
    Info (332115):      8.408      1.238 RR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0|dataf
    Info (332115):      8.456      0.048 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0|combout
    Info (332115):      8.460      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0~la_lab/laboutb[6]
    Info (332115):     11.871      3.411 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):     11.871      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.928      5.928  R                    clock network delay
    Info (332115):     16.770      0.842                       clock pessimism removed
    Info (332115):     16.740     -0.030                       clock uncertainty
    Info (332115):     16.958      0.218     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :    11.871
    Info (332115): Data Required Time :    16.958
    Info (332115): Slack              :     5.087 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.298
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.298 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.730      6.730  R                    clock network delay
    Info (332115):      6.730      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115):      6.997      0.267 RR  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[9]|q
    Info (332115):      7.162      0.165 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]~la_lab/laboutt[10]
    Info (332115):      8.226      1.064 RR    IC   Low Power  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1|datac
    Info (332115):      8.403      0.177 RF  CELL   Low Power  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1|combout
    Info (332115):      8.408      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1~la_lab/laboutb[7]
    Info (332115):     11.696      3.288 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):     11.696      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.964      5.964  R                    clock network delay
    Info (332115):     16.806      0.842                       clock pessimism removed
    Info (332115):     16.776     -0.030                       clock uncertainty
    Info (332115):     16.994      0.218     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :    11.696
    Info (332115): Data Required Time :    16.994
    Info (332115): Slack              :     5.298 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.347
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.347 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.744      6.744  R                    clock network delay
    Info (332115):      6.744      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]
    Info (332115):      7.011      0.267 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_writedata_int[0]|q
    Info (332115):      7.170      0.159 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]~la_lab/laboutt[7]
    Info (332115):     11.557      4.387 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[0]
    Info (332115):     11.557      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.912      5.912  R                    clock network delay
    Info (332115):     16.817      0.905                       clock pessimism removed
    Info (332115):     16.787     -0.030                       clock uncertainty
    Info (332115):     16.904      0.117     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :    11.557
    Info (332115): Data Required Time :    16.904
    Info (332115): Slack              :     5.347 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.045
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.045 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.759      5.759  R                    clock network delay
    Info (332115):      5.759      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS
    Info (332115):      5.963      0.204 FF  uTco              i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS|q
    Info (332115):      5.963      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state~15|datad
    Info (332115):      6.300      0.337 FF  CELL  High Speed  i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state~15|combout
    Info (332115):      6.300      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_1|sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS|d
    Info (332115):      6.300      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.734      6.734  R                    clock network delay
    Info (332115):      5.759     -0.975                       clock pessimism removed
    Info (332115):      5.759      0.000                       clock uncertainty
    Info (332115):      6.255      0.496      uTh              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_merlin_burst_adapter:sys_spi_spi_control_port_burst_adapter|altera_merlin_burst_adapter_new:altera_merlin_burst_adapter_new.burst_adapter|state.ST_UNCOMP_TRANS
    Info (332115): Data Arrival Time  :     6.300
    Info (332115): Data Required Time :     6.255
    Info (332115): Slack              :     0.045 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.046
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.046 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.894      2.894  R                    clock network delay
    Info (332115):      2.894      0.000                       system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled
    Info (332115):      3.104      0.210 FF  uTco              i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled|q
    Info (332115):      3.104      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled~0|datad
    Info (332115):      3.446      0.342 FF  CELL  High Speed  i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled~0|combout
    Info (332115):      3.446      0.000 FF  CELL  High Speed  i_system_bd|axi_ad9680_dma|i_transfer|i_request_arb|i_dest_dma_mm|i_addr_gen|enabled|d
    Info (332115):      3.446      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.174      3.174  R                    clock network delay
    Info (332115):      2.894     -0.280                       clock pessimism removed
    Info (332115):      3.400      0.506      uTh              system_bd:i_system_bd|axi_dmac:axi_ad9680_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|dmac_dest_mm_axi:i_dest_dma_mm|dmac_address_generator:i_addr_gen|enabled
    Info (332115): Data Arrival Time  :     3.446
    Info (332115): Data Required Time :     3.400
    Info (332115): Slack              :     0.046 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.052
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.052 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_address[6]
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_last_address[6]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.873      1.756  R                    clock network delay
    Info (332115):      1.873      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_address[6]
    Info (332115):      2.062      0.189 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_address[6]|q
    Info (332115):      2.121      0.059 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_address[6]~la_lab/laboutt[1]
    Info (332115):      2.440      0.319 FF    IC       Mixed  i_system_bd|avl_ad9144_fifo|i_wr|avl_last_address[6]|asdata
    Info (332115):      2.440      0.000 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_last_address[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.600      2.483  R                    clock network delay
    Info (332115):      1.960     -0.640                       clock pessimism removed
    Info (332115):      1.960      0.000                       clock uncertainty
    Info (332115):      2.388      0.428      uTh              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_last_address[6]
    Info (332115): Data Arrival Time  :     2.440
    Info (332115): Data Required Time :     2.388
    Info (332115): Slack              :     0.052 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.053
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.053 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|tx_ready
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|tx_ready
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.010      4.010  R                    clock network delay
    Info (332115):      4.010      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|tx_ready
    Info (332115):      4.202      0.192 FF  uTco              i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|tx_ready|q
    Info (332115):      4.202      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|tx_ready~1|datad
    Info (332115):      4.535      0.333 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|tx_ready~1|combout
    Info (332115):      4.535      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|jesd204_tx|i_tx_ctrl|tx_ready|d
    Info (332115):      4.535      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|tx_ready
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.028      5.028  R                    clock network delay
    Info (332115):      4.010     -1.018                       clock pessimism removed
    Info (332115):      4.010      0.000                       clock uncertainty
    Info (332115):      4.482      0.472      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|jesd204_tx:jesd204_tx|jesd204_tx_ctrl:i_tx_ctrl|tx_ready
    Info (332115): Data Arrival Time  :     4.535
    Info (332115): Data Required Time :     4.482
    Info (332115): Slack              :     0.053 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.056
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.056 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.308      5.308  R                    clock network delay
    Info (332115):      5.308      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      5.503      0.195 FF  uTco              i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      5.503      0.000 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datad
    Info (332115):      5.841      0.338 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      5.841      0.000 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      5.841      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.325      6.325  R                    clock network delay
    Info (332115):      5.307     -1.018                       clock pessimism removed
    Info (332115):      5.307      0.000                       clock uncertainty
    Info (332115):      5.785      0.478      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     5.841
    Info (332115): Data Required Time :     5.785
    Info (332115): Slack              :     0.056 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.065
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.065 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_pattern_align:gen_lane[0].i_pattern_align|align[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_pattern_align:gen_lane[0].i_pattern_align|align[0]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.010      4.010  R                    clock network delay
    Info (332115):      4.010      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_pattern_align:gen_lane[0].i_pattern_align|align[0]
    Info (332115):      4.198      0.188 FF  uTco              i_system_bd|ad9680_jesd204|phy|soft_pcs_2|gen_lane[0].i_pattern_align|align[0]|q
    Info (332115):      4.198      0.000 FF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_2|gen_lane[0].i_pattern_align|align~3|datad
    Info (332115):      4.538      0.340 FR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_2|gen_lane[0].i_pattern_align|align~3|combout
    Info (332115):      4.538      0.000 RR  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|soft_pcs_2|gen_lane[0].i_pattern_align|align[0]|d
    Info (332115):      4.538      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_pattern_align:gen_lane[0].i_pattern_align|align[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.041      5.041  R                    clock network delay
    Info (332115):      4.010     -1.031                       clock pessimism removed
    Info (332115):      4.010      0.000                       clock uncertainty
    Info (332115):      4.473      0.463      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|jesd204_soft_pcs_rx:soft_pcs_2|jesd204_pattern_align:gen_lane[0].i_pattern_align|align[0]
    Info (332115): Data Arrival Time  :     4.538
    Info (332115): Data Required Time :     4.473
    Info (332115): Slack              :     0.065 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.078
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.078 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.355      4.355  R                    clock network delay
    Info (332115):      4.355      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115):      4.573      0.218 FF  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|q
    Info (332115):      4.573      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datad
    Info (332115):      4.948      0.375 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      4.948      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      4.948      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.755      4.755  R                    clock network delay
    Info (332115):      4.355     -0.400                       clock pessimism removed
    Info (332115):      4.355      0.000                       clock uncertainty
    Info (332115):      4.870      0.515      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     4.948
    Info (332115): Data Required Time :     4.870
    Info (332115): Slack              :     0.078 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.183
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.183 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[268]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.861      1.744  R                    clock network delay
    Info (332115):      1.861      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[268]
    Info (332115):      2.050      0.189 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[268]|q
    Info (332115):      2.109      0.059 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[268]~la_lab/laboutb[9]
    Info (332115):      3.365      1.256 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|data_from_core[20]
    Info (332115):      3.365      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.373      2.256  R                    clock network delay
    Info (332115):      2.358     -0.015                       clock pessimism removed
    Info (332115):      2.648      0.290                       clock uncertainty
    Info (332115):      3.182      0.534      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.365
    Info (332115): Data Required Time :     3.182
    Info (332115): Slack              :     0.183 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.219
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.219 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[11]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.873      1.756  R                    clock network delay
    Info (332115):      1.873      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[11]
    Info (332115):      2.062      0.189 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_address[11]|q
    Info (332115):      2.159      0.097 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_address[11]~la_lab/laboutt[7]
    Info (332115):      2.945      0.786 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[13]
    Info (332115):      2.945      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.409      2.292  R                    clock network delay
    Info (332115):      1.957     -0.452                       clock pessimism removed
    Info (332115):      2.150      0.193                       clock uncertainty
    Info (332115):      2.726      0.576      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     2.945
    Info (332115): Data Required Time :     2.726
    Info (332115): Slack              :     0.219 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.221
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.221 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[165]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.886      1.769  R                    clock network delay
    Info (332115):      1.886      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[165]
    Info (332115):      2.075      0.189 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[165]|q
    Info (332115):      2.133      0.058 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[165]~la_lab/laboutb[5]
    Info (332115):      3.420      1.287 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|data_from_core[18]
    Info (332115):      3.420      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.390      2.273  R                    clock network delay
    Info (332115):      2.375     -0.015                       clock pessimism removed
    Info (332115):      2.665      0.290                       clock uncertainty
    Info (332115):      3.199      0.534      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.420
    Info (332115): Data Required Time :     3.199
    Info (332115): Slack              :     0.221 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.727
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.727 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.044      4.044  R                    clock network delay
    Info (332115):      4.044      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]
    Info (332115):      4.262      0.218 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[12]|q
    Info (332115):      4.373      0.111 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]~la_lab/laboutb[19]
    Info (332115):      5.497      1.124 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[12]
    Info (332115):      5.497      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.361      5.361  R                    clock network delay
    Info (332115):      4.492     -0.869                       clock pessimism removed
    Info (332115):      4.561      0.069                       clock uncertainty
    Info (332115):      4.770      0.209      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.497
    Info (332115): Data Required Time :     4.770
    Info (332115): Slack              :     0.727 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.818
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.818 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.086      4.086  R                    clock network delay
    Info (332115):      4.086      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]
    Info (332115):      4.304      0.218 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[1]|q
    Info (332115):      4.454      0.150 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]~la_lab/laboutb[8]
    Info (332115):      5.639      1.185 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      5.639      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.382      5.382  R                    clock network delay
    Info (332115):      4.513     -0.869                       clock pessimism removed
    Info (332115):      4.582      0.069                       clock uncertainty
    Info (332115):      4.821      0.239      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.639
    Info (332115): Data Required Time :     4.821
    Info (332115): Slack              :     0.818 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.006
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.006 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.086      4.086  R                    clock network delay
    Info (332115):      4.086      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]
    Info (332115):      4.305      0.219 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[1]|q
    Info (332115):      4.461      0.156 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]~la_lab/laboutb[3]
    Info (332115):      5.787      1.326 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      5.787      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.342      5.342  R                    clock network delay
    Info (332115):      4.473     -0.869                       clock pessimism removed
    Info (332115):      4.542      0.069                       clock uncertainty
    Info (332115):      4.781      0.239      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.787
    Info (332115): Data Required Time :     4.781
    Info (332115): Slack              :     1.006 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.086
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.086 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[27]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.065      4.065  R                    clock network delay
    Info (332115):      4.065      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[27]
    Info (332115):      4.286      0.221 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[27]|q
    Info (332115):      4.353      0.067 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[27]~la_mlab/laboutt[6]
    Info (332115):      5.789      1.436 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[27]
    Info (332115):      5.789      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.401      5.401  R                    clock network delay
    Info (332115):      4.435     -0.966                       clock pessimism removed
    Info (332115):      4.504      0.069                       clock uncertainty
    Info (332115):      4.703      0.199      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.789
    Info (332115): Data Required Time :     4.703
    Info (332115): Slack              :     1.086 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.241
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.241 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.760      5.760  R                    clock network delay
    Info (332115):      5.760      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[3]
    Info (332115):      5.978      0.218 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_address_int[3]|q
    Info (332115):      6.089      0.111 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[3]~la_lab/laboutb[8]
    Info (332115):      7.858      1.769 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[3]
    Info (332115):      7.858      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.994      6.994  R                    clock network delay
    Info (332115):      6.152     -0.842                       clock pessimism removed
    Info (332115):      6.182      0.030                       clock uncertainty
    Info (332115):      6.617      0.435      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.858
    Info (332115): Data Required Time :     6.617
    Info (332115): Slack              :     1.241 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.311
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.311 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.769      5.769  R                    clock network delay
    Info (332115):      5.769      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115):      5.988      0.219 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[6]|q
    Info (332115):      6.054      0.066 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]~la_lab/laboutt[5]
    Info (332115):      7.861      1.807 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[6]
    Info (332115):      7.861      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.977      6.977  R                    clock network delay
    Info (332115):      6.072     -0.905                       clock pessimism removed
    Info (332115):      6.102      0.030                       clock uncertainty
    Info (332115):      6.550      0.448      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.861
    Info (332115): Data Required Time :     6.550
    Info (332115): Slack              :     1.311 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.442
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.442 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.755      5.755  R                    clock network delay
    Info (332115):      5.755      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]
    Info (332115):      5.973      0.218 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[2]|q
    Info (332115):      6.084      0.111 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]~la_lab/laboutb[19]
    Info (332115):      8.015      1.931 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      8.015      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      7.032      7.032  R                    clock network delay
    Info (332115):      6.190     -0.842                       clock pessimism removed
    Info (332115):      6.220      0.030                       clock uncertainty
    Info (332115):      6.573      0.353      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     8.015
    Info (332115): Data Required Time :     6.573
    Info (332115): Slack              :     1.442 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.537
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.537 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.752      5.752  R                    clock network delay
    Info (332115):      5.752      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]
    Info (332115):      5.973      0.221 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_writedata_int[2]|q
    Info (332115):      6.039      0.066 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]~la_mlab/laboutt[9]
    Info (332115):      8.074      2.035 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      8.074      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.996      6.996  R                    clock network delay
    Info (332115):      6.154     -0.842                       clock pessimism removed
    Info (332115):      6.184      0.030                       clock uncertainty
    Info (332115):      6.537      0.353      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     8.074
    Info (332115): Data Required Time :     6.537
    Info (332115): Slack              :     1.537 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.233
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.233 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.083      5.083  R                    clock network delay
    Info (332115):      5.083      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.319      0.236 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      5.409      0.090 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]
    Info (332115):      7.627      2.218 FF    IC       Mixed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[45]|clrn
    Info (332115):      7.627      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.079      4.079  R                    clock network delay
    Info (332115):      9.045      0.966                       clock pessimism removed
    Info (332115):      9.015     -0.030                       clock uncertainty
    Info (332115):      8.860     -0.155     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45]
    Info (332115): Data Arrival Time  :     7.627
    Info (332115): Data Required Time :     8.860
    Info (332115): Slack              :     1.233 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.507
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.507 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[11]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.752      4.752  R                    clock network delay
    Info (332115):      4.752      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      5.018      0.266 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      5.234      0.216 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[12]
    Info (332115):      6.762      1.528 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[11]|clrn
    Info (332115):      6.762      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[11]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.752      3.752                       latch edge time
    Info (332115):      8.107      4.355  R                    clock network delay
    Info (332115):      8.451      0.344                       clock pessimism removed
    Info (332115):      8.421     -0.030                       clock uncertainty
    Info (332115):      8.269     -0.152     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[11]
    Info (332115): Data Arrival Time  :     6.762
    Info (332115): Data Required Time :     8.269
    Info (332115): Slack              :     1.507 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.211
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.211 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.079      5.079  R                    clock network delay
    Info (332115):      5.079      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      5.314      0.235 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      5.441      0.127 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[19]
    Info (332115):      6.557      1.116 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[7]|clrn
    Info (332115):      6.557      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      8.041      4.041  R                    clock network delay
    Info (332115):      9.000      0.959                       clock pessimism removed
    Info (332115):      8.970     -0.030                       clock uncertainty
    Info (332115):      8.768     -0.202     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[7]
    Info (332115): Data Arrival Time  :     6.557
    Info (332115): Data Required Time :     8.768
    Info (332115): Slack              :     2.211 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.600
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 3.600 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.410      6.410  R                    clock network delay
    Info (332115):      6.410      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      6.684      0.274 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      6.824      0.140 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[2]
    Info (332115):      9.206      2.382 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      9.206      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):     12.075      5.509  R                    clock network delay
    Info (332115):     12.962      0.887                       clock pessimism removed
    Info (332115):     12.912     -0.050                       clock uncertainty
    Info (332115):     12.806     -0.106     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     9.206
    Info (332115): Data Required Time :    12.806
    Info (332115): Slack              :     3.600 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.126
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 5.126 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.743      6.743  R                    clock network delay
    Info (332115):      6.743      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115):      7.013      0.270 RR  uTco              i_system_bd|ad9144_jesd204|axi_xcvr|i_up|up_rst_cnt[3]|q
    Info (332115):      7.158      0.145 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]~la_lab/laboutb[5]
    Info (332115):      9.568      2.410 RR    IC       Mixed  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|datac
    Info (332115):      9.756      0.188 RF  CELL   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      9.761      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_lab/laboutt[17]
    Info (332115):     11.256      1.495 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]|clrn
    Info (332115):     11.256      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     15.754      5.754  R                    clock network delay
    Info (332115):     16.596      0.842                       clock pessimism removed
    Info (332115):     16.566     -0.030                       clock uncertainty
    Info (332115):     16.382     -0.184     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Data Arrival Time  :    11.256
    Info (332115): Data Required Time :    16.382
    Info (332115): Slack              :     5.126 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 11.866
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 11.866 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.717      6.717  R                    clock network delay
    Info (332115):      6.717      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      6.984      0.267 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      7.130      0.146 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[7]
    Info (332115):     10.015      2.885 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):     10.015      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.951      1.951  R                    clock network delay
    Info (332115):     21.881     -0.070                       clock uncertainty
    Info (332115):     21.881      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :    10.015
    Info (332115): Data Required Time :    21.881
    Info (332115): Slack              :    11.866 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.650
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 12.650 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.692      6.692  R                    clock network delay
    Info (332115):      6.692      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      6.996      0.304 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      7.172      0.176 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[15]
    Info (332115):      9.230      2.058 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      9.230      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.950      1.950  R                    clock network delay
    Info (332115):     21.880     -0.070                       clock uncertainty
    Info (332115):     21.880      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     9.230
    Info (332115): Data Required Time :    21.880
    Info (332115): Slack              :    12.650 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.776
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 12.776 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.707      6.707  R                    clock network delay
    Info (332115):      6.707      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      7.012      0.305 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      7.217      0.205 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_mlab/laboutb[7]
    Info (332115):      9.105      1.888 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      9.105      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.951      1.951  R                    clock network delay
    Info (332115):     21.881     -0.070                       clock uncertainty
    Info (332115):     21.881      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     9.105
    Info (332115): Data Required Time :    21.881
    Info (332115): Slack              :    12.776 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.929
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 12.929 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.707      6.707  R                    clock network delay
    Info (332115):      6.707      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      6.945      0.238 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      7.092      0.147 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutt[15]
    Info (332115):     10.172      3.080 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):     10.172      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.171      3.171  R                    clock network delay
    Info (332115):     23.101     -0.070                       clock uncertainty
    Info (332115):     23.101      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :    10.172
    Info (332115): Data Required Time :    23.101
    Info (332115): Slack              :    12.929 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 12.935
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 12.935 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.707      6.707  R                    clock network delay
    Info (332115):      6.707      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      6.936      0.229 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      7.014      0.078 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutt[14]
    Info (332115):     10.166      3.152 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):     10.166      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.171      3.171  R                    clock network delay
    Info (332115):     23.101     -0.070                       clock uncertainty
    Info (332115):     23.101      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :    10.166
    Info (332115): Data Required Time :    23.101
    Info (332115): Slack              :    12.935 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.796
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.796 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.707      6.707  R                    clock network delay
    Info (332115):      6.707      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      7.012      0.305 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      7.217      0.205 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_mlab/laboutt[3]
    Info (332115):      9.305      2.088 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      9.305      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.171      3.171  R                    clock network delay
    Info (332115):     23.101     -0.070                       clock uncertainty
    Info (332115):     23.101      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     9.305
    Info (332115): Data Required Time :    23.101
    Info (332115): Slack              :    13.796 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.248
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.248 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.696      6.696  R                    clock network delay
    Info (332115):      6.696      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      6.991      0.295 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      7.167      0.176 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[15]
    Info (332115):      7.633      0.466 RF    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.633      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.951      1.951  R                    clock network delay
    Info (332115):     21.881     -0.070                       clock uncertainty
    Info (332115):     21.881      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.633
    Info (332115): Data Required Time :    21.881
    Info (332115): Slack              :    14.248 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.525
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.525 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.698      6.698  R                    clock network delay
    Info (332115):      6.698      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      7.030      0.332 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      7.193      0.163 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutb[13]
    Info (332115):      8.511      1.318 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      8.511      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     23.106      3.106  R                    clock network delay
    Info (332115):     23.036     -0.070                       clock uncertainty
    Info (332115):     23.036      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.511
    Info (332115): Data Required Time :    23.036
    Info (332115): Slack              :    14.525 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.828
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.828 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_s254kwy.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.755      4.755  R                    clock network delay
    Info (332115):      4.755      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      5.087      0.332 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      5.087      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datad
    Info (332115):      5.620      0.533 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      5.625      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      6.185      0.560 FF    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]|clrn
    Info (332115):      6.185      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     24.412      1.783  R                    clock network delay
    Info (332115):     24.212     -0.200                       clock uncertainty
    Info (332115):     24.013     -0.199     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Data Arrival Time  :     6.185
    Info (332115): Data Required Time :    24.013
    Info (332115): Slack              :    17.828 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 41.626
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 41.626 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.740      6.740  R                    clock network delay
    Info (332115):      6.740      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115):      7.074      0.334 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE|q
    Info (332115):      7.214      0.140 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE~la_mlab/laboutb[18]
    Info (332115):      8.245      1.031 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      8.442      0.197 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      8.447      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[1]
    Info (332115):     12.375      3.928 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):     12.375      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.284      4.284  R                    clock network delay
    Info (332115):     54.244     -0.040                       clock uncertainty
    Info (332115):     54.001     -0.243     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :    12.375
    Info (332115): Data Required Time :    54.001
    Info (332115): Slack              :    41.626 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 42.441
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 42.441 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.740      6.740  R                    clock network delay
    Info (332115):      6.740      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115):      7.074      0.334 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE|q
    Info (332115):      7.214      0.140 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE~la_mlab/laboutb[18]
    Info (332115):      8.433      1.219 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      8.761      0.328 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      8.766      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[1]
    Info (332115):     11.505      2.739 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):     11.505      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.229      4.229  R                    clock network delay
    Info (332115):     54.189     -0.040                       clock uncertainty
    Info (332115):     53.946     -0.243     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :    11.505
    Info (332115): Data Required Time :    53.946
    Info (332115): Slack              :    42.441 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 42.490
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 42.490 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.743      6.743  R                    clock network delay
    Info (332115):      6.743      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      7.080      0.337 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      7.225      0.145 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_lab/laboutb[12]
    Info (332115):      7.862      0.637 FF    IC   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      8.163      0.301 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      8.167      0.004 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[14]
    Info (332115):     11.473      3.306 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):     11.473      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.246      4.246  R                    clock network delay
    Info (332115):     54.206     -0.040                       clock uncertainty
    Info (332115):     53.963     -0.243     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :    11.473
    Info (332115): Data Required Time :    53.963
    Info (332115): Slack              :    42.490 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 43.750
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 43.750 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      6.722      6.722  R                    clock network delay
    Info (332115):      6.722      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      7.021      0.299 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      7.110      0.089 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[14]
    Info (332115):      7.565      0.455 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      7.878      0.313 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      7.882      0.004 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[8]
    Info (332115):     10.233      2.351 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):     10.233      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     54.266      4.266  R                    clock network delay
    Info (332115):     54.226     -0.040                       clock uncertainty
    Info (332115):     53.983     -0.243     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :    10.233
    Info (332115): Data Required Time :    53.983
    Info (332115): Slack              :    43.750 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.303
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.303 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.061      4.061  R                    clock network delay
    Info (332115):      4.061      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.257      0.196 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      4.320      0.063 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]
    Info (332115):      4.452      0.132 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m2|clrn
    Info (332115):      4.452      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.083      5.083  R                    clock network delay
    Info (332115):      4.061     -1.022                       clock pessimism removed
    Info (332115):      4.061      0.000                       clock uncertainty
    Info (332115):      4.149      0.088      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Arrival Time  :     4.452
    Info (332115): Data Required Time :     4.149
    Info (332115): Slack              :     0.303 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.403
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.403 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.812      5.812  R                    clock network delay
    Info (332115):      5.812      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      6.030      0.218 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      6.144      0.114 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[9]
    Info (332115):      6.318      0.174 RR    IC   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]|clrn
    Info (332115):      6.318      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.790      6.790  R                    clock network delay
    Info (332115):      5.832     -0.958                       clock pessimism removed
    Info (332115):      5.832      0.000                       clock uncertainty
    Info (332115):      5.915      0.083      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]
    Info (332115): Data Arrival Time  :     6.318
    Info (332115): Data Required Time :     5.915
    Info (332115): Slack              :     0.403 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.472
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.472 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.045      4.045  R                    clock network delay
    Info (332115):      4.045      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      4.238      0.193 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      4.335      0.097 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[19]
    Info (332115):      4.655      0.320 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[1]|clrn
    Info (332115):      4.655      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      5.106      5.106  R                    clock network delay
    Info (332115):      4.090     -1.016                       clock pessimism removed
    Info (332115):      4.090      0.000                       clock uncertainty
    Info (332115):      4.183      0.093      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Data Arrival Time  :     4.655
    Info (332115): Data Required Time :     4.183
    Info (332115): Slack              :     0.472 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.169
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.169 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.352      4.352  R                    clock network delay
    Info (332115):      4.352      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      4.570      0.218 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      4.724      0.154 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[12]
    Info (332115):      5.800      1.076 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|clrn
    Info (332115):      5.800      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.822      4.822  R                    clock network delay
    Info (332115):      4.555     -0.267                       clock pessimism removed
    Info (332115):      4.555      0.000                       clock uncertainty
    Info (332115):      4.631      0.076      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Arrival Time  :     5.800
    Info (332115): Data Required Time :     4.631
    Info (332115): Slack              :     1.169 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.402
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.402 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_s254kwy.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.774      1.657  R                    clock network delay
    Info (332115):      1.774      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      2.318      0.544 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      3.311      0.993 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|dataf
    Info (332115):      3.354      0.043 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      3.355      0.001 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      3.774      0.419 FF    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]|clrn
    Info (332115):      3.774      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      2.599      2.482  R                    clock network delay
    Info (332115):      2.147     -0.452                       clock pessimism removed
    Info (332115):      2.292      0.145                       clock uncertainty
    Info (332115):      2.372      0.080      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Data Arrival Time  :     3.774
    Info (332115): Data Required Time :     2.372
    Info (332115): Slack              :     1.402 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.873
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.873 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.386      5.386  R                    clock network delay
    Info (332115):      5.386      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      5.611      0.225 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      5.717      0.106 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[2]
    Info (332115):      7.619      1.902 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      7.619      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      6.621      6.621  R                    clock network delay
    Info (332115):      5.734     -0.887                       clock pessimism removed
    Info (332115):      5.734      0.000                       clock uncertainty
    Info (332115):      5.746      0.012      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     7.619
    Info (332115): Data Required Time :     5.746
    Info (332115): Slack              :     1.873 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.053
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.053 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.726      5.726  R                    clock network delay
    Info (332115):      5.726      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      5.944      0.218 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      6.015      0.071 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutb[13]
    Info (332115):      7.051      1.036 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.051      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.072      4.928  R                    clock network delay
    Info (332115):     -5.002      0.070                       clock uncertainty
    Info (332115):     -5.002      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.051
    Info (332115): Data Required Time :    -5.002
    Info (332115): Slack              :    12.053 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.608
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.608 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.734      5.734  R                    clock network delay
    Info (332115):      5.734      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      5.932      0.198 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      6.033      0.101 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_mlab/laboutt[3]
    Info (332115):      7.673      1.640 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      7.673      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.005      4.995  R                    clock network delay
    Info (332115):     -4.935      0.070                       clock uncertainty
    Info (332115):     -4.935      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.673
    Info (332115): Data Required Time :    -4.935
    Info (332115): Slack              :    12.608 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.175
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.175 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.734      5.734  R                    clock network delay
    Info (332115):      5.734      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      5.932      0.198 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      6.071      0.139 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutt[15]
    Info (332115):      8.240      2.169 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      8.240      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.005      4.995  R                    clock network delay
    Info (332115):     -4.935      0.070                       clock uncertainty
    Info (332115):     -4.935      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.240
    Info (332115): Data Required Time :    -4.935
    Info (332115): Slack              :    13.175 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.236
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.236 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.734      5.734  R                    clock network delay
    Info (332115):      5.734      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      5.924      0.190 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      6.013      0.089 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutt[14]
    Info (332115):      8.301      2.288 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      8.301      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -5.005      4.995  R                    clock network delay
    Info (332115):     -4.935      0.070                       clock uncertainty
    Info (332115):     -4.935      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     8.301
    Info (332115): Data Required Time :    -4.935
    Info (332115): Slack              :    13.236 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.299
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.299 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.724      5.724  R                    clock network delay
    Info (332115):      5.724      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      5.912      0.188 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      6.009      0.097 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[15]
    Info (332115):      6.347      0.338 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.347      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.022      2.978  R                    clock network delay
    Info (332115):     -6.952      0.070                       clock uncertainty
    Info (332115):     -6.952      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.347
    Info (332115): Data Required Time :    -6.952
    Info (332115): Slack              :    13.299 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.484
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 14.484 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.734      5.734  R                    clock network delay
    Info (332115):      5.734      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      5.933      0.199 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      6.035      0.102 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_mlab/laboutb[7]
    Info (332115):      7.531      1.496 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.531      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.023      2.977  R                    clock network delay
    Info (332115):     -6.953      0.070                       clock uncertainty
    Info (332115):     -6.953      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.531
    Info (332115): Data Required Time :    -6.953
    Info (332115): Slack              :    14.484 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.587
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 14.587 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.721      5.721  R                    clock network delay
    Info (332115):      5.721      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      5.918      0.197 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      6.015      0.097 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[15]
    Info (332115):      7.633      1.618 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.633      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.024      2.976  R                    clock network delay
    Info (332115):     -6.954      0.070                       clock uncertainty
    Info (332115):     -6.954      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.633
    Info (332115): Data Required Time :    -6.954
    Info (332115): Slack              :    14.587 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 14.837
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 14.837 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.744      5.744  R                    clock network delay
    Info (332115):      5.744      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      5.963      0.219 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      6.119      0.156 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[7]
    Info (332115):      7.883      1.764 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      7.883      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.024      2.976  R                    clock network delay
    Info (332115):     -6.954      0.070                       clock uncertainty
    Info (332115):     -6.954      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     7.883
    Info (332115): Data Required Time :    -6.954
    Info (332115): Slack              :    14.837 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 52.884
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 52.884 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.780      5.780  R                    clock network delay
    Info (332115):      5.780      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      5.998      0.218 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      5.998      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      6.412      0.414 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.413      0.001 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[8]
    Info (332115):      8.316      1.903 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      8.316      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.618      5.382  R                    clock network delay
    Info (332115):    -44.549      0.069                       clock uncertainty
    Info (332115):    -44.568     -0.019      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     8.316
    Info (332115): Data Required Time :   -44.568
    Info (332115): Slack              :    52.884 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 53.204
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 53.204 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.758      5.758  R                    clock network delay
    Info (332115):      5.758      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      5.977      0.219 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      5.977      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      6.385      0.408 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.387      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[1]
    Info (332115):      8.596      2.209 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      8.596      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.658      5.342  R                    clock network delay
    Info (332115):    -44.589      0.069                       clock uncertainty
    Info (332115):    -44.608     -0.019      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     8.596
    Info (332115): Data Required Time :   -44.608
    Info (332115): Slack              :    53.204 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 53.599
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 53.599 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.768      5.768  R                    clock network delay
    Info (332115):      5.768      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      5.990      0.222 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      5.990      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      6.378      0.388 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.379      0.001 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[14]
    Info (332115):      9.010      2.631 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      9.010      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.639      5.361  R                    clock network delay
    Info (332115):    -44.570      0.069                       clock uncertainty
    Info (332115):    -44.589     -0.019      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     9.010
    Info (332115): Data Required Time :   -44.589
    Info (332115): Slack              :    53.599 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 53.920
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 53.920 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      5.748      5.748  R                    clock network delay
    Info (332115):      5.748      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      5.971      0.223 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      5.971      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      6.351      0.380 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      6.352      0.001 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[1]
    Info (332115):      9.371      3.019 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      9.371      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -44.599      5.401  R                    clock network delay
    Info (332115):    -44.530      0.069                       clock uncertainty
    Info (332115):    -44.549     -0.019      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     9.371
    Info (332115): Data Required Time :   -44.549
    Info (332115): Slack              :    53.920 
    Info (332115): ===================================================================
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 1.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.134               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.373               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.383               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.463               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.556               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.650               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.701               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.743               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.758               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.796               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.347               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     2.579               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     4.602               0.000 sys_clk_100mhz 
    Info (332119):     4.803               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     4.856               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     5.963               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     6.032               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     6.397               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
Info (332146): Worst-case hold slack is 0.015
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.015               0.000 sys_clk_100mhz 
    Info (332119):     0.016               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.017               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     0.021               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.024               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.025               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     0.029               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     0.195               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.280               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.313               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.561               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     0.610               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     0.763               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.880               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     0.988               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     1.140               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     1.236               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     1.243               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
Info (332146): Worst-case recovery slack is 1.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.862               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     2.192               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     2.650               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     4.321               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     6.118               0.000 sys_clk_100mhz 
    Info (332119):    13.826               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    13.869               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    14.566               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    14.826               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    15.283               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    15.401               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    15.545               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    16.699               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    19.355               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):    44.559               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    45.097               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    45.162               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    46.150               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.196               0.000 sys_clk_100mhz 
    Info (332119):     0.330               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.879               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     0.908               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.499               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):    11.833               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    12.540               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    12.855               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    12.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    13.102               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    13.152               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    13.730               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    13.753               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    51.612               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    51.890               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    52.232               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    52.336               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.202
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.202               0.000 hps_ddr_dqs_p[1]_IN 
    Info (332119):     0.202               0.000 hps_ddr_dqs_p[3]_IN 
    Info (332119):     0.202               0.000 hps_ddr_dqs_p[4]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[0]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[2]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[3]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[4]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[5]_IN 
    Info (332119):     0.202               0.000 sys_ddr_dqs_p[6]_IN 
    Info (332119):     0.203               0.000 hps_ddr_dqs_p[0]_IN 
    Info (332119):     0.203               0.000 hps_ddr_dqs_p[2]_IN 
    Info (332119):     0.203               0.000 sys_ddr_dqs_p[1]_IN 
    Info (332119):     0.203               0.000 sys_ddr_dqs_p[7]_IN 
    Info (332119):     0.429               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_10 
    Info (332119):     0.429               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.429               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.429               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.429               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.429               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.429               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_8 
    Info (332119):     0.429               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_9 
    Info (332119):     0.429               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.429               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.429               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.429               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.429               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.454               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.454               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.457               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.457               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.457               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.457               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.461               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk 
    Info (332119):     0.466               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.466               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk_2 
    Info (332119):     0.466               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_0 
    Info (332119):     0.466               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.885               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.885               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.885               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_2 
    Info (332119):     0.885               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.885               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.886               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.886               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.396               0.000 rx_ref_clk 
    Info (332119):     1.481               0.000 tx_ref_clk 
    Info (332119):     1.564               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.635               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.643               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.806               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     1.824               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     1.824               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.824               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.828               0.000 i_system_bd|sys_hps_ddr4_cntrl_ref_clock 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.830               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.939               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.459               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.911               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     4.527               0.000 sys_clk_100mhz 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.955               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):  1249.750               0.000 hps_i2c_internal 
Info (332114): Report Metastability: Found 485 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 485
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.295 ns
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_5knmixi
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_5knmixi INSTANCE: i_system_bd|sys_hps_ddr4_cntrl
Info: Core: system_bd_altera_emif_arch_nf_181_5knmixi - Instance: i_system_bd|sys_hps_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 100C Model)                     |  0.198  0.198
Info: Core (Fast 900mV 100C Model)                                |     --     --
Info: Core Recovery/Removal (Fast 900mV 100C Model)               |     --     --
Info: DQS Gating (Fast 900mV 100C Model)                          |  0.625  0.625
Info: Read Capture (Fast 900mV 100C Model)                        |  0.017  0.017
Info: Write (Fast 900mV 100C Model)                               |  0.042  0.042
Info: Write Levelling (Fast 900mV 100C Model)                     |  0.157  0.157
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_s254kwy
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_s254kwy INSTANCE: i_system_bd|fpga_ddr4_cntrl
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.383
    Info (332115): -from [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.195
    Info (332115): -from [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.373
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.121
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 22.352
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.908
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.579
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.028
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.192
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.879
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_s254kwy - Instance: i_system_bd|fpga_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 100C Model)                     |  0.198  0.198
Info: Core (Fast 900mV 100C Model)                                |  1.373  0.028
Info: Core Recovery/Removal (Fast 900mV 100C Model)               |  2.192  0.879
Info: DQS Gating (Fast 900mV 100C Model)                          |  0.619  0.619
Info: Read Capture (Fast 900mV 100C Model)                        |  0.017  0.017
Info: Write (Fast 900mV 100C Model)                               |  0.042  0.042
Info: Write Levelling (Fast 900mV 100C Model)                     |  0.157  0.157
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.134
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.134 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a301~reg0
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.192      3.192  R                    clock network delay
    Info (332115):      3.192      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[2]
    Info (332115):      3.314      0.122 FF  uTco              i_system_bd|ad9680_adcfifo|adc_waddr_int[2]|q
    Info (332115):      3.385      0.071 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[2]~la_lab/laboutt[4]
    Info (332115):      6.216      2.831 FF    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a301|portaaddr[2]
    Info (332115):      6.216      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a301~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.723      2.723  R                    clock network delay
    Info (332115):      7.230      0.507                       clock pessimism removed
    Info (332115):      7.200     -0.030                       clock uncertainty
    Info (332115):      7.350      0.150     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a301~reg0
    Info (332115): Data Arrival Time  :     6.216
    Info (332115): Data Required Time :     7.350
    Info (332115): Slack              :     1.134 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.373
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.373 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.284      1.167  R                    clock network delay
    Info (332115):      1.284      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115):      1.703      0.419 FF  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|data_to_core[1]
    Info (332115):      3.263      1.560 FF    IC  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a71|portadatain[0]
    Info (332115):      3.263      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.724      0.855  R                    clock network delay
    Info (332115):      4.732      0.008                       clock pessimism removed
    Info (332115):      4.494     -0.238                       clock uncertainty
    Info (332115):      4.636      0.142     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0
    Info (332115): Data Arrival Time  :     3.263
    Info (332115): Data Required Time :     4.636
    Info (332115): Slack              :     1.373 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.383
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.383 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[223]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.419      1.302  R                    clock network delay
    Info (332115):      1.419      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[223]
    Info (332115):      1.611      0.192 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[223]|q
    Info (332115):      1.685      0.074 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[223]~la_lab/laboutb[4]
    Info (332115):      3.247      1.562 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|data_from_core[51]
    Info (332115):      3.247      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.717      0.848  R                    clock network delay
    Info (332115):      4.725      0.008                       clock pessimism removed
    Info (332115):      4.466     -0.259                       clock uncertainty
    Info (332115):      4.630      0.164     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.247
    Info (332115): Data Required Time :     4.630
    Info (332115): Slack              :     1.383 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.463
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.463 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[118]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.411      1.294  R                    clock network delay
    Info (332115):      1.411      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[118]
    Info (332115):      1.541      0.130 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[118]|q
    Info (332115):      1.590      0.049 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[118]~la_lab/laboutt[1]
    Info (332115):      3.174      1.584 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[49]
    Info (332115):      3.174      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.722      0.853  R                    clock network delay
    Info (332115):      4.730      0.008                       clock pessimism removed
    Info (332115):      4.471     -0.259                       clock uncertainty
    Info (332115):      4.637      0.166     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     3.174
    Info (332115): Data Required Time :     4.637
    Info (332115): Slack              :     1.463 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.556
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.556 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[2]
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a110~reg1
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.306      3.306  R                    clock network delay
    Info (332115):      3.306      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[2]
    Info (332115):      3.429      0.123 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|dac_mem_raddr[2]|q
    Info (332115):      3.476      0.047 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[2]~la_lab/laboutt[5]
    Info (332115):      5.855      2.379 FF    IC       Mixed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a110|portbaddr[2]
    Info (332115):      5.855      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a110~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.810      2.810  R                    clock network delay
    Info (332115):      7.308      0.498                       clock pessimism removed
    Info (332115):      7.278     -0.030                       clock uncertainty
    Info (332115):      7.411      0.133     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a110~reg1
    Info (332115): Data Arrival Time  :     5.855
    Info (332115): Data Required Time :     7.411
    Info (332115): Slack              :     1.556 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.650
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.650 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.337      3.337  R                    clock network delay
    Info (332115):      3.337      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[0]
    Info (332115):      3.466      0.129 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[0]|q
    Info (332115):      3.539      0.073 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[0]~la_lab/laboutt[11]
    Info (332115):      5.693      2.154 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[0]
    Info (332115):      5.693      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.815      2.815  R                    clock network delay
    Info (332115):      7.392      0.577                       clock pessimism removed
    Info (332115):      7.352     -0.040                       clock uncertainty
    Info (332115):      7.343     -0.009     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.693
    Info (332115): Data Required Time :     7.343
    Info (332115): Slack              :     1.650 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.701
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.701 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.338      3.338  R                    clock network delay
    Info (332115):      3.338      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]
    Info (332115):      3.466      0.128 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[12]|q
    Info (332115):      3.539      0.073 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]~la_lab/laboutb[19]
    Info (332115):      5.608      2.069 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[12]
    Info (332115):      5.608      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.798      2.798  R                    clock network delay
    Info (332115):      7.375      0.577                       clock pessimism removed
    Info (332115):      7.335     -0.040                       clock uncertainty
    Info (332115):      7.309     -0.026     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.608
    Info (332115): Data Required Time :     7.309
    Info (332115): Slack              :     1.701 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.743
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.743 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.334      3.334  R                    clock network delay
    Info (332115):      3.334      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]
    Info (332115):      3.463      0.129 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[1]|q
    Info (332115):      3.509      0.046 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]~la_lab/laboutb[10]
    Info (332115):      5.545      2.036 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      5.545      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.810      2.810  R                    clock network delay
    Info (332115):      7.387      0.577                       clock pessimism removed
    Info (332115):      7.347     -0.040                       clock uncertainty
    Info (332115):      7.288     -0.059     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.545
    Info (332115): Data Required Time :     7.288
    Info (332115): Slack              :     1.743 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.758
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.758 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.354      3.354  R                    clock network delay
    Info (332115):      3.354      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]
    Info (332115):      3.481      0.127 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[5]|q
    Info (332115):      3.554      0.073 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]~la_lab/laboutt[19]
    Info (332115):      5.493      1.939 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[5]
    Info (332115):      5.493      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.805      2.805  R                    clock network delay
    Info (332115):      7.303      0.498                       clock pessimism removed
    Info (332115):      7.263     -0.040                       clock uncertainty
    Info (332115):      7.251     -0.012     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.493
    Info (332115): Data Required Time :     7.251
    Info (332115): Slack              :     1.758 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.796
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.796 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a219~reg1
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.995      1.995  R                    clock network delay
    Info (332115):      1.995      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115):      2.124      0.129 FF  uTco              i_system_bd|ad9680_adcfifo|dma_raddr[1]|q
    Info (332115):      2.173      0.049 FF  CELL   Low Power  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]~la_mlab/laboutt[2]
    Info (332115):      5.993      3.820 FF    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a219|portbaddr[1]
    Info (332115):      5.993      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a219~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      5.714      5.714                       latch edge time
    Info (332115):      7.585      1.871  R                    clock network delay
    Info (332115):      7.661      0.076                       clock pessimism removed
    Info (332115):      7.789      0.128     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a219~reg1
    Info (332115): Data Arrival Time  :     5.993
    Info (332115): Data Required Time :     7.789
    Info (332115): Slack              :     1.796 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.347
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.347 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.409      1.292  R                    clock network delay
    Info (332115):      1.409      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read
    Info (332115):      1.536      0.127 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|avl_read|q
    Info (332115):      1.585      0.049 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read~la_lab/laboutb[13]
    Info (332115):      2.501      0.916 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[0]
    Info (332115):      2.501      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.727      0.858  R                    clock network delay
    Info (332115):      4.937      0.210                       clock pessimism removed
    Info (332115):      4.775     -0.162                       clock uncertainty
    Info (332115):      4.848      0.073     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     2.501
    Info (332115): Data Required Time :     4.848
    Info (332115): Slack              :     2.347 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.579
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.579 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.035      3.035  R                    clock network delay
    Info (332115):      3.035      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115):      3.219      0.184 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|q
    Info (332115):      3.284      0.065 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]~la_lab/laboutt[18]
    Info (332115):      3.653      0.369 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~61|datad
    Info (332115):      3.951      0.298 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~17|cout
    Info (332115):      3.951      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~13|cin
    Info (332115):      3.970      0.019 FR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~9|cout
    Info (332115):      3.970      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~5|cin
    Info (332115):      4.080      0.110 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      4.084      0.004 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_lab/laboutb[10]
    Info (332115):      4.200      0.116 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|dataf
    Info (332115):      4.227      0.027 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      4.227      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      4.227      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.752      3.752                       latch edge time
    Info (332115):      6.531      2.779  R                    clock network delay
    Info (332115):      6.667      0.136                       clock pessimism removed
    Info (332115):      6.637     -0.030                       clock uncertainty
    Info (332115):      6.806      0.169     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     4.227
    Info (332115): Data Required Time :     6.806
    Info (332115): Slack              :     2.579 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.602
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.602 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.968      3.968  R                    clock network delay
    Info (332115):      3.968      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[9]
    Info (332115):      4.094      0.126 RR  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_waddr_int[9]|q
    Info (332115):      4.186      0.092 RR  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[9]~la_mlab/laboutt[16]
    Info (332115):      4.326      0.140 RR    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_wreq_s~0|datac
    Info (332115):      4.410      0.084 RF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_wreq_s~0|combout
    Info (332115):      4.416      0.006 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_wreq_s~0~la_mlab/laboutb[9]
    Info (332115):      5.847      1.431 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~0|datad
    Info (332115):      5.942      0.095 FF  CELL   Low Power  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~0|combout
    Info (332115):      5.947      0.005 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_wreq_s~0~la_mlab/laboutb[12]
    Info (332115):      7.444      1.497 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~1|datae
    Info (332115):      7.529      0.085 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~1|combout
    Info (332115):      7.534      0.005 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_wreq_s~1~la_lab/laboutt[15]
    Info (332115):      8.775      1.241 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_sel~0|datac
    Info (332115):      8.868      0.093 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_sel~0|combout
    Info (332115):      8.873      0.005 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_sel~0~la_mlab/laboutb[6]
    Info (332115):      9.265      0.392 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_lb_enb|ena
    Info (332115):      9.265      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.369      3.369  R                    clock network delay
    Info (332115):     13.869      0.500                       clock pessimism removed
    Info (332115):     13.839     -0.030                       clock uncertainty
    Info (332115):     13.867      0.028     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Data Arrival Time  :     9.265
    Info (332115): Data Required Time :    13.867
    Info (332115): Slack              :     4.602 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.803
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.803 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[31]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.732      3.732  R                    clock network delay
    Info (332115):      3.732      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[31]
    Info (332115):      4.039      0.307 FF  uTco              i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a31|portadataout[0]
    Info (332115):      5.277      1.238 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_read_data[31]
    Info (332115):      5.277      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.826      3.260  R                    clock network delay
    Info (332115):     10.319      0.493                       clock pessimism removed
    Info (332115):     10.269     -0.050                       clock uncertainty
    Info (332115):     10.080     -0.189     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     5.277
    Info (332115): Data Required Time :    10.080
    Info (332115): Slack              :     4.803 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.856
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.856 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.939      3.939  R                    clock network delay
    Info (332115):      3.939      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]
    Info (332115):      4.068      0.129 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[2]|q
    Info (332115):      4.117      0.049 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]~la_lab/laboutt[9]
    Info (332115):      9.076      4.959 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[2]
    Info (332115):      9.076      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.417      3.417  R                    clock network delay
    Info (332115):     13.917      0.500                       clock pessimism removed
    Info (332115):     13.887     -0.030                       clock uncertainty
    Info (332115):     13.932      0.045     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     9.076
    Info (332115): Data Required Time :    13.932
    Info (332115): Slack              :     4.856 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.963
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.963 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.965      3.965  R                    clock network delay
    Info (332115):      3.965      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]
    Info (332115):      4.095      0.130 RR  uTco              i_system_bd|avl_adxcfg_3|rcfg_address_int[9]|q
    Info (332115):      4.170      0.075 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]~la_lab/laboutt[1]
    Info (332115):      5.210      1.040 RR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0|dataf
    Info (332115):      5.237      0.027 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0|combout
    Info (332115):      5.241      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0~la_lab/laboutb[6]
    Info (332115):      8.036      2.795 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):      8.036      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.416      3.416  R                    clock network delay
    Info (332115):     13.916      0.500                       clock pessimism removed
    Info (332115):     13.886     -0.030                       clock uncertainty
    Info (332115):     13.999      0.113     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     8.036
    Info (332115): Data Required Time :    13.999
    Info (332115): Slack              :     5.963 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.032
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.032 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.963      3.963  R                    clock network delay
    Info (332115):      3.963      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]
    Info (332115):      4.092      0.129 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_writedata_int[0]|q
    Info (332115):      4.168      0.076 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]~la_lab/laboutt[7]
    Info (332115):      7.966      3.798 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[0]
    Info (332115):      7.966      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.403      3.403  R                    clock network delay
    Info (332115):     13.954      0.551                       clock pessimism removed
    Info (332115):     13.924     -0.030                       clock uncertainty
    Info (332115):     13.998      0.074     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.966
    Info (332115): Data Required Time :    13.998
    Info (332115): Slack              :     6.032 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.397
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.397 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.936      3.936  R                    clock network delay
    Info (332115):      3.936      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115):      4.065      0.129 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[9]|q
    Info (332115):      4.117      0.052 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]~la_lab/laboutt[10]
    Info (332115):      5.101      0.984 FF    IC   Low Power  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1|datac
    Info (332115):      5.183      0.082 FR  CELL   Low Power  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1|combout
    Info (332115):      5.188      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1~la_lab/laboutb[7]
    Info (332115):      7.593      2.405 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):      7.593      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.416      3.416  R                    clock network delay
    Info (332115):     13.916      0.500                       clock pessimism removed
    Info (332115):     13.886     -0.030                       clock uncertainty
    Info (332115):     13.990      0.104     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.593
    Info (332115): Data Required Time :    13.990
    Info (332115): Slack              :     6.397 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.015
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.015 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.367      3.367  R                    clock network delay
    Info (332115):      3.367      0.000                       system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full0
    Info (332115):      3.483      0.116 FF  uTco              i_system_bd|mm_interconnect_1|agent_pipeline_028|core|full0|q
    Info (332115):      3.483      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_1|agent_pipeline_028|core|full0~0|datae
    Info (332115):      3.641      0.158 FF  CELL  High Speed  i_system_bd|mm_interconnect_1|agent_pipeline_028|core|full0~0|combout
    Info (332115):      3.641      0.000 FF  CELL  High Speed  i_system_bd|mm_interconnect_1|agent_pipeline_028|core|full0|d
    Info (332115):      3.641      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.968      3.968  R                    clock network delay
    Info (332115):      3.367     -0.601                       clock pessimism removed
    Info (332115):      3.367      0.000                       clock uncertainty
    Info (332115):      3.626      0.259      uTh              system_bd:i_system_bd|system_bd_altera_mm_interconnect_181_sco5kda:mm_interconnect_1|altera_avalon_st_pipeline_stage:agent_pipeline_028|altera_avalon_st_pipeline_base:core|full0
    Info (332115): Data Arrival Time  :     3.641
    Info (332115): Data Required Time :     3.626
    Info (332115): Slack              :     0.015 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.016
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.016 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_data_i_d3[299]
    Info (332115): To Node      : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_data_i_d3[171]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.695      2.695  R                    clock network delay
    Info (332115):      2.695      0.000                       system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_data_i_d3[299]
    Info (332115):      2.817      0.122 FF  uTco              i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_data_i_d3[299]|q
    Info (332115):      2.983      0.166 FF  CELL   Low Power  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_data_i_d3[171]|d
    Info (332115):      2.983      0.000 FF  CELL   Low Power  system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_data_i_d3[171]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.295      3.295  R                    clock network delay
    Info (332115):      2.695     -0.600                       clock pessimism removed
    Info (332115):      2.695      0.000                       clock uncertainty
    Info (332115):      2.967      0.272      uTh              system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_data_i_d3[171]
    Info (332115): Data Arrival Time  :     2.983
    Info (332115): Data Required Time :     2.967
    Info (332115): Slack              :     0.016 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.017
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.017 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.923      1.923  R                    clock network delay
    Info (332115):      1.923      0.000                       system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid
    Info (332115):      2.039      0.116 FF  uTco              i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_valid|q
    Info (332115):      2.039      0.000 FF  CELL   Low Power  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_valid~0|datae
    Info (332115):      2.204      0.165 FF  CELL   Low Power  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_valid~0|combout
    Info (332115):      2.204      0.000 FF  CELL   Low Power  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_valid|d
    Info (332115):      2.204      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.096      2.096  R                    clock network delay
    Info (332115):      1.923     -0.173                       clock pessimism removed
    Info (332115):      2.187      0.264      uTh              system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid
    Info (332115): Data Arrival Time  :     2.204
    Info (332115): Data Required Time :     2.187
    Info (332115): Slack              :     0.017 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.021
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.021 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl|latency_monitor_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl|latency_monitor_reset
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.702      2.702  R                    clock network delay
    Info (332115):      2.702      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl|latency_monitor_reset
    Info (332115):      2.825      0.123 FF  uTco              i_system_bd|ad9680_jesd204|jesd204_rx|i_rx_ctrl|latency_monitor_reset|q
    Info (332115):      2.825      0.000 FF  CELL   Low Power  i_system_bd|ad9680_jesd204|jesd204_rx|i_rx_ctrl|Selector9~0|datae
    Info (332115):      2.995      0.170 FF  CELL   Low Power  i_system_bd|ad9680_jesd204|jesd204_rx|i_rx_ctrl|Selector9~0|combout
    Info (332115):      2.995      0.000 FF  CELL   Low Power  i_system_bd|ad9680_jesd204|jesd204_rx|i_rx_ctrl|latency_monitor_reset|d
    Info (332115):      2.995      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl|latency_monitor_reset
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.306      3.306  R                    clock network delay
    Info (332115):      2.702     -0.604                       clock pessimism removed
    Info (332115):      2.702      0.000                       clock uncertainty
    Info (332115):      2.974      0.272      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl|latency_monitor_reset
    Info (332115): Data Arrival Time  :     2.995
    Info (332115): Data Required Time :     2.974
    Info (332115): Slack              :     0.021 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.024
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.024 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_PARTIAL_BURST
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_PARTIAL_BURST
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.996      0.879  R                    clock network delay
    Info (332115):      0.996      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_PARTIAL_BURST
    Info (332115):      1.098      0.102 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state.XFER_PARTIAL_BURST|q
    Info (332115):      1.098      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state~11|datae
    Info (332115):      1.259      0.161 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state~11|combout
    Info (332115):      1.259      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state.XFER_PARTIAL_BURST|d
    Info (332115):      1.259      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_PARTIAL_BURST
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.406      1.289  R                    clock network delay
    Info (332115):      0.996     -0.410                       clock pessimism removed
    Info (332115):      0.996      0.000                       clock uncertainty
    Info (332115):      1.235      0.239      uTh              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_PARTIAL_BURST
    Info (332115): Data Arrival Time  :     1.259
    Info (332115): Data Required Time :     1.235
    Info (332115): Slack              :     0.024 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.025
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.025 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.172      3.172  R                    clock network delay
    Info (332115):      3.172      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      3.275      0.103 FF  uTco              i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      3.275      0.000 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datad
    Info (332115):      3.438      0.163 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      3.438      0.000 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      3.438      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.695      3.695  R                    clock network delay
    Info (332115):      3.171     -0.524                       clock pessimism removed
    Info (332115):      3.171      0.000                       clock uncertainty
    Info (332115):      3.413      0.242      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     3.438
    Info (332115): Data Required Time :     3.413
    Info (332115): Slack              :     0.025 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.029
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.029 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.779      2.779  R                    clock network delay
    Info (332115):      2.779      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115):      2.884      0.105 FF  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|q
    Info (332115):      2.884      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datad
    Info (332115):      3.052      0.168 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      3.052      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      3.052      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.012      3.012  R                    clock network delay
    Info (332115):      2.779     -0.233                       clock pessimism removed
    Info (332115):      2.779      0.000                       clock uncertainty
    Info (332115):      3.023      0.244      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     3.052
    Info (332115): Data Required Time :     3.023
    Info (332115): Slack              :     0.029 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.195
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.195 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_burstcount[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.989      0.872  R                    clock network delay
    Info (332115):      0.989      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_burstcount[1]
    Info (332115):      1.089      0.100 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_burstcount[1]|q
    Info (332115):      1.122      0.033 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_burstcount[1]~la_lab/laboutt[14]
    Info (332115):      1.700      0.578 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[35]
    Info (332115):      1.700      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.274      1.157  R                    clock network delay
    Info (332115):      1.064     -0.210                       clock pessimism removed
    Info (332115):      1.257      0.193                       clock uncertainty
    Info (332115):      1.505      0.248      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     1.700
    Info (332115): Data Required Time :     1.505
    Info (332115): Slack              :     0.195 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.280
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.280 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[449]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.995      0.878  R                    clock network delay
    Info (332115):      0.995      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[449]
    Info (332115):      1.101      0.106 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[449]|q
    Info (332115):      1.155      0.054 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[449]~la_lab/laboutt[4]
    Info (332115):      2.054      0.899 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|data_from_core[31]
    Info (332115):      2.054      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.284      1.167  R                    clock network delay
    Info (332115):      1.276     -0.008                       clock pessimism removed
    Info (332115):      1.566      0.290                       clock uncertainty
    Info (332115):      1.774      0.208      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.054
    Info (332115): Data Required Time :     1.774
    Info (332115): Slack              :     0.280 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.313
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.313 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[50]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.988      0.871  R                    clock network delay
    Info (332115):      0.988      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[50]
    Info (332115):      1.094      0.106 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[50]|q
    Info (332115):      1.149      0.055 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[50]~la_lab/laboutb[11]
    Info (332115):      2.087      0.938 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[24]
    Info (332115):      2.087      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.284      1.167  R                    clock network delay
    Info (332115):      1.276     -0.008                       clock pessimism removed
    Info (332115):      1.566      0.290                       clock uncertainty
    Info (332115):      1.774      0.208      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.087
    Info (332115): Data Required Time :     1.774
    Info (332115): Slack              :     0.313 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.561
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.561 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.737      2.737  R                    clock network delay
    Info (332115):      2.737      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]
    Info (332115):      2.842      0.105 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[12]|q
    Info (332115):      2.897      0.055 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]~la_lab/laboutb[19]
    Info (332115):      3.715      0.818 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[12]
    Info (332115):      3.715      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.469      3.469  R                    clock network delay
    Info (332115):      2.971     -0.498                       clock pessimism removed
    Info (332115):      3.040      0.069                       clock uncertainty
    Info (332115):      3.154      0.114      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.715
    Info (332115): Data Required Time :     3.154
    Info (332115): Slack              :     0.561 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.610
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.610 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.745      2.745  R                    clock network delay
    Info (332115):      2.745      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]
    Info (332115):      2.851      0.106 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[1]|q
    Info (332115):      2.920      0.069 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]~la_lab/laboutb[8]
    Info (332115):      3.758      0.838 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      3.758      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.464      3.464  R                    clock network delay
    Info (332115):      2.966     -0.498                       clock pessimism removed
    Info (332115):      3.035      0.069                       clock uncertainty
    Info (332115):      3.148      0.113      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.758
    Info (332115): Data Required Time :     3.148
    Info (332115): Slack              :     0.610 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.763
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.763 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.747      2.747  R                    clock network delay
    Info (332115):      2.747      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]
    Info (332115):      2.854      0.107 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[1]|q
    Info (332115):      2.926      0.072 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]~la_lab/laboutb[3]
    Info (332115):      3.903      0.977 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      3.903      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.456      3.456  R                    clock network delay
    Info (332115):      2.958     -0.498                       clock pessimism removed
    Info (332115):      3.027      0.069                       clock uncertainty
    Info (332115):      3.140      0.113      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.903
    Info (332115): Data Required Time :     3.140
    Info (332115): Slack              :     0.763 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.880
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.880 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[22]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.733      2.733  R                    clock network delay
    Info (332115):      2.733      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[22]
    Info (332115):      2.838      0.105 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[22]|q
    Info (332115):      2.887      0.049 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[22]~la_lab/laboutt[18]
    Info (332115):      3.952      1.065 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[22]
    Info (332115):      3.952      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.475      3.475  R                    clock network delay
    Info (332115):      2.898     -0.577                       clock pessimism removed
    Info (332115):      2.967      0.069                       clock uncertainty
    Info (332115):      3.072      0.105      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.952
    Info (332115): Data Required Time :     3.072
    Info (332115): Slack              :     0.880 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.988
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.988 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.364      3.364  R                    clock network delay
    Info (332115):      3.364      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[2]
    Info (332115):      3.469      0.105 FF  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[2]|q
    Info (332115):      3.524      0.055 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[2]~la_lab/laboutt[19]
    Info (332115):      4.760      1.236 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      4.760      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.065      4.065  R                    clock network delay
    Info (332115):      3.565     -0.500                       clock pessimism removed
    Info (332115):      3.595      0.030                       clock uncertainty
    Info (332115):      3.772      0.177      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.760
    Info (332115): Data Required Time :     3.772
    Info (332115): Slack              :     0.988 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.140
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.140 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.363      3.363  R                    clock network delay
    Info (332115):      3.363      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115):      3.469      0.106 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[6]|q
    Info (332115):      3.503      0.034 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]~la_lab/laboutt[5]
    Info (332115):      4.880      1.377 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[6]
    Info (332115):      4.880      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.051      4.051  R                    clock network delay
    Info (332115):      3.500     -0.551                       clock pessimism removed
    Info (332115):      3.530      0.030                       clock uncertainty
    Info (332115):      3.740      0.210      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.880
    Info (332115): Data Required Time :     3.740
    Info (332115): Slack              :     1.140 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.236
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.236 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.339      3.339  R                    clock network delay
    Info (332115):      3.339      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]
    Info (332115):      3.445      0.106 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_writedata_int[2]|q
    Info (332115):      3.480      0.035 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]~la_mlab/laboutt[9]
    Info (332115):      5.009      1.529 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      5.009      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.066      4.066  R                    clock network delay
    Info (332115):      3.566     -0.500                       clock pessimism removed
    Info (332115):      3.596      0.030                       clock uncertainty
    Info (332115):      3.773      0.177      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.009
    Info (332115): Data Required Time :     3.773
    Info (332115): Slack              :     1.236 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.243
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.243 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.338      3.338  R                    clock network delay
    Info (332115):      3.338      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]
    Info (332115):      3.443      0.105 FF  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[2]|q
    Info (332115):      3.498      0.055 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]~la_lab/laboutb[19]
    Info (332115):      5.016      1.518 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      5.016      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.066      4.066  R                    clock network delay
    Info (332115):      3.566     -0.500                       clock pessimism removed
    Info (332115):      3.596      0.030                       clock uncertainty
    Info (332115):      3.773      0.177      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     5.016
    Info (332115): Data Required Time :     3.773
    Info (332115): Slack              :     1.243 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 1.862
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 1.862 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[41]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.326      3.326  R                    clock network delay
    Info (332115):      3.326      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.450      0.124 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      3.498      0.048 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]
    Info (332115):      5.364      1.866 FF    IC       Mixed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[41]|clrn
    Info (332115):      5.364      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[41]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.745      2.745  R                    clock network delay
    Info (332115):      7.322      0.577                       clock pessimism removed
    Info (332115):      7.292     -0.030                       clock uncertainty
    Info (332115):      7.226     -0.066     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[41]
    Info (332115): Data Arrival Time  :     5.364
    Info (332115): Data Required Time :     7.226
    Info (332115): Slack              :     1.862 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.192
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.192 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.005      3.005  R                    clock network delay
    Info (332115):      3.005      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      3.133      0.128 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      3.228      0.095 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[12]
    Info (332115):      4.392      1.164 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|clrn
    Info (332115):      4.392      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.752      3.752                       latch edge time
    Info (332115):      6.552      2.800  R                    clock network delay
    Info (332115):      6.688      0.136                       clock pessimism removed
    Info (332115):      6.658     -0.030                       clock uncertainty
    Info (332115):      6.584     -0.074     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Arrival Time  :     4.392
    Info (332115): Data Required Time :     6.584
    Info (332115): Slack              :     2.192 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.650
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.650 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.334      3.334  R                    clock network delay
    Info (332115):      3.334      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.457      0.123 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      3.526      0.069 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[19]
    Info (332115):      4.507      0.981 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[74]|clrn
    Info (332115):      4.507      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.724      2.724  R                    clock network delay
    Info (332115):      7.280      0.556                       clock pessimism removed
    Info (332115):      7.250     -0.030                       clock uncertainty
    Info (332115):      7.157     -0.093     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Data Arrival Time  :     4.507
    Info (332115): Data Required Time :     7.157
    Info (332115): Slack              :     2.650 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.321
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.321 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.787      3.787  R                    clock network delay
    Info (332115):      3.787      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      3.916      0.129 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      3.981      0.065 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[2]
    Info (332115):      5.870      1.889 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      5.870      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.826      3.260  R                    clock network delay
    Info (332115):     10.257      0.431                       clock pessimism removed
    Info (332115):     10.207     -0.050                       clock uncertainty
    Info (332115):     10.191     -0.016     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     5.870
    Info (332115): Data Required Time :    10.191
    Info (332115): Slack              :     4.321 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.118
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.118 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.946      3.946  R                    clock network delay
    Info (332115):      3.946      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115):      4.075      0.129 RR  uTco              i_system_bd|ad9144_jesd204|axi_xcvr|i_up|up_rst_cnt[3]|q
    Info (332115):      4.142      0.067 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]~la_lab/laboutb[5]
    Info (332115):      6.228      2.086 RR    IC       Mixed  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|datac
    Info (332115):      6.312      0.084 RF  CELL   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      6.317      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_lab/laboutt[17]
    Info (332115):      7.611      1.294 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]|clrn
    Info (332115):      7.611      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.346      3.346  R                    clock network delay
    Info (332115):     13.846      0.500                       clock pessimism removed
    Info (332115):     13.816     -0.030                       clock uncertainty
    Info (332115):     13.729     -0.087     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Data Arrival Time  :     7.611
    Info (332115): Data Required Time :    13.729
    Info (332115): Slack              :     6.118 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.826
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.826 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.934      3.934  R                    clock network delay
    Info (332115):      3.934      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      4.061      0.127 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      4.137      0.076 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutt[15]
    Info (332115):      6.870      2.733 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.870      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.766      0.766  R                    clock network delay
    Info (332115):     20.696     -0.070                       clock uncertainty
    Info (332115):     20.696      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.870
    Info (332115): Data Required Time :    20.696
    Info (332115): Slack              :    13.826 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.869
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.869 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.934      3.934  R                    clock network delay
    Info (332115):      3.934      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      4.055      0.121 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      4.099      0.044 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutt[14]
    Info (332115):      6.827      2.728 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      6.827      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.766      0.766  R                    clock network delay
    Info (332115):     20.696     -0.070                       clock uncertainty
    Info (332115):     20.696      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.827
    Info (332115): Data Required Time :    20.696
    Info (332115): Slack              :    13.869 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.566
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.566 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.940      3.940  R                    clock network delay
    Info (332115):      3.940      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      4.069      0.129 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      4.142      0.073 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[7]
    Info (332115):      6.583      2.441 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      6.583      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.219      1.219  R                    clock network delay
    Info (332115):     21.149     -0.070                       clock uncertainty
    Info (332115):     21.149      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     6.583
    Info (332115): Data Required Time :    21.149
    Info (332115): Slack              :    14.566 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 14.826
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 14.826 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.934      3.934  R                    clock network delay
    Info (332115):      3.934      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      4.119      0.185 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      4.195      0.076 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_mlab/laboutt[3]
    Info (332115):      5.870      1.675 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.870      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.766      0.766  R                    clock network delay
    Info (332115):     20.696     -0.070                       clock uncertainty
    Info (332115):     20.696      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.870
    Info (332115): Data Required Time :    20.696
    Info (332115): Slack              :    14.826 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.283
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.283 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.935      3.935  R                    clock network delay
    Info (332115):      3.935      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      4.124      0.189 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      4.193      0.069 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[15]
    Info (332115):      5.866      1.673 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.866      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.219      1.219  R                    clock network delay
    Info (332115):     21.149     -0.070                       clock uncertainty
    Info (332115):     21.149      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.866
    Info (332115): Data Required Time :    21.149
    Info (332115): Slack              :    15.283 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.401
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.401 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.934      3.934  R                    clock network delay
    Info (332115):      3.934      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      4.119      0.185 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      4.195      0.076 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_mlab/laboutb[7]
    Info (332115):      5.748      1.553 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.748      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.219      1.219  R                    clock network delay
    Info (332115):     21.149     -0.070                       clock uncertainty
    Info (332115):     21.149      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.748
    Info (332115): Data Required Time :    21.149
    Info (332115): Slack              :    15.401 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.545
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.545 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.921      3.921  R                    clock network delay
    Info (332115):      3.921      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      4.105      0.184 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      4.177      0.072 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutb[13]
    Info (332115):      5.115      0.938 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.115      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     20.730      0.730  R                    clock network delay
    Info (332115):     20.660     -0.070                       clock uncertainty
    Info (332115):     20.660      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.115
    Info (332115): Data Required Time :    20.660
    Info (332115): Slack              :    15.545 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.699
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.699 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.923      3.923  R                    clock network delay
    Info (332115):      3.923      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      4.105      0.182 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      4.174      0.069 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[15]
    Info (332115):      4.451      0.277 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.451      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.220      1.220  R                    clock network delay
    Info (332115):     21.150     -0.070                       clock uncertainty
    Info (332115):     21.150      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.451
    Info (332115): Data Required Time :    21.150
    Info (332115): Slack              :    16.699 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.355
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 19.355 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_s254kwy.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.012      3.012  R                    clock network delay
    Info (332115):      3.012      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      3.194      0.182 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      3.194      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datad
    Info (332115):      3.417      0.223 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      3.422      0.005 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      3.864      0.442 FF    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]|clrn
    Info (332115):      3.864      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     23.511      0.882  R                    clock network delay
    Info (332115):     23.311     -0.200                       clock uncertainty
    Info (332115):     23.219     -0.092     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Data Arrival Time  :     3.864
    Info (332115): Data Required Time :    23.219
    Info (332115): Slack              :    19.355 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 44.559
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 44.559 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.962      3.962  R                    clock network delay
    Info (332115):      3.962      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115):      4.149      0.187 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE|q
    Info (332115):      4.213      0.064 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE~la_mlab/laboutb[18]
    Info (332115):      5.072      0.859 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      5.158      0.086 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      5.163      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[1]
    Info (332115):      8.155      2.992 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      8.155      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.815      2.815  R                    clock network delay
    Info (332115):     52.775     -0.040                       clock uncertainty
    Info (332115):     52.714     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     8.155
    Info (332115): Data Required Time :    52.714
    Info (332115): Slack              :    44.559 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 45.097
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 45.097 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.956      3.956  R                    clock network delay
    Info (332115):      3.956      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      4.148      0.192 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      4.219      0.071 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_lab/laboutb[12]
    Info (332115):      4.780      0.561 FF    IC   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      4.907      0.127 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.911      0.004 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[14]
    Info (332115):      7.612      2.701 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.612      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.810      2.810  R                    clock network delay
    Info (332115):     52.770     -0.040                       clock uncertainty
    Info (332115):     52.709     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.612
    Info (332115): Data Required Time :    52.709
    Info (332115): Slack              :    45.097 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 45.162
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 45.162 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.962      3.962  R                    clock network delay
    Info (332115):      3.962      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115):      4.149      0.187 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE|q
    Info (332115):      4.213      0.064 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE~la_mlab/laboutb[18]
    Info (332115):      5.172      0.959 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      5.312      0.140 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      5.317      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[1]
    Info (332115):      7.535      2.218 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.535      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.798      2.798  R                    clock network delay
    Info (332115):     52.758     -0.040                       clock uncertainty
    Info (332115):     52.697     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.535
    Info (332115): Data Required Time :    52.697
    Info (332115): Slack              :    45.162 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.150
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.150 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.951      3.951  R                    clock network delay
    Info (332115):      3.951      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      4.136      0.185 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      4.183      0.047 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[14]
    Info (332115):      4.560      0.377 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      4.692      0.132 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.696      0.004 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[8]
    Info (332115):      6.554      1.858 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.554      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.805      2.805  R                    clock network delay
    Info (332115):     52.765     -0.040                       clock uncertainty
    Info (332115):     52.704     -0.061     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.554
    Info (332115): Data Required Time :    52.704
    Info (332115): Slack              :    46.150 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.179
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.179 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.719      2.719  R                    clock network delay
    Info (332115):      2.719      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      2.821      0.102 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      2.856      0.035 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]
    Info (332115):      2.959      0.103 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m2|clrn
    Info (332115):      2.959      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.326      3.326  R                    clock network delay
    Info (332115):      2.719     -0.607                       clock pessimism removed
    Info (332115):      2.719      0.000                       clock uncertainty
    Info (332115):      2.780      0.061      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Arrival Time  :     2.959
    Info (332115): Data Required Time :     2.780
    Info (332115): Slack              :     0.179 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.196
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.196 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.326      3.326  R                    clock network delay
    Info (332115):      3.326      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      3.431      0.105 RR  uTco              i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      3.484      0.053 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutb[17]
    Info (332115):      3.588      0.104 RR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]|clrn
    Info (332115):      3.588      0.000 RR  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.917      3.917  R                    clock network delay
    Info (332115):      3.331     -0.586                       clock pessimism removed
    Info (332115):      3.331      0.000                       clock uncertainty
    Info (332115):      3.392      0.061      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[1]
    Info (332115): Data Arrival Time  :     3.588
    Info (332115): Data Required Time :     3.392
    Info (332115): Slack              :     0.196 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.330
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.330 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.728      2.728  R                    clock network delay
    Info (332115):      2.728      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      2.829      0.101 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      2.882      0.053 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[19]
    Info (332115):      3.150      0.268 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[1]|clrn
    Info (332115):      3.150      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.351      3.351  R                    clock network delay
    Info (332115):      2.757     -0.594                       clock pessimism removed
    Info (332115):      2.757      0.000                       clock uncertainty
    Info (332115):      2.820      0.063      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Data Arrival Time  :     3.150
    Info (332115): Data Required Time :     2.820
    Info (332115): Slack              :     0.330 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.879
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.879 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.773      2.773  R                    clock network delay
    Info (332115):      2.773      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      2.878      0.105 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      2.949      0.071 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[12]
    Info (332115):      3.834      0.885 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|clrn
    Info (332115):      3.834      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.035      3.035  R                    clock network delay
    Info (332115):      2.899     -0.136                       clock pessimism removed
    Info (332115):      2.899      0.000                       clock uncertainty
    Info (332115):      2.955      0.056      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Arrival Time  :     3.834
    Info (332115): Data Required Time :     2.955
    Info (332115): Slack              :     0.879 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.908
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.908 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_s254kwy.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.977      0.860  R                    clock network delay
    Info (332115):      0.977      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      1.219      0.242 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      1.953      0.734 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|dataf
    Info (332115):      1.976      0.023 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      1.977      0.001 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      2.308      0.331 FF    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]|clrn
    Info (332115):      2.308      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.410      1.293  R                    clock network delay
    Info (332115):      1.200     -0.210                       clock pessimism removed
    Info (332115):      1.345      0.145                       clock uncertainty
    Info (332115):      1.400      0.055      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Data Arrival Time  :     2.308
    Info (332115): Data Required Time :     1.400
    Info (332115): Slack              :     0.908 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.499
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.499 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.257      3.257  R                    clock network delay
    Info (332115):      3.257      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      3.363      0.106 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      3.412      0.049 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[2]
    Info (332115):      4.929      1.517 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      4.929      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.835      3.835  R                    clock network delay
    Info (332115):      3.404     -0.431                       clock pessimism removed
    Info (332115):      3.404      0.000                       clock uncertainty
    Info (332115):      3.430      0.026      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     4.929
    Info (332115): Data Required Time :     3.430
    Info (332115): Slack              :     1.499 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.833
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.833 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.326      3.326  R                    clock network delay
    Info (332115):      3.326      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      3.426      0.100 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      3.479      0.053 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[15]
    Info (332115):      3.675      0.196 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.675      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.228      1.772  R                    clock network delay
    Info (332115):     -8.158      0.070                       clock uncertainty
    Info (332115):     -8.158      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.675
    Info (332115): Data Required Time :    -8.158
    Info (332115): Slack              :    11.833 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.540
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.540 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.324      3.324  R                    clock network delay
    Info (332115):      3.324      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      3.429      0.105 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      3.465      0.036 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutb[13]
    Info (332115):      4.213      0.748 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.213      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.397      1.603  R                    clock network delay
    Info (332115):     -8.327      0.070                       clock uncertainty
    Info (332115):     -8.327      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.213
    Info (332115): Data Required Time :    -8.327
    Info (332115): Slack              :    12.540 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.855
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.855 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.336      3.336  R                    clock network delay
    Info (332115):      3.336      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      3.442      0.106 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      3.512      0.070 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_mlab/laboutb[7]
    Info (332115):      4.697      1.185 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.697      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.228      1.772  R                    clock network delay
    Info (332115):     -8.158      0.070                       clock uncertainty
    Info (332115):     -8.158      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.697
    Info (332115): Data Required Time :    -8.158
    Info (332115): Slack              :    12.855 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.939
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.939 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.337      3.337  R                    clock network delay
    Info (332115):      3.337      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      3.442      0.105 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      3.510      0.068 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[15]
    Info (332115):      4.780      1.270 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.780      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.229      1.771  R                    clock network delay
    Info (332115):     -8.159      0.070                       clock uncertainty
    Info (332115):     -8.159      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.780
    Info (332115): Data Required Time :    -8.159
    Info (332115): Slack              :    12.939 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.102
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.102 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.336      3.336  R                    clock network delay
    Info (332115):      3.336      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      3.442      0.106 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      3.512      0.070 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_mlab/laboutt[3]
    Info (332115):      4.818      1.306 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.818      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.354      1.646  R                    clock network delay
    Info (332115):     -8.284      0.070                       clock uncertainty
    Info (332115):     -8.284      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.818
    Info (332115): Data Required Time :    -8.284
    Info (332115): Slack              :    13.102 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.152
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.152 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.341      3.341  R                    clock network delay
    Info (332115):      3.341      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      3.447      0.106 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      3.519      0.072 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[7]
    Info (332115):      4.993      1.474 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.993      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.229      1.771  R                    clock network delay
    Info (332115):     -8.159      0.070                       clock uncertainty
    Info (332115):     -8.159      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.993
    Info (332115): Data Required Time :    -8.159
    Info (332115): Slack              :    13.152 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.730
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.730 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.336      3.336  R                    clock network delay
    Info (332115):      3.336      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      3.441      0.105 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      3.511      0.070 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutt[15]
    Info (332115):      5.446      1.935 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.446      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.354      1.646  R                    clock network delay
    Info (332115):     -8.284      0.070                       clock uncertainty
    Info (332115):     -8.284      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.446
    Info (332115): Data Required Time :    -8.284
    Info (332115): Slack              :    13.730 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 13.753
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 13.753 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.336      3.336  R                    clock network delay
    Info (332115):      3.336      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      3.435      0.099 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      3.481      0.046 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutt[14]
    Info (332115):      5.469      1.988 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.469      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.354      1.646  R                    clock network delay
    Info (332115):     -8.284      0.070                       clock uncertainty
    Info (332115):     -8.284      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.469
    Info (332115): Data Required Time :    -8.284
    Info (332115): Slack              :    13.753 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 51.612
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 51.612 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.367      3.367  R                    clock network delay
    Info (332115):      3.367      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.473      0.106 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.473      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      3.652      0.179 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.654      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[8]
    Info (332115):      5.167      1.513 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.167      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.536      3.464  R                    clock network delay
    Info (332115):    -46.467      0.069                       clock uncertainty
    Info (332115):    -46.445      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.167
    Info (332115): Data Required Time :   -46.445
    Info (332115): Slack              :    51.612 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 51.890
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 51.890 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.352      3.352  R                    clock network delay
    Info (332115):      3.352      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.459      0.107 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.459      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      3.635      0.176 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.637      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[1]
    Info (332115):      5.437      1.800 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.437      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.544      3.456  R                    clock network delay
    Info (332115):    -46.475      0.069                       clock uncertainty
    Info (332115):    -46.453      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.437
    Info (332115): Data Required Time :   -46.453
    Info (332115): Slack              :    51.890 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 52.232
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 52.232 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.356      3.356  R                    clock network delay
    Info (332115):      3.356      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.461      0.105 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.461      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      3.633      0.172 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.634      0.001 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[14]
    Info (332115):      5.792      2.158 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.792      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.531      3.469  R                    clock network delay
    Info (332115):    -46.462      0.069                       clock uncertainty
    Info (332115):    -46.440      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.792
    Info (332115): Data Required Time :   -46.440
    Info (332115): Slack              :    52.232 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 52.336
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 52.336 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.332      3.332  R                    clock network delay
    Info (332115):      3.332      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.438      0.106 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.438      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      3.611      0.173 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.613      0.002 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[1]
    Info (332115):      5.902      2.289 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.902      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.525      3.475  R                    clock network delay
    Info (332115):    -46.456      0.069                       clock uncertainty
    Info (332115):    -46.434      0.022      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.902
    Info (332115): Data Required Time :   -46.434
    Info (332115): Slack              :    52.336 
    Info (332115): ===================================================================
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 1.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.594               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.666               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.680               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.754               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.977               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.996               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     2.053               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     2.098               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     2.127               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     2.456               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.521               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     2.707               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     5.032               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     5.486               0.000 sys_clk_100mhz 
    Info (332119):     5.735               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     6.725               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     6.735               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     6.979               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
Info (332146): Worst-case hold slack is 0.012
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.012               0.000 sys_clk_100mhz 
    Info (332119):     0.015               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.016               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     0.018               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.019               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     0.023               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     0.026               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     0.107               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.152               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     0.163               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     0.436               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     0.484               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     0.578               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     0.687               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     0.817               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):     0.924               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     0.995               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     1.028               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
Info (332146): Worst-case recovery slack is 2.161
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.161               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     2.490               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     2.861               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     4.723               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     6.867               0.000 sys_clk_100mhz 
    Info (332119):    15.334               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    15.767               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    15.787               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    15.937               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    16.009               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    16.564               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    17.067               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    17.088               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    19.699               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):    45.439               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):    45.968               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    46.029               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    46.772               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
Info (332146): Worst-case removal slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     0.171               0.000 sys_clk_100mhz 
    Info (332119):     0.278               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     0.681               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     0.712               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.183               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):    11.161               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):    11.543               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):    11.553               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):    12.058               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):    12.087               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):    12.345               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):    12.395               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):    12.598               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):    51.196               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):    51.427               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):    51.667               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):    51.873               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
Info (332146): Worst-case minimum pulse width slack is 0.204
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.204               0.000 hps_ddr_dqs_p[0]_IN 
    Info (332119):     0.204               0.000 sys_ddr_dqs_p[1]_IN 
    Info (332119):     0.204               0.000 sys_ddr_dqs_p[7]_IN 
    Info (332119):     0.205               0.000 hps_ddr_dqs_p[1]_IN 
    Info (332119):     0.205               0.000 hps_ddr_dqs_p[2]_IN 
    Info (332119):     0.205               0.000 hps_ddr_dqs_p[3]_IN 
    Info (332119):     0.205               0.000 hps_ddr_dqs_p[4]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[0]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[2]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[3]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[4]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[5]_IN 
    Info (332119):     0.205               0.000 sys_ddr_dqs_p[6]_IN 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_10 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_8 
    Info (332119):     0.446               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_9 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_3 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_4 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_5 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_6 
    Info (332119):     0.446               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_7 
    Info (332119):     0.459               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk 
    Info (332119):     0.461               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.461               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_0 
    Info (332119):     0.463               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.463               0.000 i_system_bd|fpga_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.463               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_1 
    Info (332119):     0.463               0.000 i_system_bd|sys_hps_ddr4_cntrl_wf_clk_2 
    Info (332119):     0.466               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.466               0.000 i_system_bd|fpga_ddr4_cntrl_vco_clk_2 
    Info (332119):     0.466               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_0 
    Info (332119):     0.466               0.000 i_system_bd|sys_hps_ddr4_cntrl_vco_clk_1 
    Info (332119):     0.889               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.889               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.889               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_2 
    Info (332119):     0.889               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_0 
    Info (332119):     0.889               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_1 
    Info (332119):     0.889               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     0.889               0.000 i_system_bd|sys_hps_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.401               0.000 rx_ref_clk 
    Info (332119):     1.480               0.000 tx_ref_clk 
    Info (332119):     1.564               0.000 i_system_bd|fpga_ddr4_cntrl_core_usr_clk 
    Info (332119):     1.677               0.000 i_system_bd|ad9680_jesd204|link_pll|outclk0 
    Info (332119):     1.678               0.000 i_system_bd|ad9144_jesd204|link_pll|outclk0 
    Info (332119):     1.827               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0 
    Info (332119):     1.827               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1 
    Info (332119):     1.827               0.000 i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2 
    Info (332119):     1.836               0.000 i_system_bd|sys_hps_ddr4_cntrl_ref_clock 
    Info (332119):     1.841               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk 
    Info (332119):     1.841               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk 
    Info (332119):     1.841               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk 
    Info (332119):     1.841               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk 
    Info (332119):     1.843               0.000 i_system_bd|fpga_ddr4_cntrl_ref_clock 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk 
    Info (332119):     1.937               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin 
    Info (332119):     1.938               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_coreclkin 
    Info (332119):     1.948               0.000 i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_coreclkin 
    Info (332119):     2.500               0.000 i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk 
    Info (332119):     2.956               0.000 i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk 
    Info (332119):     4.528               0.000 sys_clk_100mhz 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk 
    Info (332119):     4.956               0.000 i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk 
    Info (332119):  1249.606               0.000 hps_i2c_internal 
Info (332114): Report Metastability: Found 485 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 485
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 3.409 ns
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_5knmixi
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_5knmixi INSTANCE: i_system_bd|sys_hps_ddr4_cntrl
Info: Core: system_bd_altera_emif_arch_nf_181_5knmixi - Instance: i_system_bd|sys_hps_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 0C Model)                       |  0.198  0.198
Info: Core (Fast 900mV 0C Model)                                  |     --     --
Info: Core Recovery/Removal (Fast 900mV 0C Model)                 |     --     --
Info: DQS Gating (Fast 900mV 0C Model)                            |  0.625  0.625
Info: Read Capture (Fast 900mV 0C Model)                          |  0.017  0.017
Info: Write (Fast 900mV 0C Model)                                 |  0.042  0.042
Info: Write Levelling (Fast 900mV 0C Model)                       |  0.157  0.157
Info: Initializing DDR database for CORE system_bd_altera_emif_arch_nf_181_s254kwy
Info: Finding port-to-pin mapping for CORE: system_bd_altera_emif_arch_nf_181_s254kwy INSTANCE: i_system_bd|fpga_ddr4_cntrl
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.680
    Info (332115): -from [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Core To Periphery (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.107
    Info (332115): -from [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Core To Periphery (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.666
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (setup)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.075
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (hold)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 recovery paths (0 violated).  Worst case slack is 22.639
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (recovery)}
Info (332115): * is interpreted as [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}].
Info (332115): Report Timing: Found 8 removal paths (0 violated).  Worst case slack is 0.712
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_*}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Periphery To Core (removal)}
Info (332115): Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.707
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (setup)}
Info (332115): Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.026
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (hold)}
Info (332115): Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.490
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (recovery)}
Info (332115): Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.681
    Info (332115): -from [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -to [get_registers {i_system_bd|fpga_ddr4_cntrl|*}]
    Info (332115): -from_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_* i_system_bd|fpga_ddr4_cntrl_core_afi_* i_system_bd|fpga_ddr4_cntrl_core_dft_* i_system_bd|fpga_ddr4_cntrl_ref_clock i_system_bd|fpga_ddr4_cntrl_core_nios_clk i_system_bd|fpga_ddr4_cntrl_oct_clock i_system_bd|fpga_ddr4_cntrl_oct_gated_clock i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -npaths 10
    Info (332115): -detail full_path
    Info (332115): -panel_name {i_system_bd|fpga_ddr4_cntrl Within Core (removal)}
Info: Core: system_bd_altera_emif_arch_nf_181_s254kwy - Instance: i_system_bd|fpga_ddr4_cntrl
Info:                                                                setup  hold
Info: Address/Command (Fast 900mV 0C Model)                       |  0.198  0.198
Info: Core (Fast 900mV 0C Model)                                  |  1.666  0.026
Info: Core Recovery/Removal (Fast 900mV 0C Model)                 |   2.49  0.681
Info: DQS Gating (Fast 900mV 0C Model)                            |  0.619  0.619
Info: Read Capture (Fast 900mV 0C Model)                          |  0.017  0.017
Info: Write (Fast 900mV 0C Model)                                 |  0.042  0.042
Info: Write Levelling (Fast 900mV 0C Model)                       |  0.157  0.157
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.594
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.594 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a301~reg0
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.977      2.977  R                    clock network delay
    Info (332115):      2.977      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[2]
    Info (332115):      3.096      0.119 FF  uTco              i_system_bd|ad9680_adcfifo|adc_waddr_int[2]|q
    Info (332115):      3.164      0.068 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|adc_waddr_int[2]~la_lab/laboutt[4]
    Info (332115):      5.524      2.360 FF    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a301|portaaddr[2]
    Info (332115):      5.524      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a301~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.510      2.510  R                    clock network delay
    Info (332115):      7.003      0.493                       clock pessimism removed
    Info (332115):      6.973     -0.030                       clock uncertainty
    Info (332115):      7.118      0.145     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a301~reg0
    Info (332115): Data Arrival Time  :     5.524
    Info (332115): Data Required Time :     7.118
    Info (332115): Slack              :     1.594 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.666
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.666 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.234      1.117  R                    clock network delay
    Info (332115):      1.234      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst~phy_reg1
    Info (332115):      1.643      0.409 FF  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|data_to_core[1]
    Info (332115):      2.930      1.287 FF    IC  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a71|portadatain[0]
    Info (332115):      2.930      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.688      0.819  R                    clock network delay
    Info (332115):      4.696      0.008                       clock pessimism removed
    Info (332115):      4.458     -0.238                       clock uncertainty
    Info (332115):      4.596      0.138     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a71~reg0
    Info (332115): Data Arrival Time  :     2.930
    Info (332115): Data Required Time :     4.596
    Info (332115): Slack              :     1.666 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.680
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.680 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[223]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.350      1.233  R                    clock network delay
    Info (332115):      1.350      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[223]
    Info (332115):      1.541      0.191 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[223]|q
    Info (332115):      1.612      0.071 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[223]~la_lab/laboutb[4]
    Info (332115):      2.904      1.292 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|data_from_core[51]
    Info (332115):      2.904      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.677      0.808  R                    clock network delay
    Info (332115):      4.685      0.008                       clock pessimism removed
    Info (332115):      4.426     -0.259                       clock uncertainty
    Info (332115):      4.584      0.158     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.904
    Info (332115): Data Required Time :     4.584
    Info (332115): Slack              :     1.680 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.754
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.754 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[118]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.341      1.224  R                    clock network delay
    Info (332115):      1.341      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[118]
    Info (332115):      1.467      0.126 FF  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[118]|q
    Info (332115):      1.514      0.047 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[118]~la_lab/laboutt[1]
    Info (332115):      2.837      1.323 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|data_from_core[49]
    Info (332115):      2.837      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.682      0.813  R                    clock network delay
    Info (332115):      4.690      0.008                       clock pessimism removed
    Info (332115):      4.431     -0.259                       clock uncertainty
    Info (332115):      4.591      0.160     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     2.837
    Info (332115): Data Required Time :     4.591
    Info (332115): Slack              :     1.754 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.977
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.977 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.075      3.075  R                    clock network delay
    Info (332115):      3.075      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[0]
    Info (332115):      3.201      0.126 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[0]|q
    Info (332115):      3.271      0.070 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[0]~la_lab/laboutt[11]
    Info (332115):      5.104      1.833 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[0]
    Info (332115):      5.104      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.581      2.581  R                    clock network delay
    Info (332115):      7.131      0.550                       clock pessimism removed
    Info (332115):      7.091     -0.040                       clock uncertainty
    Info (332115):      7.081     -0.010     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     5.104
    Info (332115): Data Required Time :     7.081
    Info (332115): Slack              :     1.977 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.996
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 1.996 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[2]
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a110~reg1
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.045      3.045  R                    clock network delay
    Info (332115):      3.045      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[2]
    Info (332115):      3.164      0.119 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|dac_mem_raddr[2]|q
    Info (332115):      3.209      0.045 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|dac_mem_raddr[2]~la_lab/laboutt[5]
    Info (332115):      5.139      1.930 FF    IC       Mixed  i_system_bd|avl_ad9144_fifo|i_rd|i_mem_asym|alt_mem_asym_rd|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a110|portbaddr[2]
    Info (332115):      5.139      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a110~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.551      2.551  R                    clock network delay
    Info (332115):      7.034      0.483                       clock pessimism removed
    Info (332115):      7.004     -0.030                       clock uncertainty
    Info (332115):      7.135      0.131     uTsu              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|alt_mem_asym_rd:i_mem_asym|system_bd_alt_mem_asym_10_ommashy:alt_mem_asym_rd|system_bd_ram_2port_181_3tckbay:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_bru1:auto_generated|altsyncram_2994:altsyncram1|ram_block2a110~reg1
    Info (332115): Data Arrival Time  :     5.139
    Info (332115): Data Required Time :     7.135
    Info (332115): Slack              :     1.996 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.053
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.053 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.076      3.076  R                    clock network delay
    Info (332115):      3.076      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]
    Info (332115):      3.200      0.124 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[12]|q
    Info (332115):      3.270      0.070 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[12]~la_lab/laboutb[19]
    Info (332115):      4.991      1.721 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[12]
    Info (332115):      4.991      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.565      2.565  R                    clock network delay
    Info (332115):      7.115      0.550                       clock pessimism removed
    Info (332115):      7.075     -0.040                       clock uncertainty
    Info (332115):      7.044     -0.031     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.991
    Info (332115): Data Required Time :     7.044
    Info (332115): Slack              :     2.053 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.098
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.098 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.073      3.073  R                    clock network delay
    Info (332115):      3.073      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]
    Info (332115):      3.199      0.126 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[1]|q
    Info (332115):      3.243      0.044 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[1]~la_lab/laboutb[10]
    Info (332115):      4.930      1.687 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      4.930      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.577      2.577  R                    clock network delay
    Info (332115):      7.127      0.550                       clock pessimism removed
    Info (332115):      7.087     -0.040                       clock uncertainty
    Info (332115):      7.028     -0.059     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.930
    Info (332115): Data Required Time :     7.028
    Info (332115): Slack              :     2.098 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.127
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.127 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.091      3.091  R                    clock network delay
    Info (332115):      3.091      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]
    Info (332115):      3.216      0.125 FF  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[5]|q
    Info (332115):      3.286      0.070 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[5]~la_lab/laboutt[19]
    Info (332115):      4.878      1.592 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[5]
    Info (332115):      4.878      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.576      2.576  R                    clock network delay
    Info (332115):      7.059      0.483                       clock pessimism removed
    Info (332115):      7.019     -0.040                       clock uncertainty
    Info (332115):      7.005     -0.014     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     4.878
    Info (332115): Data Required Time :     7.005
    Info (332115): Slack              :     2.127 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.456
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.456 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115): To Node      : system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a219~reg1
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.788      1.788  R                    clock network delay
    Info (332115):      1.788      0.000                       system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]
    Info (332115):      1.914      0.126 FF  uTco              i_system_bd|ad9680_adcfifo|dma_raddr[1]|q
    Info (332115):      1.961      0.047 FF  CELL   Low Power  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|dma_raddr[1]~la_mlab/laboutt[2]
    Info (332115):      5.121      3.160 FF    IC       Mixed  i_system_bd|ad9680_adcfifo|i_mem_asym|alt_mem_asym|alt_mem|altera_syncram_component|auto_generated|altsyncram1|ram_block2a219|portbaddr[1]
    Info (332115):      5.121      0.000 FF  CELL  High Speed  system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a219~reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      5.714      5.714                       latch edge time
    Info (332115):      7.380      1.666  R                    clock network delay
    Info (332115):      7.450      0.070                       clock pessimism removed
    Info (332115):      7.577      0.127     uTsu              system_bd:i_system_bd|util_adcfifo:ad9680_adcfifo|alt_mem_asym:i_mem_asym|system_bd_alt_mem_asym_10_vay5xwy:alt_mem_asym|system_bd_ram_2port_181_tvjdyoy:alt_mem|altera_syncram:altera_syncram_component|altera_syncram_ck02:auto_generated|altsyncram_6d94:altsyncram1|ram_block2a219~reg1
    Info (332115): Data Arrival Time  :     5.121
    Info (332115): Data Required Time :     7.577
    Info (332115): Slack              :     2.456 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.521
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.521 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      1.339      1.222  R                    clock network delay
    Info (332115):      1.339      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read
    Info (332115):      1.464      0.125 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|avl_read|q
    Info (332115):      1.511      0.047 FF  CELL   Low Power  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read~la_lab/laboutb[13]
    Info (332115):      2.278      0.767 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[0]
    Info (332115):      2.278      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.869      3.869                       latch edge time
    Info (332115):      4.690      0.821  R                    clock network delay
    Info (332115):      4.893      0.203                       clock pessimism removed
    Info (332115):      4.731     -0.162                       clock uncertainty
    Info (332115):      4.799      0.068     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     2.278
    Info (332115): Data Required Time :     4.799
    Info (332115): Slack              :     2.521 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.707
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.707 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.742      2.742  R                    clock network delay
    Info (332115):      2.742      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115):      2.930      0.188 FF  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|q
    Info (332115):      2.974      0.044 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]~la_lab/laboutt[18]
    Info (332115):      3.269      0.295 FF    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~61|datad
    Info (332115):      3.575      0.306 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~17|cout
    Info (332115):      3.575      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~13|cin
    Info (332115):      3.593      0.018 FR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~9|cout
    Info (332115):      3.593      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~5|cin
    Info (332115):      3.701      0.108 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|Add0~1|sumout
    Info (332115):      3.705      0.004 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|Add0~1~la_lab/laboutb[10]
    Info (332115):      3.797      0.092 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|dataf
    Info (332115):      3.822      0.025 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      3.822      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      3.822      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.752      3.752                       latch edge time
    Info (332115):      6.260      2.508  R                    clock network delay
    Info (332115):      6.392      0.132                       clock pessimism removed
    Info (332115):      6.362     -0.030                       clock uncertainty
    Info (332115):      6.529      0.167     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     3.822
    Info (332115): Data Required Time :     6.529
    Info (332115): Slack              :     2.707 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.032
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.032 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[31]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.439      3.439  R                    clock network delay
    Info (332115):      3.439      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|rsp_readdata[31]
    Info (332115):      3.737      0.298 FF  uTco              i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_soft_ram|the_altsyncram|auto_generated|ram_block1a31|portadataout[0]
    Info (332115):      4.768      1.031 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_read_data[31]
    Info (332115):      4.768      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.564      2.998  R                    clock network delay
    Info (332115):     10.036      0.472                       clock pessimism removed
    Info (332115):      9.986     -0.050                       clock uncertainty
    Info (332115):      9.800     -0.186     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     4.768
    Info (332115): Data Required Time :     9.800
    Info (332115): Slack              :     5.032 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.486
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.486 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[13]
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.574      3.574  R                    clock network delay
    Info (332115):      3.574      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[13]
    Info (332115):      3.692      0.118 RR  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_axi|up_waddr_int[13]|q
    Info (332115):      3.759      0.067 RR  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_axi:i_up_axi|up_waddr_int[13]~la_mlab/laboutt[18]
    Info (332115):      3.860      0.101 RR    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_wreq_s~0|dataa
    Info (332115):      3.979      0.119 RF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|up_wreq_s~0|combout
    Info (332115):      3.984      0.005 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|up_wreq_s~0~la_mlab/laboutb[9]
    Info (332115):      5.143      1.159 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~0|datad
    Info (332115):      5.236      0.093 FF  CELL   Low Power  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~0|combout
    Info (332115):      5.241      0.005 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_wreq_s~0~la_mlab/laboutb[12]
    Info (332115):      6.471      1.230 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~1|datae
    Info (332115):      6.552      0.081 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_wreq_s~1|combout
    Info (332115):      6.556      0.004 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_wreq_s~1~la_lab/laboutt[15]
    Info (332115):      7.583      1.027 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_sel~0|datac
    Info (332115):      7.674      0.091 FF  CELL  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_pn_sel~0|combout
    Info (332115):      7.679      0.005 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_pn_sel~0~la_mlab/laboutb[6]
    Info (332115):      8.002      0.323 FF    IC  High Speed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|up_adc_lb_enb|ena
    Info (332115):      8.002      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.035      3.035  R                    clock network delay
    Info (332115):     13.492      0.457                       clock pessimism removed
    Info (332115):     13.462     -0.030                       clock uncertainty
    Info (332115):     13.488      0.026     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_adc_lb_enb
    Info (332115): Data Arrival Time  :     8.002
    Info (332115): Data Required Time :    13.488
    Info (332115): Slack              :     5.486 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.735
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.735 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.552      3.552  R                    clock network delay
    Info (332115):      3.552      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]
    Info (332115):      3.678      0.126 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_address_int[2]|q
    Info (332115):      3.726      0.048 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_address_int[2]~la_lab/laboutt[9]
    Info (332115):      7.829      4.103 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[2]
    Info (332115):      7.829      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.101      3.101  R                    clock network delay
    Info (332115):     13.558      0.457                       clock pessimism removed
    Info (332115):     13.528     -0.030                       clock uncertainty
    Info (332115):     13.564      0.036     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     7.829
    Info (332115): Data Required Time :    13.564
    Info (332115): Slack              :     5.735 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.725
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.725 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.567      3.567  R                    clock network delay
    Info (332115):      3.567      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]
    Info (332115):      3.693      0.126 RR  uTco              i_system_bd|avl_adxcfg_3|rcfg_address_int[9]|q
    Info (332115):      3.765      0.072 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_address_int[9]~la_lab/laboutt[1]
    Info (332115):      4.564      0.799 RR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0|dataf
    Info (332115):      4.590      0.026 RF  CELL  High Speed  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0|combout
    Info (332115):      4.594      0.004 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|avmm_read[3]~0~la_lab/laboutb[6]
    Info (332115):      6.896      2.302 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):      6.896      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.087      3.087  R                    clock network delay
    Info (332115):     13.544      0.457                       clock pessimism removed
    Info (332115):     13.514     -0.030                       clock uncertainty
    Info (332115):     13.621      0.107     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.896
    Info (332115): Data Required Time :    13.621
    Info (332115): Slack              :     6.725 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.735
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.735 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.570      3.570  R                    clock network delay
    Info (332115):      3.570      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]
    Info (332115):      3.696      0.126 FF  uTco              i_system_bd|avl_adxcfg_0|rcfg_writedata_int[0]|q
    Info (332115):      3.770      0.074 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_writedata_int[0]~la_lab/laboutt[7]
    Info (332115):      6.884      3.114 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[0]
    Info (332115):      6.884      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.082      3.082  R                    clock network delay
    Info (332115):     13.583      0.501                       clock pessimism removed
    Info (332115):     13.553     -0.030                       clock uncertainty
    Info (332115):     13.619      0.066     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.884
    Info (332115): Data Required Time :    13.619
    Info (332115): Slack              :     6.735 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.979
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 6.979 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.546      3.546  R                    clock network delay
    Info (332115):      3.546      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]
    Info (332115):      3.672      0.126 RR  uTco              i_system_bd|avl_adxcfg_2|rcfg_address_int[9]|q
    Info (332115):      3.742      0.070 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_address_int[9]~la_lab/laboutt[10]
    Info (332115):      4.480      0.738 RR    IC   Low Power  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1|datac
    Info (332115):      4.557      0.077 RF  CELL   Low Power  i_system_bd|ad9680_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1|combout
    Info (332115):      4.561      0.004 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|alt_xcvr_native_rcfg_opt_logic_jqrxabi:alt_xcvr_native_optional_rcfg_logic|avmm_read[2]~1~la_lab/laboutb[7]
    Info (332115):      6.646      2.085 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmread
    Info (332115):      6.646      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.091      3.091  R                    clock network delay
    Info (332115):     13.548      0.457                       clock pessimism removed
    Info (332115):     13.518     -0.030                       clock uncertainty
    Info (332115):     13.625      0.107     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     6.646
    Info (332115): Data Required Time :    13.625
    Info (332115): Slack              :     6.979 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.012
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.012 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_bvalid_int
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_bvalid_int
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.024      3.024  R                    clock network delay
    Info (332115):      3.024      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_bvalid_int
    Info (332115):      3.136      0.112 FF  uTco              i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_axi_bvalid_int|q
    Info (332115):      3.136      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_axi_bvalid_int~0|datae
    Info (332115):      3.290      0.154 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_axi_bvalid_int~0|combout
    Info (332115):      3.290      0.000 FF  CELL  High Speed  i_system_bd|ad9144_jesd204|axi_xcvr|i_axi|up_axi_bvalid_int|d
    Info (332115):      3.290      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_bvalid_int
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.567      3.567  R                    clock network delay
    Info (332115):      3.024     -0.543                       clock pessimism removed
    Info (332115):      3.024      0.000                       clock uncertainty
    Info (332115):      3.278      0.254      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|up_axi:i_axi|up_axi_bvalid_int
    Info (332115): Data Arrival Time  :     3.290
    Info (332115): Data Required Time :     3.278
    Info (332115): Slack              :     0.012 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.015
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.015 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_data_i_d3[299]
    Info (332115): To Node      : system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_data_i_d3[171]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.467      2.467  R                    clock network delay
    Info (332115):      2.467      0.000                       system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_data_i_d3[299]
    Info (332115):      2.585      0.118 FF  uTco              i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_data_i_d3[299]|q
    Info (332115):      2.749      0.164 FF  CELL   Low Power  i_system_bd|util_ad9144_upack|g_dsf[0].i_dsf|dac_data_i_d3[171]|d
    Info (332115):      2.749      0.000 FF  CELL   Low Power  system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_data_i_d3[171]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.039      3.039  R                    clock network delay
    Info (332115):      2.467     -0.572                       clock pessimism removed
    Info (332115):      2.467      0.000                       clock uncertainty
    Info (332115):      2.734      0.267      uTh              system_bd:i_system_bd|util_upack:util_ad9144_upack|util_upack_dsf:g_dsf[0].i_dsf|dac_data_i_d3[171]
    Info (332115): Data Arrival Time  :     2.749
    Info (332115): Data Required Time :     2.734
    Info (332115): Slack              :     0.015 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.016
    Info (332115): -to_clock [get_clocks {i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.016 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid
    Info (332115): To Node      : system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid
    Info (332115): Launch Clock : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Latch Clock  : i_system_bd|sys_hps|fpga_interfaces|s2f_user0_clk[0]~CLKENA0|inclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      1.701      1.701  R                    clock network delay
    Info (332115):      1.701      0.000                       system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid
    Info (332115):      1.814      0.113 FF  uTco              i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_valid|q
    Info (332115):      1.814      0.000 FF  CELL   Low Power  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_valid~0|datae
    Info (332115):      1.976      0.162 FF  CELL   Low Power  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_valid~0|combout
    Info (332115):      1.976      0.000 FF  CELL   Low Power  i_system_bd|axi_ad9144_dma|i_transfer|i_request_arb|i_store_and_forward|dest_valid|d
    Info (332115):      1.976      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      1.855      1.855  R                    clock network delay
    Info (332115):      1.700     -0.155                       clock pessimism removed
    Info (332115):      1.960      0.260      uTh              system_bd:i_system_bd|axi_dmac:axi_ad9144_dma|axi_dmac_transfer:i_transfer|dmac_request_arb:i_request_arb|axi_dmac_burst_memory:i_store_and_forward|dest_valid
    Info (332115): Data Arrival Time  :     1.976
    Info (332115): Data Required Time :     1.960
    Info (332115): Slack              :     0.016 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.018
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.018 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl|latency_monitor_reset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl|latency_monitor_reset
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.485      2.485  R                    clock network delay
    Info (332115):      2.485      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl|latency_monitor_reset
    Info (332115):      2.604      0.119 FF  uTco              i_system_bd|ad9680_jesd204|jesd204_rx|i_rx_ctrl|latency_monitor_reset|q
    Info (332115):      2.604      0.000 FF  CELL   Low Power  i_system_bd|ad9680_jesd204|jesd204_rx|i_rx_ctrl|Selector9~0|datae
    Info (332115):      2.771      0.167 FF  CELL   Low Power  i_system_bd|ad9680_jesd204|jesd204_rx|i_rx_ctrl|Selector9~0|combout
    Info (332115):      2.771      0.000 FF  CELL   Low Power  i_system_bd|ad9680_jesd204|jesd204_rx|i_rx_ctrl|latency_monitor_reset|d
    Info (332115):      2.771      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl|latency_monitor_reset
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.063      3.063  R                    clock network delay
    Info (332115):      2.485     -0.578                       clock pessimism removed
    Info (332115):      2.485      0.000                       clock uncertainty
    Info (332115):      2.753      0.268      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|jesd204_rx:jesd204_rx|jesd204_rx_ctrl:i_rx_ctrl|latency_monitor_reset
    Info (332115): Data Arrival Time  :     2.771
    Info (332115): Data Required Time :     2.753
    Info (332115): Slack              :     0.018 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.019
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.019 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_PARTIAL_BURST
    Info (332115): To Node      : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_PARTIAL_BURST
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.951      0.834  R                    clock network delay
    Info (332115):      0.951      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_PARTIAL_BURST
    Info (332115):      1.050      0.099 FF  uTco              i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state.XFER_PARTIAL_BURST|q
    Info (332115):      1.050      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state~11|datae
    Info (332115):      1.205      0.155 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state~11|combout
    Info (332115):      1.205      0.000 FF  CELL  High Speed  i_system_bd|avl_ad9144_fifo|i_rd|avl_read_state.XFER_PARTIAL_BURST|d
    Info (332115):      1.205      0.000 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_PARTIAL_BURST
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.332      1.215  R                    clock network delay
    Info (332115):      0.951     -0.381                       clock pessimism removed
    Info (332115):      0.951      0.000                       clock uncertainty
    Info (332115):      1.186      0.235      uTh              system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_rd:i_rd|avl_read_state.XFER_PARTIAL_BURST
    Info (332115): Data Arrival Time  :     1.205
    Info (332115): Data Required Time :     1.186
    Info (332115): Slack              :     0.019 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.023 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.916      2.916  R                    clock network delay
    Info (332115):      2.916      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115):      3.017      0.101 FF  uTco              i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|q
    Info (332115):      3.017      0.000 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|datad
    Info (332115):      3.177      0.160 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg~0|combout
    Info (332115):      3.177      0.000 FF  CELL  High Speed  i_system_bd|fpga_ddr4_cntrl|cal_slave_component|ioaux_master_bridge|use_reg|d
    Info (332115):      3.177      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.416      3.416  R                    clock network delay
    Info (332115):      2.916     -0.500                       clock pessimism removed
    Info (332115):      2.916      0.000                       clock uncertainty
    Info (332115):      3.154      0.238      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_cal_slave_nf_181_bp3yf6q:cal_slave_component|altera_avalon_mm_bridge:ioaux_master_bridge|use_reg
    Info (332115): Data Arrival Time  :     3.177
    Info (332115): Data Required Time :     3.154
    Info (332115): Slack              :     0.023 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.026
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.026 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.508      2.508  R                    clock network delay
    Info (332115):      2.508      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115):      2.611      0.103 FF  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|q
    Info (332115):      2.611      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|datad
    Info (332115):      2.775      0.164 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]~0|combout
    Info (332115):      2.775      0.000 FF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]|d
    Info (332115):      2.775      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.723      2.723  R                    clock network delay
    Info (332115):      2.508     -0.215                       clock pessimism removed
    Info (332115):      2.508      0.000                       clock uncertainty
    Info (332115):      2.749      0.241      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[16]
    Info (332115): Data Arrival Time  :     2.775
    Info (332115): Data Required Time :     2.749
    Info (332115): Slack              :     0.026 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.107
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.107 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_burstcount[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.951      0.834  R                    clock network delay
    Info (332115):      0.951      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_burstcount[1]
    Info (332115):      1.049      0.098 FF  uTco              i_system_bd|avl_ad9144_fifo|avl_burstcount[1]|q
    Info (332115):      1.081      0.032 FF  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_burstcount[1]~la_lab/laboutt[14]
    Info (332115):      1.564      0.483 FF    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_avl0[35]
    Info (332115):      1.564      0.000 FF  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.226      1.109  R                    clock network delay
    Info (332115):      1.023     -0.203                       clock pessimism removed
    Info (332115):      1.216      0.193                       clock uncertainty
    Info (332115):      1.457      0.241      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg1
    Info (332115): Data Arrival Time  :     1.564
    Info (332115): Data Required Time :     1.457
    Info (332115): Slack              :     0.107 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.152
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.152 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[207]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_2
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.947      0.830  R                    clock network delay
    Info (332115):      0.947      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[207]
    Info (332115):      1.044      0.097 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[207]|q
    Info (332115):      1.090      0.046 RR  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[207]~la_lab/laboutb[17]
    Info (332115):      1.844      0.754 RR    IC  High Speed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|data_from_core[59]
    Info (332115):      1.844      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.227      1.110  R                    clock network delay
    Info (332115):      1.219     -0.008                       clock pessimism removed
    Info (332115):      1.509      0.290                       clock uncertainty
    Info (332115):      1.692      0.183      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     1.844
    Info (332115): Data Required Time :     1.692
    Info (332115): Slack              :     0.152 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.163
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.163 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[509]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_phy_clk_l_1
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.956      0.839  R                    clock network delay
    Info (332115):      0.956      0.000                       system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[509]
    Info (332115):      1.054      0.098 RR  uTco              i_system_bd|avl_ad9144_fifo|i_wr|avl_data[509]|q
    Info (332115):      1.116      0.062 RR  CELL  High Speed  system_bd:i_system_bd|avl_dacfifo:avl_ad9144_fifo|avl_dacfifo_wr:i_wr|avl_data[509]~la_lab/laboutb[0]
    Info (332115):      1.859      0.743 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst|data_from_core[15]
    Info (332115):      1.859      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.228      1.111  R                    clock network delay
    Info (332115):      1.220     -0.008                       clock pessimism removed
    Info (332115):      1.510      0.290                       clock uncertainty
    Info (332115):      1.696      0.186      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst~phy_reg1
    Info (332115): Data Arrival Time  :     1.859
    Info (332115): Data Required Time :     1.696
    Info (332115): Slack              :     0.163 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.436
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.436 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.509      2.509  R                    clock network delay
    Info (332115):      2.509      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]
    Info (332115):      2.612      0.103 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_3|data[12]|q
    Info (332115):      2.681      0.069 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_3|data[12]~la_lab/laboutb[19]
    Info (332115):      3.339      0.658 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[12]
    Info (332115):      3.339      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.207      3.207  R                    clock network delay
    Info (332115):      2.724     -0.483                       clock pessimism removed
    Info (332115):      2.793      0.069                       clock uncertainty
    Info (332115):      2.903      0.110      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.339
    Info (332115): Data Required Time :     2.903
    Info (332115): Slack              :     0.436 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.484
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.484 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.512      2.512  R                    clock network delay
    Info (332115):      2.512      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]
    Info (332115):      2.616      0.104 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_0|data[1]|q
    Info (332115):      2.682      0.066 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_0|data[1]~la_lab/laboutb[8]
    Info (332115):      3.387      0.705 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      3.387      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.206      3.206  R                    clock network delay
    Info (332115):      2.723     -0.483                       clock pessimism removed
    Info (332115):      2.792      0.069                       clock uncertainty
    Info (332115):      2.903      0.111      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.387
    Info (332115): Data Required Time :     2.903
    Info (332115): Slack              :     0.484 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.578
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.578 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.513      2.513  R                    clock network delay
    Info (332115):      2.513      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]
    Info (332115):      2.617      0.104 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_2|data[1]|q
    Info (332115):      2.686      0.069 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_2|data[1]~la_lab/laboutb[3]
    Info (332115):      3.469      0.783 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[1]
    Info (332115):      3.469      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.194      3.194  R                    clock network delay
    Info (332115):      2.711     -0.483                       clock pessimism removed
    Info (332115):      2.780      0.069                       clock uncertainty
    Info (332115):      2.891      0.111      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.469
    Info (332115): Data Required Time :     2.891
    Info (332115): Slack              :     0.578 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.687
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.687 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[27]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.499      2.499  R                    clock network delay
    Info (332115):      2.499      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[27]
    Info (332115):      2.602      0.103 RR  uTco              i_system_bd|ad9144_jesd204|phy|soft_pcs_1|data[27]|q
    Info (332115):      2.649      0.047 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|jesd204_soft_pcs_tx:soft_pcs_1|data[27]~la_mlab/laboutt[6]
    Info (332115):      3.518      0.869 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_tx_data[27]
    Info (332115):      3.518      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.210      3.210  R                    clock network delay
    Info (332115):      2.660     -0.550                       clock pessimism removed
    Info (332115):      2.729      0.069                       clock uncertainty
    Info (332115):      2.831      0.102      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_tx_data_10g_fifo.reg
    Info (332115): Data Arrival Time  :     3.518
    Info (332115): Data Required Time :     2.831
    Info (332115): Slack              :     0.687 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.817
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.817 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.024      3.024  R                    clock network delay
    Info (332115):      3.024      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[2]
    Info (332115):      3.126      0.102 RR  uTco              i_system_bd|avl_adxcfg_3|rcfg_writedata_int[2]|q
    Info (332115):      3.195      0.069 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_3|rcfg_writedata_int[2]~la_lab/laboutt[19]
    Info (332115):      4.223      1.028 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      4.223      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.680      3.680  R                    clock network delay
    Info (332115):      3.223     -0.457                       clock pessimism removed
    Info (332115):      3.253      0.030                       clock uncertainty
    Info (332115):      3.406      0.153      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.223
    Info (332115): Data Required Time :     3.406
    Info (332115): Slack              :     0.817 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.924
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.924 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.027      3.027  R                    clock network delay
    Info (332115):      3.027      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]
    Info (332115):      3.131      0.104 RR  uTco              i_system_bd|avl_adxcfg_0|rcfg_address_int[6]|q
    Info (332115):      3.180      0.049 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_0|rcfg_address_int[6]~la_lab/laboutt[5]
    Info (332115):      4.320      1.140 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmaddress[6]
    Info (332115):      4.320      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.676      3.676  R                    clock network delay
    Info (332115):      3.175     -0.501                       clock pessimism removed
    Info (332115):      3.205      0.030                       clock uncertainty
    Info (332115):      3.396      0.191      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.320
    Info (332115): Data Required Time :     3.396
    Info (332115): Slack              :     0.924 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.995
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.995 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.005      3.005  R                    clock network delay
    Info (332115):      3.005      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]
    Info (332115):      3.107      0.102 RR  uTco              i_system_bd|avl_adxcfg_2|rcfg_writedata_int[2]|q
    Info (332115):      3.176      0.069 RR  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_2|rcfg_writedata_int[2]~la_lab/laboutb[19]
    Info (332115):      4.406      1.230 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      4.406      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.685      3.685  R                    clock network delay
    Info (332115):      3.228     -0.457                       clock pessimism removed
    Info (332115):      3.258      0.030                       clock uncertainty
    Info (332115):      3.411      0.153      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.406
    Info (332115): Data Required Time :     3.411
    Info (332115): Slack              :     0.995 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.028
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 1.028 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|avmmclk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.009      3.009  R                    clock network delay
    Info (332115):      3.009      0.000                       system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]
    Info (332115):      3.112      0.103 FF  uTco              i_system_bd|avl_adxcfg_1|rcfg_writedata_int[2]|q
    Info (332115):      3.145      0.033 FF  CELL   Low Power  system_bd:i_system_bd|avl_adxcfg:avl_adxcfg_1|rcfg_writedata_int[2]~la_mlab/laboutt[9]
    Info (332115):      4.466      1.321 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst|avmmwritedata[2]
    Info (332115):      4.466      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.696      3.696  R                    clock network delay
    Info (332115):      3.239     -0.457                       clock pessimism removed
    Info (332115):      3.269      0.030                       clock uncertainty
    Info (332115):      3.438      0.169      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_atom_insts[0].twentynm_hssi_avmm_if_inst~pld_avmm1_clk.reg
    Info (332115): Data Arrival Time  :     4.466
    Info (332115): Data Required Time :     3.438
    Info (332115): Slack              :     1.028 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.161
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.161 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45]
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.070      3.070  R                    clock network delay
    Info (332115):      3.070      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.191      0.121 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      3.237      0.046 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]
    Info (332115):      4.800      1.563 FF    IC       Mixed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|g_channel[0].i_up_dac_channel|i_xfer_cntrl|d_data_cntrl_int[45]|clrn
    Info (332115):      4.800      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.502      2.502  R                    clock network delay
    Info (332115):      7.052      0.550                       clock pessimism removed
    Info (332115):      7.022     -0.030                       clock uncertainty
    Info (332115):      6.961     -0.061     uTsu              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_channel:g_channel[0].i_up_dac_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[45]
    Info (332115): Data Arrival Time  :     4.800
    Info (332115): Data Required Time :     6.961
    Info (332115): Slack              :     2.161 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.490
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.490 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.722      2.722  R                    clock network delay
    Info (332115):      2.722      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      2.847      0.125 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      2.939      0.092 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[12]
    Info (332115):      3.820      0.881 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|clrn
    Info (332115):      3.820      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      3.752      3.752                       latch edge time
    Info (332115):      6.276      2.524  R                    clock network delay
    Info (332115):      6.408      0.132                       clock pessimism removed
    Info (332115):      6.378     -0.030                       clock uncertainty
    Info (332115):      6.310     -0.068     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Arrival Time  :     3.820
    Info (332115): Data Required Time :     6.310
    Info (332115): Slack              :     2.490 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 2.861
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 2.861 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.083      3.083  R                    clock network delay
    Info (332115):      3.083      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      3.203      0.120 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      3.270      0.067 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[19]
    Info (332115):      4.067      0.797 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[0].i_up_adc_channel|i_xfer_cntrl|d_data_cntrl_int[74]|clrn
    Info (332115):      4.067      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      4.000      4.000                       latch edge time
    Info (332115):      6.510      2.510  R                    clock network delay
    Info (332115):      7.046      0.536                       clock pessimism removed
    Info (332115):      7.016     -0.030                       clock uncertainty
    Info (332115):      6.928     -0.088     uTsu              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[0].i_up_adc_channel|up_xfer_cntrl:i_xfer_cntrl|d_data_cntrl_int[74]
    Info (332115): Data Arrival Time  :     4.067
    Info (332115): Data Required Time :     6.928
    Info (332115): Slack              :     2.861 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 4.723
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 4.723 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.470      3.470  R                    clock network delay
    Info (332115):      3.470      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      3.596      0.126 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      3.658      0.062 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[2]
    Info (332115):      5.194      1.536 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      5.194      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      6.566      6.566                       latch edge time
    Info (332115):      9.564      2.998  R                    clock network delay
    Info (332115):      9.983      0.419                       clock pessimism removed
    Info (332115):      9.933     -0.050                       clock uncertainty
    Info (332115):      9.917     -0.016     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     5.194
    Info (332115): Data Required Time :     9.917
    Info (332115): Slack              :     4.723 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.867
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.867 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.555      3.555  R                    clock network delay
    Info (332115):      3.555      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]
    Info (332115):      3.680      0.125 RR  uTco              i_system_bd|ad9144_jesd204|axi_xcvr|i_up|up_rst_cnt[3]|q
    Info (332115):      3.745      0.065 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|axi_adxcvr:axi_xcvr|axi_adxcvr_up:i_up|up_rst_cnt[3]~la_lab/laboutb[5]
    Info (332115):      5.346      1.601 RR    IC       Mixed  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|datac
    Info (332115):      5.428      0.082 RF  CELL   Low Power  i_system_bd|ad9144_jesd204|rst_controller_001|merged_reset~0|combout
    Info (332115):      5.432      0.004 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_reset_controller:rst_controller_001|merged_reset~0~la_lab/laboutt[17]
    Info (332115):      6.494      1.062 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]|clrn
    Info (332115):      6.494      0.000 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     10.000     10.000                       latch edge time
    Info (332115):     13.017      3.017  R                    clock network delay
    Info (332115):     13.474      0.457                       clock pessimism removed
    Info (332115):     13.444     -0.030                       clock uncertainty
    Info (332115):     13.361     -0.083     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_resync:g_tx.g_tx[0].g_tx.resync_tx_cal_busy|resync_chains[2].sync_r[1]
    Info (332115): Data Arrival Time  :     6.494
    Info (332115): Data Required Time :    13.361
    Info (332115): Slack              :     6.867 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.334
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.334 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.557      3.557  R                    clock network delay
    Info (332115):      3.557      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      3.683      0.126 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      3.753      0.070 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[7]
    Info (332115):      5.767      2.014 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.767      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.171      1.171  R                    clock network delay
    Info (332115):     21.101     -0.070                       clock uncertainty
    Info (332115):     21.101      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.767
    Info (332115): Data Required Time :    21.101
    Info (332115): Slack              :    15.334 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.767
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.767 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.555      3.555  R                    clock network delay
    Info (332115):      3.555      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      3.678      0.123 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      3.752      0.074 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutt[15]
    Info (332115):      5.977      2.225 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.977      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.814      1.814  R                    clock network delay
    Info (332115):     21.744     -0.070                       clock uncertainty
    Info (332115):     21.744      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.977
    Info (332115): Data Required Time :    21.744
    Info (332115): Slack              :    15.767 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.787
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.787 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.555      3.555  R                    clock network delay
    Info (332115):      3.555      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      3.672      0.117 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      3.714      0.042 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutt[14]
    Info (332115):      5.957      2.243 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.957      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.814      1.814  R                    clock network delay
    Info (332115):     21.744     -0.070                       clock uncertainty
    Info (332115):     21.744      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.957
    Info (332115): Data Required Time :    21.744
    Info (332115): Slack              :    15.787 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.937
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.937 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.546      3.546  R                    clock network delay
    Info (332115):      3.546      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      3.733      0.187 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      3.800      0.067 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[15]
    Info (332115):      5.163      1.363 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.163      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.170      1.170  R                    clock network delay
    Info (332115):     21.100     -0.070                       clock uncertainty
    Info (332115):     21.100      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.163
    Info (332115): Data Required Time :    21.100
    Info (332115): Slack              :    15.937 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.009
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.009 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.555      3.555  R                    clock network delay
    Info (332115):      3.555      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      3.738      0.183 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      3.811      0.073 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_mlab/laboutb[7]
    Info (332115):      5.093      1.282 FR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      5.093      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.172      1.172  R                    clock network delay
    Info (332115):     21.102     -0.070                       clock uncertainty
    Info (332115):     21.102      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.093
    Info (332115): Data Required Time :    21.102
    Info (332115): Slack              :    16.009 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.564
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 16.564 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.555      3.555  R                    clock network delay
    Info (332115):      3.555      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      3.738      0.183 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      3.811      0.073 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_mlab/laboutt[3]
    Info (332115):      5.180      1.369 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      5.180      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.814      1.814  R                    clock network delay
    Info (332115):     21.744     -0.070                       clock uncertainty
    Info (332115):     21.744      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     5.180
    Info (332115): Data Required Time :    21.744
    Info (332115): Slack              :    16.564 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.067
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.067 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:71: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.538      3.538  R                    clock network delay
    Info (332115):      3.538      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      3.718      0.180 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      3.784      0.066 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[15]
    Info (332115):      4.036      0.252 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.036      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.173      1.173  R                    clock network delay
    Info (332115):     21.103     -0.070                       clock uncertainty
    Info (332115):     21.103      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.036
    Info (332115): Data Required Time :    21.103
    Info (332115): Slack              :    17.067 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.088
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.088 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:76: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] 20.000
    Info (332115): Max Delay Exception      : 20.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.542      3.542  R                    clock network delay
    Info (332115):      3.542      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      3.731      0.189 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      3.779      0.048 FF  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutb[13]
    Info (332115):      4.617      0.838 FR    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.617      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     20.000     20.000                       latch edge time
    Info (332115):     21.775      1.775  R                    clock network delay
    Info (332115):     21.705     -0.070                       clock uncertainty
    Info (332115):     21.705      0.000     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.617
    Info (332115): Data Required Time :    21.705
    Info (332115): Slack              :    17.088 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.699
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 19.699 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_s254kwy.sdc:717: set_multicycle_path -setup -through [get_pins {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 7
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.723      2.723  R                    clock network delay
    Info (332115):      2.723      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|counter_lock
    Info (332115):      2.902      0.179 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|counter_lock|q
    Info (332115):      2.902      0.000 RR  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|datad
    Info (332115):      3.121      0.219 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      3.125      0.004 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      3.481      0.356 FF    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]|clrn
    Info (332115):      3.481      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     22.629     22.629                       latch edge time
    Info (332115):     23.467      0.838  R                    clock network delay
    Info (332115):     23.267     -0.200                       clock uncertainty
    Info (332115):     23.180     -0.087     uTsu              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[6]
    Info (332115): Data Arrival Time  :     3.481
    Info (332115): Data Required Time :    23.180
    Info (332115): Slack              :    19.699 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 45.439
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 45.439 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.561      3.561  R                    clock network delay
    Info (332115):      3.561      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115):      3.745      0.184 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE|q
    Info (332115):      3.807      0.062 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE~la_mlab/laboutb[18]
    Info (332115):      4.466      0.659 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datac
    Info (332115):      4.550      0.084 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.554      0.004 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[1]
    Info (332115):      7.040      2.486 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      7.040      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.581      2.581  R                    clock network delay
    Info (332115):     52.541     -0.040                       clock uncertainty
    Info (332115):     52.479     -0.062     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     7.040
    Info (332115): Data Required Time :    52.479
    Info (332115): Slack              :    45.439 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 45.968
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 45.968 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.563      3.563  R                    clock network delay
    Info (332115):      3.563      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      3.753      0.190 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      3.821      0.068 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_lab/laboutb[12]
    Info (332115):      4.274      0.453 FF    IC   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      4.401      0.127 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.405      0.004 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[14]
    Info (332115):      6.507      2.102 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.507      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.577      2.577  R                    clock network delay
    Info (332115):     52.537     -0.040                       clock uncertainty
    Info (332115):     52.475     -0.062     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.507
    Info (332115): Data Required Time :    52.475
    Info (332115): Slack              :    45.968 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.029
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.029 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.561      3.561  R                    clock network delay
    Info (332115):      3.561      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE
    Info (332115):      3.745      0.184 RR  uTco              i_system_bd|ad9144_jesd204|phy_reset_control|g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE|q
    Info (332115):      3.807      0.062 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|altera_xcvr_reset_control:phy_reset_control|alt_xcvr_reset_counter:g_tx.g_tx[0].g_tx.counter_tx_digitalreset|r_reset~DUPLICATE~la_mlab/laboutb[18]
    Info (332115):      4.531      0.724 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      4.671      0.140 RR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.676      0.005 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[1]
    Info (332115):      6.434      1.758 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      6.434      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.565      2.565  R                    clock network delay
    Info (332115):     52.525     -0.040                       clock uncertainty
    Info (332115):     52.463     -0.062     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     6.434
    Info (332115): Data Required Time :    52.463
    Info (332115): Slack              :    46.029 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 46.772
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 46.772 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:64: set_max_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] 50.000
    Info (332115): Max Delay Exception      : 50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.565      3.565  R                    clock network delay
    Info (332115):      3.565      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset
    Info (332115):      3.747      0.182 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset|q
    Info (332115):      3.793      0.046 FF  CELL  High Speed  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset~la_mlab/laboutt[14]
    Info (332115):      4.104      0.311 FF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datab
    Info (332115):      4.236      0.132 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      4.240      0.004 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[8]
    Info (332115):      5.702      1.462 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.702      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):     50.000     50.000                       latch edge time
    Info (332115):     52.576      2.576  R                    clock network delay
    Info (332115):     52.536     -0.040                       clock uncertainty
    Info (332115):     52.474     -0.062     uTsu              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.702
    Info (332115): Data Required Time :    52.474
    Info (332115): Slack              :    46.772 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.155
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.155 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Launch Clock : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.493      2.493  R                    clock network delay
    Info (332115):      2.493      0.000                       system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      2.592      0.099 FF  uTco              i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_core_rst_reg|rst|q
    Info (332115):      2.626      0.034 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|ad_rst:i_core_rst_reg|rst~la_mlab/laboutt[17]
    Info (332115):      2.710      0.084 FF    IC  High Speed  i_system_bd|axi_ad9144_core|i_dac_jesd204|i_regmap|i_up_dac_common|i_clock_mon|d_count_run_m2|clrn
    Info (332115):      2.710      0.000 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.070      3.070  R                    clock network delay
    Info (332115):      2.493     -0.577                       clock pessimism removed
    Info (332115):      2.493      0.000                       clock uncertainty
    Info (332115):      2.555      0.062      uTh              system_bd:i_system_bd|axi_ad9144:axi_ad9144_core|ad_ip_jesd204_tpl_dac:i_dac_jesd204|ad_ip_jesd204_tpl_dac_regmap:i_regmap|up_dac_common:i_up_dac_common|up_clock_mon:i_clock_mon|d_count_run_m2
    Info (332115): Data Arrival Time  :     2.710
    Info (332115): Data Required Time :     2.555
    Info (332115): Slack              :     0.155 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.171
    Info (332115): -to_clock [get_clocks {sys_clk_100mhz}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.171 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : sys_clk_100mhz
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.011      3.011  R                    clock network delay
    Info (332115):      3.011      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]
    Info (332115):      3.113      0.102 RR  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]|q
    Info (332115):      3.164      0.051 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|alt_xcvr_resync:avmm_atom_insts[0].avmm_reset_sync_inst|resync_chains[0].sync_r[1]~la_lab/laboutt[17]
    Info (332115):      3.245      0.081 RR    IC   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]|clrn
    Info (332115):      3.245      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.554      3.554  R                    clock network delay
    Info (332115):      3.012     -0.542                       clock pessimism removed
    Info (332115):      3.012      0.000                       clock uncertainty
    Info (332115):      3.074      0.062      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm|avmm_read_cycles_cnt[2]
    Info (332115): Data Arrival Time  :     3.245
    Info (332115): Data Required Time :     3.074
    Info (332115): Slack              :     0.171 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.278
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|link_pll|outclk0}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.278 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115): To Node      : system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Launch Clock : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|link_pll|outclk0
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.504      2.504  R                    clock network delay
    Info (332115):      2.504      0.000                       system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst
    Info (332115):      2.602      0.098 FF  uTco              i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|i_up_adc_common|i_core_rst_reg|rst|q
    Info (332115):      2.653      0.051 FF  CELL  High Speed  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_common:i_up_adc_common|ad_rst:i_core_rst_reg|rst~la_lab/laboutt[19]
    Info (332115):      2.873      0.220 FF    IC       Mixed  i_system_bd|axi_ad9680_core|i_adc_jesd204|i_regmap|g_channel[1].i_up_adc_channel|i_xfer_status|d_xfer_count[1]|clrn
    Info (332115):      2.873      0.000 FF  CELL   Low Power  system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.102      3.102  R                    clock network delay
    Info (332115):      2.532     -0.570                       clock pessimism removed
    Info (332115):      2.532      0.000                       clock uncertainty
    Info (332115):      2.595      0.063      uTh              system_bd:i_system_bd|axi_ad9680:axi_ad9680_core|ad_ip_jesd204_tpl_adc:i_adc_jesd204|ad_ip_jesd204_tpl_adc_regmap:i_regmap|up_adc_channel:g_channel[1].i_up_adc_channel|up_xfer_status:i_xfer_status|d_xfer_count[1]
    Info (332115): Data Arrival Time  :     2.873
    Info (332115): Data Required Time :     2.595
    Info (332115): Slack              :     0.278 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.681
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_ref_clock}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.681 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_ref_clock
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.507      2.507  R                    clock network delay
    Info (332115):      2.507      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr
    Info (332115):      2.610      0.103 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr|q
    Info (332115):      2.678      0.068 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.pll_ref_clk_reset_n_sync_rrr~la_lab/laboutb[12]
    Info (332115):      3.348      0.670 RR    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]|clrn
    Info (332115):      3.348      0.000 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.742      2.742  R                    clock network delay
    Info (332115):      2.610     -0.132                       clock pessimism removed
    Info (332115):      2.610      0.000                       clock uncertainty
    Info (332115):      2.667      0.057      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|use_counter_lock.counter_lock_gen_master.cpa_count_to_lock[0]
    Info (332115): Data Arrival Time  :     3.348
    Info (332115): Data Required Time :     2.667
    Info (332115): Slack              :     0.681 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.712
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_usr_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.712 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_phy_clk_0
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_usr_clk
    Info (332115): Exception    : system_bd_altera_emif_arch_nf_181_s254kwy.sdc:718: set_multicycle_path -hold -through [get_pins {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*|clrn}] -to [get_keepers {i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|*reset_sync*}] 6
    Info (332115): Multicycle - Setup End   : 7
    Info (332115): Multicycle - Hold End    : 6
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       launch edge time
    Info (332115):      0.939      0.822  R                    clock network delay
    Info (332115):      0.939      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_io_tiles_wrap:io_tiles_wrap_inst|altera_emif_arch_nf_io_tiles:io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0
    Info (332115):      1.173      0.234 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|afi_ctl2core[18]
    Info (332115):      1.759      0.586 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|dataf
    Info (332115):      1.781      0.022 RF  CELL   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|async_reset_n_pri|combout
    Info (332115):      1.782      0.001 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|async_reset_n_pri~la_lab/laboutb[15]
    Info (332115):      2.048      0.266 FF    IC   Low Power  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]|clrn
    Info (332115):      2.048      0.000 FF  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.117      0.117                       latch edge time
    Info (332115):      1.337      1.220  R                    clock network delay
    Info (332115):      1.134     -0.203                       clock pessimism removed
    Info (332115):      1.279      0.145                       clock uncertainty
    Info (332115):      1.336      0.057      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|reset_gen_master.reset_sync_pri[4]
    Info (332115): Data Arrival Time  :     2.048
    Info (332115): Data Required Time :     1.336
    Info (332115): Slack              :     0.712 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.183
    Info (332115): -to_clock [get_clocks {i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.183 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Launch Clock : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Latch Clock  : i_system_bd|fpga_ddr4_cntrl_core_cal_slave_clk
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.966      2.966  R                    clock network delay
    Info (332115):      2.966      0.000                       system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]
    Info (332115):      3.070      0.104 RR  uTco              i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]|q
    Info (332115):      3.117      0.047 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst|per_if_cal_slave_reset_sync[2]~la_lab/laboutb[2]
    Info (332115):      4.343      1.226 RR    IC       Mixed  i_system_bd|fpga_ddr4_cntrl|arch|arch_inst|io_aux_inst|io_aux|soft_ram_reset_n
    Info (332115):      4.343      0.000 RR  CELL              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      3.551      3.551  R                    clock network delay
    Info (332115):      3.132     -0.419                       clock pessimism removed
    Info (332115):      3.132      0.000                       clock uncertainty
    Info (332115):      3.160      0.028      uTh              system_bd:i_system_bd|system_bd_altera_emif_181_gw6i5oi:fpga_ddr4_cntrl|system_bd_altera_emif_arch_nf_181_s254kwy:arch|system_bd_altera_emif_arch_nf_181_s254kwy_top:arch_inst|system_bd_altera_emif_arch_nf_181_s254kwy_io_aux:io_aux_inst|io_aux~soft_ram_reg
    Info (332115): Data Arrival Time  :     4.343
    Info (332115): Data Required Time :     3.160
    Info (332115): Slack              :     1.183 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.161
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.161 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[0]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.000      3.000  R                    clock network delay
    Info (332115):      3.000      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]
    Info (332115):      3.103      0.103 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[4]|q
    Info (332115):      3.154      0.051 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[4]~la_lab/laboutb[13]
    Info (332115):      3.764      0.610 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      3.764      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.467      2.533  R                    clock network delay
    Info (332115):     -7.397      0.070                       clock uncertainty
    Info (332115):     -7.397      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.764
    Info (332115): Data Required Time :    -7.397
    Info (332115): Slack              :    11.161 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.543
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.543 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[2]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.013      3.013  R                    clock network delay
    Info (332115):      3.013      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]
    Info (332115):      3.116      0.103 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[6]|q
    Info (332115):      3.183      0.067 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[6]~la_mlab/laboutt[3]
    Info (332115):      4.190      1.007 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.190      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.423      2.577  R                    clock network delay
    Info (332115):     -7.353      0.070                       clock uncertainty
    Info (332115):     -7.353      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.190
    Info (332115): Data Required Time :    -7.353
    Info (332115): Slack              :    11.543 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 11.553
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 11.553 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.997      2.997  R                    clock network delay
    Info (332115):      2.997      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]
    Info (332115):      3.095      0.098 FF  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[0]|q
    Info (332115):      3.146      0.051 FF  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[0]~la_lab/laboutt[15]
    Info (332115):      3.319      0.173 FR    IC  High Speed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      3.319      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.304      1.696  R                    clock network delay
    Info (332115):     -8.234      0.070                       clock uncertainty
    Info (332115):     -8.234      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     3.319
    Info (332115): Data Required Time :    -8.234
    Info (332115): Slack              :    11.553 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.058
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.058 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[1]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.013      3.013  R                    clock network delay
    Info (332115):      3.013      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]
    Info (332115):      3.115      0.102 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[5]|q
    Info (332115):      3.182      0.067 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[5]~la_mlab/laboutt[15]
    Info (332115):      4.705      1.523 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.705      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.423      2.577  R                    clock network delay
    Info (332115):     -7.353      0.070                       clock uncertainty
    Info (332115):     -7.353      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.705
    Info (332115): Data Required Time :    -7.353
    Info (332115): Slack              :    12.058 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.087
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.087 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9680_jesd204|g_xcvr_native_insts[3]|rx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:77: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_rxpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.013      3.013  R                    clock network delay
    Info (332115):      3.013      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]
    Info (332115):      3.110      0.097 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[7]|q
    Info (332115):      3.154      0.044 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[7]~la_mlab/laboutt[14]
    Info (332115):      4.734      1.580 RF    IC       Mixed  i_system_bd|ad9680_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface|pld_pma_rxpma_rstb
    Info (332115):      4.734      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -7.423      2.577  R                    clock network delay
    Info (332115):     -7.353      0.070                       clock uncertainty
    Info (332115):     -7.353      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_wp44ijy:ad9680_jesd204|system_bd_jesd204_phy_10_yzziaaq:phy|system_bd_altera_xcvr_native_a10_181_jqrxabi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_rx_pcs_pma_interface.inst_twentynm_hssi_rx_pcs_pma_interface~pma_rx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.734
    Info (332115): Data Required Time :    -7.353
    Info (332115): Slack              :    12.087 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.345
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.345 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.013      3.013  R                    clock network delay
    Info (332115):      3.013      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]
    Info (332115):      3.116      0.103 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[2]|q
    Info (332115):      3.183      0.067 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[2]~la_mlab/laboutb[7]
    Info (332115):      4.109      0.926 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.109      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.306      1.694  R                    clock network delay
    Info (332115):     -8.236      0.070                       clock uncertainty
    Info (332115):     -8.236      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.109
    Info (332115): Data Required Time :    -8.236
    Info (332115): Slack              :    12.345 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.395
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.395 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.005      3.005  R                    clock network delay
    Info (332115):      3.005      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]
    Info (332115):      3.108      0.103 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[1]|q
    Info (332115):      3.173      0.065 RR  CELL  High Speed  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[1]~la_mlab/laboutt[15]
    Info (332115):      4.158      0.985 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.158      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.307      1.693  R                    clock network delay
    Info (332115):     -8.237      0.070                       clock uncertainty
    Info (332115):     -8.237      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.158
    Info (332115): Data Required Time :    -8.237
    Info (332115): Slack              :    12.395 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 12.598
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 12.598 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_pma_clk
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:72: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_pma_txpma_rstb}] -10.000
    Info (332115): Min Delay Exception      : -10.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.015      3.015  R                    clock network delay
    Info (332115):      3.015      0.000                       sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]
    Info (332115):      3.119      0.104 RR  uTco              auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|a10xcvrfabric|altera_reset_sequencer|reset_out_stage[3]|q
    Info (332115):      3.188      0.069 RR  CELL   Low Power  sld_hub:auto_hub|alt_sld_fab_without_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:without_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab_181_6mzdhxa:alt_sld_fab|alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy:a10xcvrfabric|altera_xcvr_reset_sequencer:altera_reset_sequencer|reset_out_stage[3]~la_lab/laboutt[7]
    Info (332115):      4.361      1.173 RF    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_pma_txpma_rstb
    Info (332115):      4.361      0.000 FF  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -10.000    -10.000                       latch edge time
    Info (332115):     -8.307      1.693  R                    clock network delay
    Info (332115):     -8.237      0.070                       clock uncertainty
    Info (332115):     -8.237      0.000      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_tx_pcs_pma_interface.inst_twentynm_hssi_tx_pcs_pma_interface~pma_tx_pma_clk.reg
    Info (332115): Data Arrival Time  :     4.361
    Info (332115): Data Required Time :    -8.237
    Info (332115): Slack              :    12.598 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 51.196
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 51.196 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[0]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.033      3.033  R                    clock network delay
    Info (332115):      3.033      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.137      0.104 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.137      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      3.310      0.173 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.311      0.001 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[0].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[8]
    Info (332115):      4.492      1.181 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.492      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.794      3.206  R                    clock network delay
    Info (332115):    -46.725      0.069                       clock uncertainty
    Info (332115):    -46.704      0.021      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[0].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.492
    Info (332115): Data Required Time :   -46.704
    Info (332115): Slack              :    51.196 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 51.427
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 51.427 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[2]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.019      3.019  R                    clock network delay
    Info (332115):      3.019      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.123      0.104 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.123      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datae
    Info (332115):      3.293      0.170 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.294      0.001 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[2].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutt[1]
    Info (332115):      4.711      1.417 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.711      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.806      3.194  R                    clock network delay
    Info (332115):    -46.737      0.069                       clock uncertainty
    Info (332115):    -46.716      0.021      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[2].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.711
    Info (332115): Data Required Time :   -46.716
    Info (332115): Slack              :    51.427 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 51.667
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 51.667 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[3]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.020      3.020  R                    clock network delay
    Info (332115):      3.020      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.123      0.103 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.123      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      3.292      0.169 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.293      0.001 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[3].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[14]
    Info (332115):      4.964      1.671 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      4.964      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.793      3.207  R                    clock network delay
    Info (332115):    -46.724      0.069                       clock uncertainty
    Info (332115):    -46.703      0.021      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[3].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     4.964
    Info (332115): Data Required Time :   -46.703
    Info (332115): Slack              :    51.667 
    Info (332115): ===================================================================
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 51.873
    Info (332115): -to_clock [get_clocks {i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 51.873 
    Info (332115): ===================================================================
    Info (332115): From Node    : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115): To Node      : system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Launch Clock : sys_clk_100mhz
    Info (332115): Latch Clock  : i_system_bd|ad9144_jesd204|g_xcvr_native_insts[1]|tx_coreclkin
    Info (332115): Exception    : altera_xcvr_native_a10_false_paths.sdc:65: set_min_delay -to [get_pins -compatibility_mode {*twentynm_xcvr_native_inst|*inst_twentynm_pcs|*twentynm_hssi_*_pld_pcs_interface*|pld_10g_krfec_tx_pld_rst_n}] -50.000
    Info (332115): Min Delay Exception      : -50.000
    Info (332115): Data Arrival Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      3.007      3.007  R                    clock network delay
    Info (332115):      3.007      0.000                       system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override
    Info (332115):      3.111      0.104 FF  uTco              i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|g_control_reg.r_tx_digitalreset_override|q
    Info (332115):      3.111      0.000 FF  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|datad
    Info (332115):      3.281      0.170 FR  CELL   Low Power  i_system_bd|ad9144_jesd204|phy|native_phy|alt_xcvr_native_optional_rcfg_logic|g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0|combout
    Info (332115):      3.282      0.001 RR  CELL   Low Power  system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|alt_xcvr_native_rcfg_opt_logic_tw3fuoi:alt_xcvr_native_optional_rcfg_logic|alt_xcvr_native_avmm_csr:g_optional_chnl_reconfig_logic[1].g_avmm_csr_enabled.embedded_debug_soft_csr|csr_tx_digitalreset~0~la_lab/laboutb[1]
    Info (332115):      5.173      1.891 RR    IC       Mixed  i_system_bd|ad9144_jesd204|phy|native_phy|g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_inst|inst_twentynm_pcs|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface|pld_10g_krfec_tx_pld_rst_n
    Info (332115):      5.173      0.000 RR  CELL              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Required Path:
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):    -50.000    -50.000                       latch edge time
    Info (332115):    -46.790      3.210  R                    clock network delay
    Info (332115):    -46.721      0.069                       clock uncertainty
    Info (332115):    -46.700      0.021      uTh              system_bd:i_system_bd|system_bd_adi_jesd204_10_a5iqoiy:ad9144_jesd204|system_bd_jesd204_phy_10_y3vze4y:phy|system_bd_altera_xcvr_native_a10_181_tw3fuoi:native_phy|twentynm_xcvr_native:g_xcvr_native_insts[1].twentynm_xcvr_native_inst|twentynm_xcvr_native_rev_20nm3:twentynm_xcvr_native_inst|twentynm_pcs_rev_20nm3:inst_twentynm_pcs|gen_twentynm_hssi_10g_tx_pcs.inst_twentynm_hssi_10g_tx_pcs~pld_10g_krfec_tx_pld_rst_n_fifo.reg
    Info (332115): Data Arrival Time  :     5.173
    Info (332115): Data Required Time :   -46.700
    Info (332115): Slack              :    51.873 
    Info (332115): ===================================================================
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332115): Report Timing: Found 20 setup paths (0 violated).  Worst case slack is 0.280
    Info (332115): -setup
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
Info (332115): Report Timing: Found 20 hold paths (0 violated).  Worst case slack is 0.048
    Info (332115): -hold
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info (332115): Report Timing: Found 20 recovery paths (0 violated).  Worst case slack is 1.122
    Info (332115): -recovery
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info (332115): Report Timing: Found 20 removal paths (0 violated).  Worst case slack is 0.304
    Info (332115): -removal
    Info (332115): -npaths 20
    Info (332115): -detail full_path
    Info (332115): -file {timing_impl.log}
    Info (332115): -append
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 5166 megabytes
    Info: Processing ended: Mon Jul 15 14:51:02 2019
    Info: Elapsed time: 00:03:01
    Info: Total CPU time (on all processors): 00:07:40
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 108 warnings
Info (23030): Evaluation of Tcl script system_project.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 108 warnings
    Info: Peak virtual memory: 558 megabytes
    Info: Processing ended: Mon Jul 15 14:51:04 2019
    Info: Elapsed time: 00:39:48
    Info: Total CPU time (on all processors): 00:00:06
