set ::env(PROJECT_NAME) parallel_scrambler
set ::env(DESIGN_TOP) par_scrambler
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/parallel_scrambler/rtl/src
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/parallel_scrambler/rtl/src/par_scrambler.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
