// Seed: 1796424449
module module_0 (
    input tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  assign id_1 = 1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output logic id_2,
    input uwire id_3,
    output supply0 id_4,
    input wor id_5,
    input supply1 id_6
);
  wire id_8;
  for (id_9 = 1 - -1'b0; 1; id_4 = -1'b0) always id_2 <= 1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_4,
      id_0,
      id_5,
      id_3,
      id_6
  );
  assign modCall_1.id_0 = 0;
  logic id_10, id_11;
  always $display(id_6);
  assign id_2 = id_10;
  wire id_12;
endmodule
