
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)
	S3= ICache[addr]={0,rS,rT,rD,0,37}                          Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= A_EX.Out=>ALU.A                                         Premise(F4)
	S7= B_EX.Out=>ALU.B                                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F7)
	S10= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F8)
	S11= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F9)
	S12= FU.Bub_IF=>CU_IF.Bub                                   Premise(F10)
	S13= FU.Halt_IF=>CU_IF.Halt                                 Premise(F11)
	S14= ICache.Hit=>CU_IF.ICacheHit                            Premise(F12)
	S15= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F13)
	S16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F14)
	S17= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F15)
	S18= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F16)
	S19= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F17)
	S20= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F18)
	S21= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F19)
	S22= ICache.Hit=>FU.ICacheHit                               Premise(F20)
	S23= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F21)
	S24= IR_EX.Out=>FU.IR_EX                                    Premise(F22)
	S25= IR_WB.Out=>FU.IR_WB                                    Premise(F23)
	S26= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F24)
	S27= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F25)
	S28= ALU.Out=>FU.InEX                                       Premise(F26)
	S29= IR_EX.Out15_11=>FU.InEX_WReg                           Premise(F27)
	S30= ALUOut_WB.Out=>FU.InWB                                 Premise(F28)
	S31= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F29)
	S32= ALUOut_WB.Out=>GPR.WData                               Premise(F30)
	S33= IR_WB.Out15_11=>GPR.WReg                               Premise(F31)
	S34= IMMU.Addr=>IAddrReg.In                                 Premise(F32)
	S35= PC.Out=>ICache.IEA                                     Premise(F33)
	S36= ICache.IEA=addr                                        Path(S5,S35)
	S37= ICache.Hit=ICacheHit(addr)                             ICache-Search(S36)
	S38= ICache.Out={0,rS,rT,rD,0,37}                           ICache-Search(S36,S3)
	S39= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S37,S14)
	S40= FU.ICacheHit=ICacheHit(addr)                           Path(S37,S22)
	S41= ICache.Out=>ICacheReg.In                               Premise(F34)
	S42= ICacheReg.In={0,rS,rT,rD,0,37}                         Path(S38,S41)
	S43= PC.Out=>IMMU.IEA                                       Premise(F35)
	S44= IMMU.IEA=addr                                          Path(S5,S43)
	S45= CP0.ASID=>IMMU.PID                                     Premise(F36)
	S46= IMMU.PID=pid                                           Path(S4,S45)
	S47= IMMU.Addr={pid,addr}                                   IMMU-Search(S46,S44)
	S48= IAddrReg.In={pid,addr}                                 Path(S47,S34)
	S49= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S46,S44)
	S50= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S49,S15)
	S51= ICache.Out=>IR_ID.In                                   Premise(F37)
	S52= IR_ID.In={0,rS,rT,rD,0,37}                             Path(S38,S51)
	S53= ICache.Out=>IR_IMMU.In                                 Premise(F38)
	S54= IR_IMMU.In={0,rS,rT,rD,0,37}                           Path(S38,S53)
	S55= IR_EX.Out=>IR_MEM.In                                   Premise(F39)
	S56= IR_DMMU2.Out=>IR_WB.In                                 Premise(F40)
	S57= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F41)
	S58= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F42)
	S59= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F43)
	S60= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F44)
	S61= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F45)
	S62= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F46)
	S63= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F47)
	S64= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F48)
	S65= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F49)
	S66= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F50)
	S67= IR_EX.Out31_26=>CU_EX.Op                               Premise(F51)
	S68= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F52)
	S69= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F53)
	S70= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F54)
	S71= IR_ID.Out31_26=>CU_ID.Op                               Premise(F55)
	S72= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F56)
	S73= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F57)
	S74= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F58)
	S75= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F59)
	S76= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F60)
	S77= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F61)
	S78= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F62)
	S79= IR_WB.Out31_26=>CU_WB.Op                               Premise(F63)
	S80= IR_WB.Out5_0=>CU_WB.IRFunc                             Premise(F64)
	S81= CtrlA_EX=0                                             Premise(F65)
	S82= CtrlB_EX=0                                             Premise(F66)
	S83= CtrlALUOut_MEM=0                                       Premise(F67)
	S84= CtrlALUOut_DMMU1=0                                     Premise(F68)
	S85= CtrlALUOut_DMMU2=0                                     Premise(F69)
	S86= CtrlALUOut_WB=0                                        Premise(F70)
	S87= CtrlA_MEM=0                                            Premise(F71)
	S88= CtrlA_WB=0                                             Premise(F72)
	S89= CtrlB_MEM=0                                            Premise(F73)
	S90= CtrlB_WB=0                                             Premise(F74)
	S91= CtrlICache=0                                           Premise(F75)
	S92= ICache[addr]={0,rS,rT,rD,0,37}                         ICache-Hold(S3,S91)
	S93= CtrlIMMU=0                                             Premise(F76)
	S94= CtrlIR_DMMU1=0                                         Premise(F77)
	S95= CtrlIR_DMMU2=0                                         Premise(F78)
	S96= CtrlIR_EX=0                                            Premise(F79)
	S97= CtrlIR_ID=1                                            Premise(F80)
	S98= [IR_ID]={0,rS,rT,rD,0,37}                              IR_ID-Write(S52,S97)
	S99= CtrlIR_IMMU=0                                          Premise(F81)
	S100= CtrlIR_MEM=0                                          Premise(F82)
	S101= CtrlIR_WB=0                                           Premise(F83)
	S102= CtrlGPR=0                                             Premise(F84)
	S103= CtrlIAddrReg=0                                        Premise(F85)
	S104= CtrlPC=0                                              Premise(F86)
	S105= CtrlPCInc=1                                           Premise(F87)
	S106= PC[Out]=addr+4                                        PC-Inc(S1,S104,S105)
	S107= PC[CIA]=addr                                          PC-Inc(S1,S104,S105)
	S108= CtrlIMem=0                                            Premise(F88)
	S109= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S108)
	S110= CtrlICacheReg=0                                       Premise(F89)
	S111= CtrlASIDIn=0                                          Premise(F90)
	S112= CtrlCP0=0                                             Premise(F91)
	S113= CP0[ASID]=pid                                         CP0-Hold(S0,S112)
	S114= CtrlEPCIn=0                                           Premise(F92)
	S115= CtrlExCodeIn=0                                        Premise(F93)
	S116= CtrlIRMux=0                                           Premise(F94)
	S117= GPR[rS]=a                                             Premise(F95)
	S118= GPR[rT]=b                                             Premise(F96)

ID	S119= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S98)
	S120= IR_ID.Out31_26=0                                      IR-Out(S98)
	S121= IR_ID.Out25_21=rS                                     IR-Out(S98)
	S122= IR_ID.Out20_16=rT                                     IR-Out(S98)
	S123= IR_ID.Out15_11=rD                                     IR-Out(S98)
	S124= IR_ID.Out10_6=0                                       IR-Out(S98)
	S125= IR_ID.Out5_0=37                                       IR-Out(S98)
	S126= PC.Out=addr+4                                         PC-Out(S106)
	S127= PC.CIA=addr                                           PC-Out(S107)
	S128= PC.CIA31_28=addr[31:28]                               PC-Out(S107)
	S129= CP0.ASID=pid                                          CP0-Read-ASID(S113)
	S130= A_EX.Out=>ALU.A                                       Premise(F188)
	S131= B_EX.Out=>ALU.B                                       Premise(F189)
	S132= ALU.Out=>ALUOut_MEM.In                                Premise(F190)
	S133= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F191)
	S134= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F192)
	S135= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F193)
	S136= FU.Bub_IF=>CU_IF.Bub                                  Premise(F194)
	S137= FU.Halt_IF=>CU_IF.Halt                                Premise(F195)
	S138= ICache.Hit=>CU_IF.ICacheHit                           Premise(F196)
	S139= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F197)
	S140= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F198)
	S141= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F199)
	S142= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F200)
	S143= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F201)
	S144= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F202)
	S145= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F203)
	S146= ICache.Hit=>FU.ICacheHit                              Premise(F204)
	S147= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F205)
	S148= IR_EX.Out=>FU.IR_EX                                   Premise(F206)
	S149= IR_WB.Out=>FU.IR_WB                                   Premise(F207)
	S150= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F208)
	S151= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F209)
	S152= ALU.Out=>FU.InEX                                      Premise(F210)
	S153= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F211)
	S154= ALUOut_WB.Out=>FU.InWB                                Premise(F212)
	S155= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F213)
	S156= ALUOut_WB.Out=>GPR.WData                              Premise(F214)
	S157= IR_WB.Out15_11=>GPR.WReg                              Premise(F215)
	S158= IMMU.Addr=>IAddrReg.In                                Premise(F216)
	S159= PC.Out=>ICache.IEA                                    Premise(F217)
	S160= ICache.IEA=addr+4                                     Path(S126,S159)
	S161= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S160)
	S162= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S161,S138)
	S163= FU.ICacheHit=ICacheHit(addr+4)                        Path(S161,S146)
	S164= ICache.Out=>ICacheReg.In                              Premise(F218)
	S165= PC.Out=>IMMU.IEA                                      Premise(F219)
	S166= IMMU.IEA=addr+4                                       Path(S126,S165)
	S167= CP0.ASID=>IMMU.PID                                    Premise(F220)
	S168= IMMU.PID=pid                                          Path(S129,S167)
	S169= IMMU.Addr={pid,addr+4}                                IMMU-Search(S168,S166)
	S170= IAddrReg.In={pid,addr+4}                              Path(S169,S158)
	S171= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S168,S166)
	S172= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S171,S139)
	S173= ICache.Out=>IR_ID.In                                  Premise(F221)
	S174= ICache.Out=>IR_IMMU.In                                Premise(F222)
	S175= IR_EX.Out=>IR_MEM.In                                  Premise(F223)
	S176= IR_DMMU2.Out=>IR_WB.In                                Premise(F224)
	S177= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F225)
	S178= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F226)
	S179= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F227)
	S180= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F228)
	S181= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F229)
	S182= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F230)
	S183= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F231)
	S184= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F232)
	S185= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F233)
	S186= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F234)
	S187= IR_EX.Out31_26=>CU_EX.Op                              Premise(F235)
	S188= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F236)
	S189= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F237)
	S190= CU_ID.IRFunc1=rT                                      Path(S122,S189)
	S191= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F238)
	S192= CU_ID.IRFunc2=rS                                      Path(S121,S191)
	S193= IR_ID.Out31_26=>CU_ID.Op                              Premise(F239)
	S194= CU_ID.Op=0                                            Path(S120,S193)
	S195= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F240)
	S196= CU_ID.IRFunc=37                                       Path(S125,S195)
	S197= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F241)
	S198= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F242)
	S199= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F243)
	S200= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F244)
	S201= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F245)
	S202= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F246)
	S203= IR_WB.Out31_26=>CU_WB.Op                              Premise(F247)
	S204= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F248)
	S205= CtrlA_EX=1                                            Premise(F249)
	S206= CtrlB_EX=1                                            Premise(F250)
	S207= CtrlALUOut_MEM=0                                      Premise(F251)
	S208= CtrlALUOut_DMMU1=0                                    Premise(F252)
	S209= CtrlALUOut_DMMU2=0                                    Premise(F253)
	S210= CtrlALUOut_WB=0                                       Premise(F254)
	S211= CtrlA_MEM=0                                           Premise(F255)
	S212= CtrlA_WB=0                                            Premise(F256)
	S213= CtrlB_MEM=0                                           Premise(F257)
	S214= CtrlB_WB=0                                            Premise(F258)
	S215= CtrlICache=0                                          Premise(F259)
	S216= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S92,S215)
	S217= CtrlIMMU=0                                            Premise(F260)
	S218= CtrlIR_DMMU1=0                                        Premise(F261)
	S219= CtrlIR_DMMU2=0                                        Premise(F262)
	S220= CtrlIR_EX=1                                           Premise(F263)
	S221= CtrlIR_ID=0                                           Premise(F264)
	S222= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S98,S221)
	S223= CtrlIR_IMMU=0                                         Premise(F265)
	S224= CtrlIR_MEM=0                                          Premise(F266)
	S225= CtrlIR_WB=0                                           Premise(F267)
	S226= CtrlGPR=0                                             Premise(F268)
	S227= GPR[rS]=a                                             GPR-Hold(S117,S226)
	S228= GPR[rT]=b                                             GPR-Hold(S118,S226)
	S229= CtrlIAddrReg=0                                        Premise(F269)
	S230= CtrlPC=0                                              Premise(F270)
	S231= CtrlPCInc=0                                           Premise(F271)
	S232= PC[CIA]=addr                                          PC-Hold(S107,S231)
	S233= PC[Out]=addr+4                                        PC-Hold(S106,S230,S231)
	S234= CtrlIMem=0                                            Premise(F272)
	S235= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S109,S234)
	S236= CtrlICacheReg=0                                       Premise(F273)
	S237= CtrlASIDIn=0                                          Premise(F274)
	S238= CtrlCP0=0                                             Premise(F275)
	S239= CP0[ASID]=pid                                         CP0-Hold(S113,S238)
	S240= CtrlEPCIn=0                                           Premise(F276)
	S241= CtrlExCodeIn=0                                        Premise(F277)
	S242= CtrlIRMux=0                                           Premise(F278)

EX	S243= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S222)
	S244= IR_ID.Out31_26=0                                      IR-Out(S222)
	S245= IR_ID.Out25_21=rS                                     IR-Out(S222)
	S246= IR_ID.Out20_16=rT                                     IR-Out(S222)
	S247= IR_ID.Out15_11=rD                                     IR-Out(S222)
	S248= IR_ID.Out10_6=0                                       IR-Out(S222)
	S249= IR_ID.Out5_0=37                                       IR-Out(S222)
	S250= PC.CIA=addr                                           PC-Out(S232)
	S251= PC.CIA31_28=addr[31:28]                               PC-Out(S232)
	S252= PC.Out=addr+4                                         PC-Out(S233)
	S253= CP0.ASID=pid                                          CP0-Read-ASID(S239)
	S254= A_EX.Out=>ALU.A                                       Premise(F279)
	S255= B_EX.Out=>ALU.B                                       Premise(F280)
	S256= ALU.Func=6'b000001                                    Premise(F281)
	S257= ALU.Out=>ALUOut_MEM.In                                Premise(F282)
	S258= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F283)
	S259= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F284)
	S260= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F285)
	S261= FU.Bub_IF=>CU_IF.Bub                                  Premise(F286)
	S262= FU.Halt_IF=>CU_IF.Halt                                Premise(F287)
	S263= ICache.Hit=>CU_IF.ICacheHit                           Premise(F288)
	S264= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F289)
	S265= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F290)
	S266= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F291)
	S267= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F292)
	S268= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F293)
	S269= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F294)
	S270= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F295)
	S271= ICache.Hit=>FU.ICacheHit                              Premise(F296)
	S272= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F297)
	S273= IR_EX.Out=>FU.IR_EX                                   Premise(F298)
	S274= IR_WB.Out=>FU.IR_WB                                   Premise(F299)
	S275= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F300)
	S276= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F301)
	S277= ALU.Out=>FU.InEX                                      Premise(F302)
	S278= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F303)
	S279= ALUOut_WB.Out=>FU.InWB                                Premise(F304)
	S280= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F305)
	S281= ALUOut_WB.Out=>GPR.WData                              Premise(F306)
	S282= IR_WB.Out15_11=>GPR.WReg                              Premise(F307)
	S283= IMMU.Addr=>IAddrReg.In                                Premise(F308)
	S284= PC.Out=>ICache.IEA                                    Premise(F309)
	S285= ICache.IEA=addr+4                                     Path(S252,S284)
	S286= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S285)
	S287= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S286,S263)
	S288= FU.ICacheHit=ICacheHit(addr+4)                        Path(S286,S271)
	S289= ICache.Out=>ICacheReg.In                              Premise(F310)
	S290= PC.Out=>IMMU.IEA                                      Premise(F311)
	S291= IMMU.IEA=addr+4                                       Path(S252,S290)
	S292= CP0.ASID=>IMMU.PID                                    Premise(F312)
	S293= IMMU.PID=pid                                          Path(S253,S292)
	S294= IMMU.Addr={pid,addr+4}                                IMMU-Search(S293,S291)
	S295= IAddrReg.In={pid,addr+4}                              Path(S294,S283)
	S296= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S293,S291)
	S297= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S296,S264)
	S298= ICache.Out=>IR_ID.In                                  Premise(F313)
	S299= ICache.Out=>IR_IMMU.In                                Premise(F314)
	S300= IR_EX.Out=>IR_MEM.In                                  Premise(F315)
	S301= IR_DMMU2.Out=>IR_WB.In                                Premise(F316)
	S302= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F317)
	S303= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F318)
	S304= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F319)
	S305= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F320)
	S306= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F321)
	S307= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F322)
	S308= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F323)
	S309= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F324)
	S310= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F325)
	S311= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F326)
	S312= IR_EX.Out31_26=>CU_EX.Op                              Premise(F327)
	S313= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F328)
	S314= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F329)
	S315= CU_ID.IRFunc1=rT                                      Path(S246,S314)
	S316= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F330)
	S317= CU_ID.IRFunc2=rS                                      Path(S245,S316)
	S318= IR_ID.Out31_26=>CU_ID.Op                              Premise(F331)
	S319= CU_ID.Op=0                                            Path(S244,S318)
	S320= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F332)
	S321= CU_ID.IRFunc=37                                       Path(S249,S320)
	S322= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F333)
	S323= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F334)
	S324= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F335)
	S325= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F336)
	S326= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F337)
	S327= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F338)
	S328= IR_WB.Out31_26=>CU_WB.Op                              Premise(F339)
	S329= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F340)
	S330= CtrlA_EX=0                                            Premise(F341)
	S331= CtrlB_EX=0                                            Premise(F342)
	S332= CtrlALUOut_MEM=1                                      Premise(F343)
	S333= CtrlALUOut_DMMU1=0                                    Premise(F344)
	S334= CtrlALUOut_DMMU2=0                                    Premise(F345)
	S335= CtrlALUOut_WB=0                                       Premise(F346)
	S336= CtrlA_MEM=0                                           Premise(F347)
	S337= CtrlA_WB=0                                            Premise(F348)
	S338= CtrlB_MEM=0                                           Premise(F349)
	S339= CtrlB_WB=0                                            Premise(F350)
	S340= CtrlICache=0                                          Premise(F351)
	S341= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S216,S340)
	S342= CtrlIMMU=0                                            Premise(F352)
	S343= CtrlIR_DMMU1=0                                        Premise(F353)
	S344= CtrlIR_DMMU2=0                                        Premise(F354)
	S345= CtrlIR_EX=0                                           Premise(F355)
	S346= CtrlIR_ID=0                                           Premise(F356)
	S347= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S222,S346)
	S348= CtrlIR_IMMU=0                                         Premise(F357)
	S349= CtrlIR_MEM=1                                          Premise(F358)
	S350= CtrlIR_WB=0                                           Premise(F359)
	S351= CtrlGPR=0                                             Premise(F360)
	S352= GPR[rS]=a                                             GPR-Hold(S227,S351)
	S353= GPR[rT]=b                                             GPR-Hold(S228,S351)
	S354= CtrlIAddrReg=0                                        Premise(F361)
	S355= CtrlPC=0                                              Premise(F362)
	S356= CtrlPCInc=0                                           Premise(F363)
	S357= PC[CIA]=addr                                          PC-Hold(S232,S356)
	S358= PC[Out]=addr+4                                        PC-Hold(S233,S355,S356)
	S359= CtrlIMem=0                                            Premise(F364)
	S360= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S235,S359)
	S361= CtrlICacheReg=0                                       Premise(F365)
	S362= CtrlASIDIn=0                                          Premise(F366)
	S363= CtrlCP0=0                                             Premise(F367)
	S364= CP0[ASID]=pid                                         CP0-Hold(S239,S363)
	S365= CtrlEPCIn=0                                           Premise(F368)
	S366= CtrlExCodeIn=0                                        Premise(F369)
	S367= CtrlIRMux=0                                           Premise(F370)

MEM	S368= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S347)
	S369= IR_ID.Out31_26=0                                      IR-Out(S347)
	S370= IR_ID.Out25_21=rS                                     IR-Out(S347)
	S371= IR_ID.Out20_16=rT                                     IR-Out(S347)
	S372= IR_ID.Out15_11=rD                                     IR-Out(S347)
	S373= IR_ID.Out10_6=0                                       IR-Out(S347)
	S374= IR_ID.Out5_0=37                                       IR-Out(S347)
	S375= PC.CIA=addr                                           PC-Out(S357)
	S376= PC.CIA31_28=addr[31:28]                               PC-Out(S357)
	S377= PC.Out=addr+4                                         PC-Out(S358)
	S378= CP0.ASID=pid                                          CP0-Read-ASID(S364)
	S379= A_EX.Out=>ALU.A                                       Premise(F371)
	S380= B_EX.Out=>ALU.B                                       Premise(F372)
	S381= ALU.Out=>ALUOut_MEM.In                                Premise(F373)
	S382= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F374)
	S383= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F375)
	S384= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F376)
	S385= FU.Bub_IF=>CU_IF.Bub                                  Premise(F377)
	S386= FU.Halt_IF=>CU_IF.Halt                                Premise(F378)
	S387= ICache.Hit=>CU_IF.ICacheHit                           Premise(F379)
	S388= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F380)
	S389= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F381)
	S390= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F382)
	S391= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F383)
	S392= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F384)
	S393= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F385)
	S394= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F386)
	S395= ICache.Hit=>FU.ICacheHit                              Premise(F387)
	S396= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F388)
	S397= IR_EX.Out=>FU.IR_EX                                   Premise(F389)
	S398= IR_WB.Out=>FU.IR_WB                                   Premise(F390)
	S399= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F391)
	S400= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F392)
	S401= ALU.Out=>FU.InEX                                      Premise(F393)
	S402= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F394)
	S403= ALUOut_WB.Out=>FU.InWB                                Premise(F395)
	S404= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F396)
	S405= ALUOut_WB.Out=>GPR.WData                              Premise(F397)
	S406= IR_WB.Out15_11=>GPR.WReg                              Premise(F398)
	S407= IMMU.Addr=>IAddrReg.In                                Premise(F399)
	S408= PC.Out=>ICache.IEA                                    Premise(F400)
	S409= ICache.IEA=addr+4                                     Path(S377,S408)
	S410= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S409)
	S411= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S410,S387)
	S412= FU.ICacheHit=ICacheHit(addr+4)                        Path(S410,S395)
	S413= ICache.Out=>ICacheReg.In                              Premise(F401)
	S414= PC.Out=>IMMU.IEA                                      Premise(F402)
	S415= IMMU.IEA=addr+4                                       Path(S377,S414)
	S416= CP0.ASID=>IMMU.PID                                    Premise(F403)
	S417= IMMU.PID=pid                                          Path(S378,S416)
	S418= IMMU.Addr={pid,addr+4}                                IMMU-Search(S417,S415)
	S419= IAddrReg.In={pid,addr+4}                              Path(S418,S407)
	S420= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S417,S415)
	S421= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S420,S388)
	S422= ICache.Out=>IR_ID.In                                  Premise(F404)
	S423= ICache.Out=>IR_IMMU.In                                Premise(F405)
	S424= IR_EX.Out=>IR_MEM.In                                  Premise(F406)
	S425= IR_DMMU2.Out=>IR_WB.In                                Premise(F407)
	S426= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F408)
	S427= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F409)
	S428= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F410)
	S429= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F411)
	S430= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F412)
	S431= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F413)
	S432= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F414)
	S433= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F415)
	S434= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F416)
	S435= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F417)
	S436= IR_EX.Out31_26=>CU_EX.Op                              Premise(F418)
	S437= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F419)
	S438= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F420)
	S439= CU_ID.IRFunc1=rT                                      Path(S371,S438)
	S440= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F421)
	S441= CU_ID.IRFunc2=rS                                      Path(S370,S440)
	S442= IR_ID.Out31_26=>CU_ID.Op                              Premise(F422)
	S443= CU_ID.Op=0                                            Path(S369,S442)
	S444= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F423)
	S445= CU_ID.IRFunc=37                                       Path(S374,S444)
	S446= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F424)
	S447= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F425)
	S448= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F426)
	S449= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F427)
	S450= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F428)
	S451= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F429)
	S452= IR_WB.Out31_26=>CU_WB.Op                              Premise(F430)
	S453= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F431)
	S454= CtrlA_EX=0                                            Premise(F432)
	S455= CtrlB_EX=0                                            Premise(F433)
	S456= CtrlALUOut_MEM=0                                      Premise(F434)
	S457= CtrlALUOut_DMMU1=1                                    Premise(F435)
	S458= CtrlALUOut_DMMU2=0                                    Premise(F436)
	S459= CtrlALUOut_WB=1                                       Premise(F437)
	S460= CtrlA_MEM=0                                           Premise(F438)
	S461= CtrlA_WB=1                                            Premise(F439)
	S462= CtrlB_MEM=0                                           Premise(F440)
	S463= CtrlB_WB=1                                            Premise(F441)
	S464= CtrlICache=0                                          Premise(F442)
	S465= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S341,S464)
	S466= CtrlIMMU=0                                            Premise(F443)
	S467= CtrlIR_DMMU1=1                                        Premise(F444)
	S468= CtrlIR_DMMU2=0                                        Premise(F445)
	S469= CtrlIR_EX=0                                           Premise(F446)
	S470= CtrlIR_ID=0                                           Premise(F447)
	S471= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S347,S470)
	S472= CtrlIR_IMMU=0                                         Premise(F448)
	S473= CtrlIR_MEM=0                                          Premise(F449)
	S474= CtrlIR_WB=1                                           Premise(F450)
	S475= CtrlGPR=0                                             Premise(F451)
	S476= GPR[rS]=a                                             GPR-Hold(S352,S475)
	S477= GPR[rT]=b                                             GPR-Hold(S353,S475)
	S478= CtrlIAddrReg=0                                        Premise(F452)
	S479= CtrlPC=0                                              Premise(F453)
	S480= CtrlPCInc=0                                           Premise(F454)
	S481= PC[CIA]=addr                                          PC-Hold(S357,S480)
	S482= PC[Out]=addr+4                                        PC-Hold(S358,S479,S480)
	S483= CtrlIMem=0                                            Premise(F455)
	S484= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S360,S483)
	S485= CtrlICacheReg=0                                       Premise(F456)
	S486= CtrlASIDIn=0                                          Premise(F457)
	S487= CtrlCP0=0                                             Premise(F458)
	S488= CP0[ASID]=pid                                         CP0-Hold(S364,S487)
	S489= CtrlEPCIn=0                                           Premise(F459)
	S490= CtrlExCodeIn=0                                        Premise(F460)
	S491= CtrlIRMux=0                                           Premise(F461)

WB	S492= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S471)
	S493= IR_ID.Out31_26=0                                      IR-Out(S471)
	S494= IR_ID.Out25_21=rS                                     IR-Out(S471)
	S495= IR_ID.Out20_16=rT                                     IR-Out(S471)
	S496= IR_ID.Out15_11=rD                                     IR-Out(S471)
	S497= IR_ID.Out10_6=0                                       IR-Out(S471)
	S498= IR_ID.Out5_0=37                                       IR-Out(S471)
	S499= PC.CIA=addr                                           PC-Out(S481)
	S500= PC.CIA31_28=addr[31:28]                               PC-Out(S481)
	S501= PC.Out=addr+4                                         PC-Out(S482)
	S502= CP0.ASID=pid                                          CP0-Read-ASID(S488)
	S503= A_EX.Out=>ALU.A                                       Premise(F644)
	S504= B_EX.Out=>ALU.B                                       Premise(F645)
	S505= ALU.Out=>ALUOut_MEM.In                                Premise(F646)
	S506= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F647)
	S507= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F648)
	S508= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F649)
	S509= FU.Bub_IF=>CU_IF.Bub                                  Premise(F650)
	S510= FU.Halt_IF=>CU_IF.Halt                                Premise(F651)
	S511= ICache.Hit=>CU_IF.ICacheHit                           Premise(F652)
	S512= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F653)
	S513= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F654)
	S514= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F655)
	S515= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F656)
	S516= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F657)
	S517= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F658)
	S518= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F659)
	S519= ICache.Hit=>FU.ICacheHit                              Premise(F660)
	S520= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F661)
	S521= IR_EX.Out=>FU.IR_EX                                   Premise(F662)
	S522= IR_WB.Out=>FU.IR_WB                                   Premise(F663)
	S523= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F664)
	S524= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F665)
	S525= ALU.Out=>FU.InEX                                      Premise(F666)
	S526= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F667)
	S527= ALUOut_WB.Out=>FU.InWB                                Premise(F668)
	S528= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F669)
	S529= ALUOut_WB.Out=>GPR.WData                              Premise(F670)
	S530= IR_WB.Out15_11=>GPR.WReg                              Premise(F671)
	S531= IMMU.Addr=>IAddrReg.In                                Premise(F672)
	S532= PC.Out=>ICache.IEA                                    Premise(F673)
	S533= ICache.IEA=addr+4                                     Path(S501,S532)
	S534= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S533)
	S535= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S534,S511)
	S536= FU.ICacheHit=ICacheHit(addr+4)                        Path(S534,S519)
	S537= ICache.Out=>ICacheReg.In                              Premise(F674)
	S538= PC.Out=>IMMU.IEA                                      Premise(F675)
	S539= IMMU.IEA=addr+4                                       Path(S501,S538)
	S540= CP0.ASID=>IMMU.PID                                    Premise(F676)
	S541= IMMU.PID=pid                                          Path(S502,S540)
	S542= IMMU.Addr={pid,addr+4}                                IMMU-Search(S541,S539)
	S543= IAddrReg.In={pid,addr+4}                              Path(S542,S531)
	S544= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S541,S539)
	S545= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S544,S512)
	S546= ICache.Out=>IR_ID.In                                  Premise(F677)
	S547= ICache.Out=>IR_IMMU.In                                Premise(F678)
	S548= IR_EX.Out=>IR_MEM.In                                  Premise(F679)
	S549= IR_DMMU2.Out=>IR_WB.In                                Premise(F680)
	S550= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F681)
	S551= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F682)
	S552= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F683)
	S553= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F684)
	S554= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F685)
	S555= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F686)
	S556= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F687)
	S557= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F688)
	S558= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F689)
	S559= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F690)
	S560= IR_EX.Out31_26=>CU_EX.Op                              Premise(F691)
	S561= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F692)
	S562= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F693)
	S563= CU_ID.IRFunc1=rT                                      Path(S495,S562)
	S564= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F694)
	S565= CU_ID.IRFunc2=rS                                      Path(S494,S564)
	S566= IR_ID.Out31_26=>CU_ID.Op                              Premise(F695)
	S567= CU_ID.Op=0                                            Path(S493,S566)
	S568= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F696)
	S569= CU_ID.IRFunc=37                                       Path(S498,S568)
	S570= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F697)
	S571= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F698)
	S572= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F699)
	S573= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F700)
	S574= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F701)
	S575= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F702)
	S576= IR_WB.Out31_26=>CU_WB.Op                              Premise(F703)
	S577= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F704)
	S578= CtrlA_EX=0                                            Premise(F705)
	S579= CtrlB_EX=0                                            Premise(F706)
	S580= CtrlALUOut_MEM=0                                      Premise(F707)
	S581= CtrlALUOut_DMMU1=0                                    Premise(F708)
	S582= CtrlALUOut_DMMU2=0                                    Premise(F709)
	S583= CtrlALUOut_WB=0                                       Premise(F710)
	S584= CtrlA_MEM=0                                           Premise(F711)
	S585= CtrlA_WB=0                                            Premise(F712)
	S586= CtrlB_MEM=0                                           Premise(F713)
	S587= CtrlB_WB=0                                            Premise(F714)
	S588= CtrlICache=0                                          Premise(F715)
	S589= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S465,S588)
	S590= CtrlIMMU=0                                            Premise(F716)
	S591= CtrlIR_DMMU1=0                                        Premise(F717)
	S592= CtrlIR_DMMU2=0                                        Premise(F718)
	S593= CtrlIR_EX=0                                           Premise(F719)
	S594= CtrlIR_ID=0                                           Premise(F720)
	S595= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S471,S594)
	S596= CtrlIR_IMMU=0                                         Premise(F721)
	S597= CtrlIR_MEM=0                                          Premise(F722)
	S598= CtrlIR_WB=0                                           Premise(F723)
	S599= CtrlGPR=1                                             Premise(F724)
	S600= CtrlIAddrReg=0                                        Premise(F725)
	S601= CtrlPC=0                                              Premise(F726)
	S602= CtrlPCInc=0                                           Premise(F727)
	S603= PC[CIA]=addr                                          PC-Hold(S481,S602)
	S604= PC[Out]=addr+4                                        PC-Hold(S482,S601,S602)
	S605= CtrlIMem=0                                            Premise(F728)
	S606= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S484,S605)
	S607= CtrlICacheReg=0                                       Premise(F729)
	S608= CtrlASIDIn=0                                          Premise(F730)
	S609= CtrlCP0=0                                             Premise(F731)
	S610= CP0[ASID]=pid                                         CP0-Hold(S488,S609)
	S611= CtrlEPCIn=0                                           Premise(F732)
	S612= CtrlExCodeIn=0                                        Premise(F733)
	S613= CtrlIRMux=0                                           Premise(F734)

POST	S589= ICache[addr]={0,rS,rT,rD,0,37}                        ICache-Hold(S465,S588)
	S595= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S471,S594)
	S603= PC[CIA]=addr                                          PC-Hold(S481,S602)
	S604= PC[Out]=addr+4                                        PC-Hold(S482,S601,S602)
	S606= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S484,S605)
	S610= CP0[ASID]=pid                                         CP0-Hold(S488,S609)

