

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_3'
================================================================
* Date:           Sat Dec 28 21:59:01 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.67|     6.380|        3.33|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  135345|  135345|  135345|  135345|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  135344|  135344|      8459|          -|          -|    16|    no    |
        | + Loop 1.1          |    8456|    8456|       604|          -|          -|    14|    no    |
        |  ++ Loop 1.1.1      |     602|     602|        43|          -|          -|    14|    no    |
        |   +++ Loop 1.1.1.1  |      40|      40|         5|          -|          -|     8|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    242|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        0|      -|      14|      4|    -|
|Multiplexer      |        -|      -|       -|    116|    -|
|Register         |        -|      -|     296|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     310|    427|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |            Instance            |           Module          | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |network_mux_1287_16_2_1_x_U102  |network_mux_1287_16_2_1_x  |        0|      0|  0|  65|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+
    |Total                           |                           |        0|      0|  0|  65|    0|
    +--------------------------------+---------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +-------------------------------------+--------------------------------+-----------+
    |               Instance              |             Module             | Expression|
    +-------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_32_1_1_U103  |network_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +-------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_3_SeparableConv2D_3_b_s  |        0|  14|   4|    0|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  14|   4|    0|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln18_fu_441_p2     |     +    |      0|  0|  12|          12|           8|
    |add_ln27_1_fu_568_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln27_3_fu_577_p2   |     +    |      0|  0|  15|           7|           7|
    |add_ln27_4_fu_562_p2   |     +    |      0|  0|  13|          11|           8|
    |add_ln27_fu_537_p2     |     +    |      0|  0|  15|           9|           9|
    |add_ln32_fu_617_p2     |     +    |      0|  0|  17|          13|          13|
    |buffer_fu_910_p2       |     +    |      0|  0|  29|          22|          22|
    |in_d_fu_556_p2         |     +    |      0|  0|  13|           4|           1|
    |out_d_fu_453_p2        |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_485_p2        |     +    |      0|  0|  13|           4|           1|
    |out_w_fu_527_p2        |     +    |      0|  0|  13|           4|           1|
    |sub_ln27_fu_515_p2     |     -    |      0|  0|  15|           9|           9|
    |and_ln32_fu_608_p2     |    and   |      0|  0|  16|          16|          16|
    |icmp_ln18_fu_447_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln19_fu_479_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln20_fu_521_p2    |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln22_fu_550_p2    |   icmp   |      0|  0|  11|           4|           5|
    |select_ln31_fu_600_p3  |  select  |      0|  0|   2|           1|           2|
    |xor_ln31_fu_594_p2     |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 242|         147|         129|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  53|         12|    1|         12|
    |buffer_0_reg_405  |   9|          2|   22|         44|
    |in_d_0_reg_415    |   9|          2|    4|          8|
    |out_d_0_reg_361   |   9|          2|    5|         10|
    |out_h_0_reg_383   |   9|          2|    4|          8|
    |out_w_0_reg_394   |   9|          2|    4|          8|
    |phi_mul1_reg_372  |   9|          2|   12|         24|
    |phi_mul_reg_426   |   9|          2|   11|         22|
    +------------------+----+-----------+-----+-----------+
    |Total             | 116|         26|   63|        136|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln18_reg_935     |  12|   0|   12|          0|
    |add_ln27_1_reg_1012  |  12|   0|   12|          0|
    |add_ln27_3_reg_1017  |   7|   0|    7|          0|
    |add_ln27_4_reg_1007  |  11|   0|   11|          0|
    |add_ln27_reg_989     |   9|   0|    9|          0|
    |add_ln32_reg_1027    |  13|   0|   13|          0|
    |and_ln32_reg_1022    |  16|   0|   16|          0|
    |ap_CS_fsm            |  11|   0|   11|          0|
    |buffer_0_reg_405     |  22|   0|   22|          0|
    |in_d_0_reg_415       |   4|   0|    4|          0|
    |in_d_reg_1002        |   4|   0|    4|          0|
    |input_load_reg_1037  |  16|   0|   16|          0|
    |mul_ln27_reg_1047    |  32|   0|   32|          0|
    |out_d_0_reg_361      |   5|   0|    5|          0|
    |out_d_reg_943        |   5|   0|    5|          0|
    |out_h_0_reg_383      |   4|   0|    4|          0|
    |out_h_reg_971        |   4|   0|    4|          0|
    |out_w_0_reg_394      |   4|   0|    4|          0|
    |out_w_reg_984        |   4|   0|    4|          0|
    |phi_mul1_reg_372     |  12|   0|   12|          0|
    |phi_mul_reg_426      |  11|   0|   11|          0|
    |sext_ln27_5_reg_994  |  12|   0|   12|          0|
    |sext_ln27_reg_958    |  22|   0|   22|          0|
    |shl_ln_reg_963       |   4|   0|    7|          3|
    |sub_ln27_reg_976     |   8|   0|    9|          1|
    |tmp_reg_1042         |  16|   0|   16|          0|
    |trunc_ln27_reg_953   |   4|   0|    4|          0|
    |zext_ln18_reg_930    |  12|   0|   13|          1|
    +---------------------+----+----+-----+-----------+
    |Total                | 296|   0|  301|          5|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.3 | return value |
|input_r_address0   | out |   14|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_r_address0  | out |   14|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

