\hypertarget{group___d_w_t___peripheral}{}\section{D\+W\+T}
\label{group___d_w_t___peripheral}\index{D\+W\+T@{D\+W\+T}}
\subsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___d_w_t___register___accessor___macros}{D\+W\+T -\/ Register accessor macros}
\item 
\hyperlink{group___d_w_t___register___masks}{D\+W\+T Register Masks}
\end{DoxyCompactItemize}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_d_w_t___mem_map}{D\+W\+T\+\_\+\+Mem\+Map}
\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}~((\hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr})0x\+E0001000u)
\item 
\#define \hyperlink{group___d_w_t___peripheral_ga606d55285f2df3c4bb43272ec842b475}{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}~\{ \hyperlink{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{struct_d_w_t___mem_map}{D\+W\+T\+\_\+\+Mem\+Map} $\ast$ \hyperlink{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}{}\index{D\+W\+T@{D\+W\+T}!D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}}
\index{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R@{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}!D\+W\+T@{D\+W\+T}}
\subsubsection[{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R~(({\bf D\+W\+T\+\_\+\+Mem\+Map\+Ptr})0x\+E0001000u)}\label{group___d_w_t___peripheral_ga3b46dfb2ea7946c6938028d879c82cb1}
Peripheral D\+W\+T base pointer \hypertarget{group___d_w_t___peripheral_ga606d55285f2df3c4bb43272ec842b475}{}\index{D\+W\+T@{D\+W\+T}!D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}}
\index{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S@{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}!D\+W\+T@{D\+W\+T}}
\subsubsection[{D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S}]{\setlength{\rightskip}{0pt plus 5cm}\#define D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R\+S~\{ {\bf D\+W\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+R} \}}\label{group___d_w_t___peripheral_ga606d55285f2df3c4bb43272ec842b475}
Array initializer of D\+W\+T peripheral base pointers 

\subsection{Typedef Documentation}
\hypertarget{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}{}\index{D\+W\+T@{D\+W\+T}!D\+W\+T\+\_\+\+Mem\+Map\+Ptr@{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}
\index{D\+W\+T\+\_\+\+Mem\+Map\+Ptr@{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}!D\+W\+T@{D\+W\+T}}
\subsubsection[{D\+W\+T\+\_\+\+Mem\+Map\+Ptr}]{\setlength{\rightskip}{0pt plus 5cm}typedef struct {\bf D\+W\+T\+\_\+\+Mem\+Map}$\ast$ {\bf D\+W\+T\+\_\+\+Mem\+Map\+Ptr}}\label{group___d_w_t___peripheral_ga8a09a1b28d871c18ae8c69f67af6d573}
D\+W\+T -\/ Peripheral register structure 