Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri May 24 12:16:11 2024
| Host         : DESKTOP-LACT4PH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.464        0.000                      0                  108       -4.352      -45.526                     16                  108        3.000        0.000                       0                    49  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
reloj/inst/clk_in1    {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 105.800}      200.000         5.000           
  clkfbout_clk_wiz_0  {0.000 25.000}       50.000          20.000          
sys_clk_pin           {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
reloj/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                   13.360        0.000                       0                     2  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  
sys_clk_pin                 5.015        0.000                      0                  108        0.255        0.000                      0                  108        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               0.464        0.000                      0                   16       -4.352      -45.526                     16                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  reloj/inst/clk_in1
  To Clock:  reloj/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         reloj/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { reloj/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 105.800 }
Period(ns):         200.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    reloj/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { reloj/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    reloj/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  reloj/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 mem/cont_trans_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.885ns (21.113%)  route 3.307ns (78.887%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  mem/cont_trans_reg[9]/Q
                         net (fo=2, routed)           1.395     7.060    mem/cont_trans[9]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  mem/estado_actual_mod[1]_i_9/O
                         net (fo=1, routed)           0.433     7.617    mem/estado_actual_mod[1]_i_9_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  mem/estado_actual_mod[1]_i_4/O
                         net (fo=17, routed)          0.597     8.338    mem/eqOp
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.119     8.457 r  mem/cont_trans[25]_i_1/O
                         net (fo=26, routed)          0.881     9.339    mem/cont_trans[25]_i_1_n_0
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    mem/clock
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[1]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y92         FDRE (Setup_fdre_C_R)       -0.732    14.354    mem/cont_trans_reg[1]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 mem/cont_trans_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.885ns (21.113%)  route 3.307ns (78.887%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  mem/cont_trans_reg[9]/Q
                         net (fo=2, routed)           1.395     7.060    mem/cont_trans[9]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  mem/estado_actual_mod[1]_i_9/O
                         net (fo=1, routed)           0.433     7.617    mem/estado_actual_mod[1]_i_9_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  mem/estado_actual_mod[1]_i_4/O
                         net (fo=17, routed)          0.597     8.338    mem/eqOp
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.119     8.457 r  mem/cont_trans[25]_i_1/O
                         net (fo=26, routed)          0.881     9.339    mem/cont_trans[25]_i_1_n_0
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    mem/clock
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[2]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y92         FDRE (Setup_fdre_C_R)       -0.732    14.354    mem/cont_trans_reg[2]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 mem/cont_trans_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.885ns (21.113%)  route 3.307ns (78.887%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  mem/cont_trans_reg[9]/Q
                         net (fo=2, routed)           1.395     7.060    mem/cont_trans[9]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  mem/estado_actual_mod[1]_i_9/O
                         net (fo=1, routed)           0.433     7.617    mem/estado_actual_mod[1]_i_9_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  mem/estado_actual_mod[1]_i_4/O
                         net (fo=17, routed)          0.597     8.338    mem/eqOp
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.119     8.457 r  mem/cont_trans[25]_i_1/O
                         net (fo=26, routed)          0.881     9.339    mem/cont_trans[25]_i_1_n_0
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    mem/clock
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[3]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y92         FDRE (Setup_fdre_C_R)       -0.732    14.354    mem/cont_trans_reg[3]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.015ns  (required time - arrival time)
  Source:                 mem/cont_trans_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.885ns (21.113%)  route 3.307ns (78.887%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  mem/cont_trans_reg[9]/Q
                         net (fo=2, routed)           1.395     7.060    mem/cont_trans[9]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  mem/estado_actual_mod[1]_i_9/O
                         net (fo=1, routed)           0.433     7.617    mem/estado_actual_mod[1]_i_9_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  mem/estado_actual_mod[1]_i_4/O
                         net (fo=17, routed)          0.597     8.338    mem/eqOp
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.119     8.457 r  mem/cont_trans[25]_i_1/O
                         net (fo=26, routed)          0.881     9.339    mem/cont_trans[25]_i_1_n_0
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    mem/clock
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[4]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X64Y92         FDRE (Setup_fdre_C_R)       -0.732    14.354    mem/cont_trans_reg[4]
  -------------------------------------------------------------------
                         required time                         14.354    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.015    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 mem/cont_trans_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.885ns (21.023%)  route 3.325ns (78.977%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  mem/cont_trans_reg[9]/Q
                         net (fo=2, routed)           1.395     7.060    mem/cont_trans[9]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  mem/estado_actual_mod[1]_i_9/O
                         net (fo=1, routed)           0.433     7.617    mem/estado_actual_mod[1]_i_9_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  mem/estado_actual_mod[1]_i_4/O
                         net (fo=17, routed)          0.597     8.338    mem/eqOp
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.119     8.457 r  mem/cont_trans[25]_i_1/O
                         net (fo=26, routed)          0.899     9.357    mem/cont_trans[25]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[10]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.732    14.380    mem/cont_trans_reg[10]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 mem/cont_trans_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.885ns (21.023%)  route 3.325ns (78.977%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  mem/cont_trans_reg[9]/Q
                         net (fo=2, routed)           1.395     7.060    mem/cont_trans[9]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  mem/estado_actual_mod[1]_i_9/O
                         net (fo=1, routed)           0.433     7.617    mem/estado_actual_mod[1]_i_9_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  mem/estado_actual_mod[1]_i_4/O
                         net (fo=17, routed)          0.597     8.338    mem/eqOp
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.119     8.457 r  mem/cont_trans[25]_i_1/O
                         net (fo=26, routed)          0.899     9.357    mem/cont_trans[25]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[11]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.732    14.380    mem/cont_trans_reg[11]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 mem/cont_trans_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.885ns (21.023%)  route 3.325ns (78.977%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  mem/cont_trans_reg[9]/Q
                         net (fo=2, routed)           1.395     7.060    mem/cont_trans[9]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  mem/estado_actual_mod[1]_i_9/O
                         net (fo=1, routed)           0.433     7.617    mem/estado_actual_mod[1]_i_9_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  mem/estado_actual_mod[1]_i_4/O
                         net (fo=17, routed)          0.597     8.338    mem/eqOp
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.119     8.457 r  mem/cont_trans[25]_i_1/O
                         net (fo=26, routed)          0.899     9.357    mem/cont_trans[25]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[12]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.732    14.380    mem/cont_trans_reg[12]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.023ns  (required time - arrival time)
  Source:                 mem/cont_trans_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.210ns  (logic 0.885ns (21.023%)  route 3.325ns (78.977%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  mem/cont_trans_reg[9]/Q
                         net (fo=2, routed)           1.395     7.060    mem/cont_trans[9]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  mem/estado_actual_mod[1]_i_9/O
                         net (fo=1, routed)           0.433     7.617    mem/estado_actual_mod[1]_i_9_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  mem/estado_actual_mod[1]_i_4/O
                         net (fo=17, routed)          0.597     8.338    mem/eqOp
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.119     8.457 r  mem/cont_trans[25]_i_1/O
                         net (fo=26, routed)          0.899     9.357    mem/cont_trans[25]_i_1_n_0
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509    14.850    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
                         clock pessimism              0.297    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.732    14.380    mem/cont_trans_reg[9]
  -------------------------------------------------------------------
                         required time                         14.380    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                  5.023    

Slack (MET) :             5.065ns  (required time - arrival time)
  Source:                 mem/cont_trans_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.144ns  (logic 0.885ns (21.356%)  route 3.259ns (78.644%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  mem/cont_trans_reg[9]/Q
                         net (fo=2, routed)           1.395     7.060    mem/cont_trans[9]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  mem/estado_actual_mod[1]_i_9/O
                         net (fo=1, routed)           0.433     7.617    mem/estado_actual_mod[1]_i_9_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  mem/estado_actual_mod[1]_i_4/O
                         net (fo=17, routed)          0.597     8.338    mem/eqOp
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.119     8.457 r  mem/cont_trans[25]_i_1/O
                         net (fo=26, routed)          0.834     9.291    mem/cont_trans[25]_i_1_n_0
    SLICE_X64Y98         FDRE                                         r  mem/cont_trans_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.510    14.851    mem/clock
    SLICE_X64Y98         FDRE                                         r  mem/cont_trans_reg[25]/C
                         clock pessimism              0.272    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X64Y98         FDRE (Setup_fdre_C_R)       -0.732    14.356    mem/cont_trans_reg[25]
  -------------------------------------------------------------------
                         required time                         14.356    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.065    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 mem/cont_trans_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 0.885ns (21.113%)  route 3.307ns (78.887%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.518     5.665 f  mem/cont_trans_reg[9]/Q
                         net (fo=2, routed)           1.395     7.060    mem/cont_trans[9]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124     7.184 r  mem/estado_actual_mod[1]_i_9/O
                         net (fo=1, routed)           0.433     7.617    mem/estado_actual_mod[1]_i_9_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.124     7.741 r  mem/estado_actual_mod[1]_i_4/O
                         net (fo=17, routed)          0.597     8.338    mem/eqOp
    SLICE_X65Y95         LUT3 (Prop_lut3_I0_O)        0.119     8.457 r  mem/cont_trans[25]_i_1/O
                         net (fo=26, routed)          0.881     9.339    mem/cont_trans[25]_i_1_n_0
    SLICE_X65Y92         FDRE                                         r  mem/cont_trans_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508    14.849    mem/clock
    SLICE_X65Y92         FDRE                                         r  mem/cont_trans_reg[0]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X65Y92         FDRE (Setup_fdre_C_R)       -0.637    14.449    mem/cont_trans_reg[0]
  -------------------------------------------------------------------
                         required time                         14.449    
                         arrival time                          -9.339    
  -------------------------------------------------------------------
                         slack                                  5.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 mem/estado_actual_mod_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/estado_actual_mod_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    mem/clock
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  mem/estado_actual_mod_reg[0]/Q
                         net (fo=8, routed)           0.179     1.797    mem/estado_actual_mod[0]
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.042     1.839 r  mem/estado_actual_mod[1]_i_2/O
                         net (fo=1, routed)           0.000     1.839    mem/p_0_in__0[1]
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.991    mem/clock
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[1]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.107     1.583    mem/estado_actual_mod_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 mem/cont_trans_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    mem/clock
    SLICE_X65Y92         FDRE                                         r  mem/cont_trans_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y92         FDRE (Prop_fdre_C_Q)         0.141     1.616 f  mem/cont_trans_reg[0]/Q
                         net (fo=3, routed)           0.167     1.783    mem/cont_trans[0]
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.828 r  mem/cont_trans[0]_i_1/O
                         net (fo=1, routed)           0.000     1.828    mem/plusOp__0[0]
    SLICE_X65Y92         FDRE                                         r  mem/cont_trans_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     1.990    mem/clock
    SLICE_X65Y92         FDRE                                         r  mem/cont_trans_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.091     1.566    mem/cont_trans_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mem/cont_trans_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    mem/clock
    SLICE_X64Y96         FDRE                                         r  mem/cont_trans_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y96         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  mem/cont_trans_reg[19]/Q
                         net (fo=2, routed)           0.125     1.766    mem/cont_trans[19]
    SLICE_X64Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  mem/cont_trans_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    mem/plusOp[19]
    SLICE_X64Y96         FDRE                                         r  mem/cont_trans_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.991    mem/clock
    SLICE_X64Y96         FDRE                                         r  mem/cont_trans_reg[19]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y96         FDRE (Hold_fdre_C_D)         0.134     1.610    mem/cont_trans_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mem/cont_trans_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.477    mem/clock
    SLICE_X64Y97         FDRE                                         r  mem/cont_trans_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.164     1.641 r  mem/cont_trans_reg[23]/Q
                         net (fo=2, routed)           0.126     1.767    mem/cont_trans[23]
    SLICE_X64Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  mem/cont_trans_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    mem/plusOp[23]
    SLICE_X64Y97         FDRE                                         r  mem/cont_trans_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     1.992    mem/clock
    SLICE_X64Y97         FDRE                                         r  mem/cont_trans_reg[23]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X64Y97         FDRE (Hold_fdre_C_D)         0.134     1.611    mem/cont_trans_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 mem/cont_trans_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    mem/clock
    SLICE_X64Y93         FDRE                                         r  mem/cont_trans_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  mem/cont_trans_reg[7]/Q
                         net (fo=2, routed)           0.126     1.766    mem/cont_trans[7]
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  mem/cont_trans_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    mem/plusOp[7]
    SLICE_X64Y93         FDRE                                         r  mem/cont_trans_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.991    mem/clock
    SLICE_X64Y93         FDRE                                         r  mem/cont_trans_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.134     1.610    mem/cont_trans_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mem/cont_trans_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  mem/cont_trans_reg[11]/Q
                         net (fo=2, routed)           0.127     1.767    mem/cont_trans[11]
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  mem/cont_trans_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    mem/plusOp[11]
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.991    mem/clock
    SLICE_X64Y94         FDRE                                         r  mem/cont_trans_reg[11]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.134     1.610    mem/cont_trans_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 mem/cont_trans_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_trans_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    mem/clock
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  mem/cont_trans_reg[3]/Q
                         net (fo=2, routed)           0.127     1.766    mem/cont_trans[3]
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  mem/cont_trans_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    mem/plusOp[3]
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     1.990    mem/clock
    SLICE_X64Y92         FDRE                                         r  mem/cont_trans_reg[3]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.134     1.609    mem/cont_trans_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mem/cont_fin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_fin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    mem/clock
    SLICE_X60Y95         FDRE                                         r  mem/cont_fin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.164     1.639 f  mem/cont_fin_reg[1]/Q
                         net (fo=3, routed)           0.185     1.824    mem/cont_fin[1]
    SLICE_X60Y95         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  mem/cont_fin[0]_i_1/O
                         net (fo=1, routed)           0.000     1.869    mem/cont_fin[0]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  mem/cont_fin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.861     1.989    mem/clock
    SLICE_X60Y95         FDRE                                         r  mem/cont_fin_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.121     1.596    mem/cont_fin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mem/cont_fin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/cont_fin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.475    mem/clock
    SLICE_X60Y95         FDRE                                         r  mem/cont_fin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  mem/cont_fin_reg[1]/Q
                         net (fo=3, routed)           0.185     1.824    mem/cont_fin[1]
    SLICE_X60Y95         LUT5 (Prop_lut5_I4_O)        0.045     1.869 r  mem/cont_fin[1]_i_1/O
                         net (fo=1, routed)           0.000     1.869    mem/cont_fin[1]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  mem/cont_fin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.861     1.989    mem/clock
    SLICE_X60Y95         FDRE                                         r  mem/cont_fin_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.120     1.595    mem/cont_fin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 mem/estado_actual_mod_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mem/estado_actual_mod_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.476    mem/clock
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  mem/estado_actual_mod_reg[0]/Q
                         net (fo=8, routed)           0.179     1.797    mem/estado_actual_mod[0]
    SLICE_X63Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.842 r  mem/estado_actual_mod[0]_i_1/O
                         net (fo=1, routed)           0.000     1.842    mem/p_0_in__0[0]
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     1.991    mem/clock
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.091     1.567    mem/estado_actual_mod_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95   mem/cont_fin_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y95   mem/cont_fin_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y94   mem/cont_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   mem/cont_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   mem/cont_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95   mem/cont_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y95   mem/cont_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y95   mem/cont_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y94   mem/cont_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y92   mem/cont_trans_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   mem/cont_trans_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   mem/cont_trans_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   mem/cont_trans_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   mem/cont_trans_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y97   mem/cont_trans_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y98   mem/cont_trans_reg[25]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   mem/cont_trans_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   mem/cont_trans_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y92   mem/cont_trans_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   mem/cont_fin_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y95   mem/cont_fin_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y94   mem/cont_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   mem/cont_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   mem/cont_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95   mem/cont_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y95   mem/cont_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y95   mem/cont_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y94   mem/cont_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y95   mem/cont_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.464ns,  Total Violation        0.000ns
Hold  :           16  Failing Endpoints,  Worst Slack       -4.352ns,  Total Violation      -45.526ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.464ns  (required time - arrival time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@105.800ns)
  Data Path Delay:        9.679ns  (logic 0.220ns (2.273%)  route 9.459ns (97.727%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        6.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 114.850 - 110.000 ) 
    Source Clock Delay      (SCD):    -1.757ns = ( 104.043 - 105.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    105.800   105.800 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   105.800 f  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575   107.375    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   104.043 f  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   105.704    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.800 f  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          7.797   113.597    mem/ready_mod
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.124   113.721 r  mem/cont[4]_i_1/O
                         net (fo=1, routed)           0.000   113.721    mem/p_0_in__1[4]
    SLICE_X63Y95         FDRE                                         r  mem/cont_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    W5                                                0.000   110.000 r  clock (IN)
                         net (fo=0)                   0.000   110.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   111.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862   113.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   113.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509   114.850    mem/clock
    SLICE_X63Y95         FDRE                                         r  mem/cont_reg[4]/C
                         clock pessimism              0.000   114.850    
                         clock uncertainty           -0.694   114.156    
    SLICE_X63Y95         FDRE (Setup_fdre_C_D)        0.029   114.185    mem/cont_reg[4]
  -------------------------------------------------------------------
                         required time                        114.185    
                         arrival time                        -113.721    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@105.800ns)
  Data Path Delay:        9.466ns  (logic 0.220ns (2.324%)  route 9.246ns (97.676%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        6.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 114.850 - 110.000 ) 
    Source Clock Delay      (SCD):    -1.757ns = ( 104.043 - 105.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    105.800   105.800 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   105.800 f  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575   107.375    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   104.043 f  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   105.704    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.800 f  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          7.584   113.384    mem/ready_mod
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.124   113.508 r  mem/cont[9]_i_2/O
                         net (fo=1, routed)           0.000   113.508    mem/p_0_in__1[9]
    SLICE_X62Y95         FDRE                                         r  mem/cont_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    W5                                                0.000   110.000 r  clock (IN)
                         net (fo=0)                   0.000   110.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   111.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862   113.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   113.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509   114.850    mem/clock
    SLICE_X62Y95         FDRE                                         r  mem/cont_reg[9]/C
                         clock pessimism              0.000   114.850    
                         clock uncertainty           -0.694   114.156    
    SLICE_X62Y95         FDRE (Setup_fdre_C_D)        0.031   114.187    mem/cont_reg[9]
  -------------------------------------------------------------------
                         required time                        114.187    
                         arrival time                        -113.508    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             1.848ns  (required time - arrival time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@105.800ns)
  Data Path Delay:        8.295ns  (logic 0.220ns (2.652%)  route 8.075ns (97.348%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        6.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 114.850 - 110.000 ) 
    Source Clock Delay      (SCD):    -1.757ns = ( 104.043 - 105.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    105.800   105.800 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   105.800 f  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575   107.375    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   104.043 f  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   105.704    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.800 f  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          6.413   112.213    mem/ready_mod
    SLICE_X62Y96         LUT6 (Prop_lut6_I4_O)        0.124   112.337 r  mem/cont[8]_i_1/O
                         net (fo=1, routed)           0.000   112.337    mem/p_0_in__1[8]
    SLICE_X62Y96         FDRE                                         r  mem/cont_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    W5                                                0.000   110.000 r  clock (IN)
                         net (fo=0)                   0.000   110.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   111.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862   113.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   113.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509   114.850    mem/clock
    SLICE_X62Y96         FDRE                                         r  mem/cont_reg[8]/C
                         clock pessimism              0.000   114.850    
                         clock uncertainty           -0.694   114.156    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)        0.029   114.185    mem/cont_reg[8]
  -------------------------------------------------------------------
                         required time                        114.185    
                         arrival time                        -112.337    
  -------------------------------------------------------------------
                         slack                                  1.848    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@105.800ns)
  Data Path Delay:        8.283ns  (logic 0.220ns (2.656%)  route 8.063ns (97.344%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        6.606ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 114.849 - 110.000 ) 
    Source Clock Delay      (SCD):    -1.757ns = ( 104.043 - 105.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    105.800   105.800 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   105.800 f  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575   107.375    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   104.043 f  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   105.704    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.800 f  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          6.402   112.202    mem/ready_mod
    SLICE_X61Y95         LUT6 (Prop_lut6_I4_O)        0.124   112.326 r  mem/cont[1]_i_1/O
                         net (fo=1, routed)           0.000   112.326    mem/p_0_in__1[1]
    SLICE_X61Y95         FDRE                                         r  mem/cont_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    W5                                                0.000   110.000 r  clock (IN)
                         net (fo=0)                   0.000   110.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   111.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862   113.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   113.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.508   114.849    mem/clock
    SLICE_X61Y95         FDRE                                         r  mem/cont_reg[1]/C
                         clock pessimism              0.000   114.849    
                         clock uncertainty           -0.694   114.155    
    SLICE_X61Y95         FDRE (Setup_fdre_C_D)        0.031   114.186    mem/cont_reg[1]
  -------------------------------------------------------------------
                         required time                        114.186    
                         arrival time                        -112.326    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/finish_img_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@105.800ns)
  Data Path Delay:        8.094ns  (logic 0.220ns (2.718%)  route 7.874ns (97.282%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        6.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 114.850 - 110.000 ) 
    Source Clock Delay      (SCD):    -1.757ns = ( 104.043 - 105.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    105.800   105.800 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   105.800 f  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.575   107.375    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   104.043 f  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   105.704    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096   105.800 f  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          6.213   112.013    mem/ready_mod
    SLICE_X65Y95         LUT6 (Prop_lut6_I4_O)        0.124   112.137 r  mem/finish_img_signal_i_1/O
                         net (fo=1, routed)           0.000   112.137    mem/finish_img_signal_i_1_n_0
    SLICE_X65Y95         FDRE                                         r  mem/finish_img_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    W5                                                0.000   110.000 r  clock (IN)
                         net (fo=0)                   0.000   110.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388   111.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862   113.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   113.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.509   114.850    mem/clock
    SLICE_X65Y95         FDRE                                         r  mem/finish_img_signal_reg/C
                         clock pessimism              0.000   114.850    
                         clock uncertainty           -0.694   114.156    
    SLICE_X65Y95         FDRE (Setup_fdre_C_D)        0.029   114.185    mem/finish_img_signal_reg
  -------------------------------------------------------------------
                         required time                        114.185    
                         arrival time                        -112.137    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.536ns  (required time - arrival time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/start_tx_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@105.800ns)
  Data Path Delay:        3.019ns  (logic 0.085ns (2.815%)  route 2.934ns (97.185%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 111.476 - 110.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 105.241 - 105.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    105.800   105.800 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   105.800 f  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817   106.617    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   105.241 f  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   105.771    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   105.800 f  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          2.405   108.205    mem/ready_mod
    SLICE_X65Y94         LUT6 (Prop_lut6_I4_O)        0.056   108.261 r  mem/start_tx_signal_i_1/O
                         net (fo=1, routed)           0.000   108.261    mem/start_tx_signal_i_1_n_0
    SLICE_X65Y94         FDRE                                         r  mem/start_tx_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    W5                                                0.000   110.000 r  clock (IN)
                         net (fo=0)                   0.000   110.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226   110.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631   110.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593   111.476    mem/clock
    SLICE_X65Y94         FDRE                                         r  mem/start_tx_signal_reg/C
                         clock pessimism              0.000   111.476    
                         clock uncertainty           -0.694   110.782    
    SLICE_X65Y94         FDRE (Setup_fdre_C_D)        0.014   110.796    mem/start_tx_signal_reg
  -------------------------------------------------------------------
                         required time                        110.796    
                         arrival time                        -108.261    
  -------------------------------------------------------------------
                         slack                                  2.536    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@105.800ns)
  Data Path Delay:        1.788ns  (logic 0.085ns (4.755%)  route 1.703ns (95.245%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 111.476 - 110.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 105.241 - 105.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    105.800   105.800 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   105.800 f  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817   106.617    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   105.241 f  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   105.771    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   105.800 f  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.173   106.973    mem/ready_mod
    SLICE_X62Y94         LUT5 (Prop_lut5_I3_O)        0.056   107.029 r  mem/cont[0]_i_1/O
                         net (fo=1, routed)           0.000   107.029    mem/p_0_in__1[0]
    SLICE_X62Y94         FDRE                                         r  mem/cont_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    W5                                                0.000   110.000 r  clock (IN)
                         net (fo=0)                   0.000   110.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226   110.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631   110.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593   111.476    mem/clock
    SLICE_X62Y94         FDRE                                         r  mem/cont_reg[0]/C
                         clock pessimism              0.000   111.476    
                         clock uncertainty           -0.694   110.782    
    SLICE_X62Y94         FDRE (Setup_fdre_C_D)        0.013   110.795    mem/cont_reg[0]
  -------------------------------------------------------------------
                         required time                        110.795    
                         arrival time                        -107.029    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/estado_actual_mod_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@105.800ns)
  Data Path Delay:        1.778ns  (logic 0.085ns (4.779%)  route 1.693ns (95.221%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 111.476 - 110.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 105.241 - 105.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    105.800   105.800 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   105.800 f  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817   106.617    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   105.241 f  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   105.771    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   105.800 f  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.164   106.964    mem/ready_mod
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.056   107.020 f  mem/estado_actual_mod[0]_i_1/O
                         net (fo=1, routed)           0.000   107.020    mem/p_0_in__0[0]
    SLICE_X63Y94         FDRE                                         f  mem/estado_actual_mod_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    W5                                                0.000   110.000 r  clock (IN)
                         net (fo=0)                   0.000   110.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226   110.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631   110.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593   111.476    mem/clock
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[0]/C
                         clock pessimism              0.000   111.476    
                         clock uncertainty           -0.694   110.782    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)        0.013   110.795    mem/estado_actual_mod_reg[0]
  -------------------------------------------------------------------
                         required time                        110.795    
                         arrival time                        -107.020    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.800ns  (required time - arrival time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/estado_actual_mod_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@105.800ns)
  Data Path Delay:        1.777ns  (logic 0.084ns (4.726%)  route 1.693ns (95.274%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        2.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.476ns = ( 111.476 - 110.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 105.241 - 105.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    105.800   105.800 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   105.800 f  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817   106.617    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   105.241 f  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   105.771    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   105.800 f  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.164   106.964    mem/ready_mod
    SLICE_X63Y94         LUT5 (Prop_lut5_I0_O)        0.055   107.019 f  mem/estado_actual_mod[1]_i_2/O
                         net (fo=1, routed)           0.000   107.019    mem/p_0_in__0[1]
    SLICE_X63Y94         FDRE                                         f  mem/estado_actual_mod_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    W5                                                0.000   110.000 r  clock (IN)
                         net (fo=0)                   0.000   110.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226   110.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631   110.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593   111.476    mem/clock
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[1]/C
                         clock pessimism              0.000   111.476    
                         clock uncertainty           -0.694   110.782    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)        0.036   110.818    mem/estado_actual_mod_reg[1]
  -------------------------------------------------------------------
                         required time                        110.818    
                         arrival time                        -107.019    
  -------------------------------------------------------------------
                         slack                                  3.800    

Slack (MET) :             3.936ns  (required time - arrival time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            4.200ns  (sys_clk_pin rise@110.000ns - clk_out1_clk_wiz_0 fall@105.800ns)
  Data Path Delay:        1.618ns  (logic 0.085ns (5.253%)  route 1.533ns (94.747%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        2.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 111.475 - 110.000 ) 
    Source Clock Delay      (SCD):    -0.559ns = ( 105.241 - 105.800 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                    105.800   105.800 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   105.800 f  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.817   106.617    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375   105.241 f  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530   105.771    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029   105.800 f  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.004   106.804    mem/ready_mod
    SLICE_X61Y95         LUT6 (Prop_lut6_I4_O)        0.056   106.860 r  mem/cont[3]_i_1/O
                         net (fo=1, routed)           0.000   106.860    mem/p_0_in__1[3]
    SLICE_X61Y95         FDRE                                         r  mem/cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    110.000   110.000 r  
    W5                                                0.000   110.000 r  clock (IN)
                         net (fo=0)                   0.000   110.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226   110.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631   110.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   110.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592   111.475    mem/clock
    SLICE_X61Y95         FDRE                                         r  mem/cont_reg[3]/C
                         clock pessimism              0.000   111.475    
                         clock uncertainty           -0.694   110.781    
    SLICE_X61Y95         FDRE (Setup_fdre_C_D)        0.014   110.795    mem/cont_reg[3]
  -------------------------------------------------------------------
                         required time                        110.795    
                         arrival time                        -106.860    
  -------------------------------------------------------------------
                         slack                                  3.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.352ns  (arrival time - required time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.431ns  (logic 0.191ns (5.568%)  route 3.240ns (94.432%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        6.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.658     1.658    mem/ready_mod
    SLICE_X62Y94         LUT6 (Prop_lut6_I4_O)        0.100     1.758 r  mem/cont[6]_i_1/O
                         net (fo=1, routed)           0.000     1.758    mem/p_0_in__1[6]
    SLICE_X62Y94         FDRE                                         r  mem/cont_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X62Y94         FDRE                                         r  mem/cont_reg[6]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.694     5.841    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.270     6.111    mem/cont_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.111    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                 -4.352    

Slack (VIOLATED) :        -4.307ns  (arrival time - required time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_fin_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.535ns  (logic 0.191ns (5.403%)  route 3.344ns (94.597%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        6.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.763     1.763    mem/ready_mod
    SLICE_X60Y95         LUT5 (Prop_lut5_I3_O)        0.100     1.863 r  mem/cont_fin[1]_i_1/O
                         net (fo=1, routed)           0.000     1.863    mem/cont_fin[1]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  mem/cont_fin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.625     5.146    mem/clock
    SLICE_X60Y95         FDRE                                         r  mem/cont_fin_reg[1]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.694     5.840    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.330     6.170    mem/cont_fin_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.170    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                 -4.307    

Slack (VIOLATED) :        -4.301ns  (arrival time - required time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_fin_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.191ns (5.390%)  route 3.353ns (94.610%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        6.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.772     1.772    mem/ready_mod
    SLICE_X60Y95         LUT5 (Prop_lut5_I3_O)        0.100     1.872 r  mem/cont_fin[0]_i_1/O
                         net (fo=1, routed)           0.000     1.872    mem/cont_fin[0]_i_1_n_0
    SLICE_X60Y95         FDRE                                         r  mem/cont_fin_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.625     5.146    mem/clock
    SLICE_X60Y95         FDRE                                         r  mem/cont_fin_reg[0]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.694     5.840    
    SLICE_X60Y95         FDRE (Hold_fdre_C_D)         0.333     6.173    mem/cont_fin_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.173    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                 -4.301    

Slack (VIOLATED) :        -4.281ns  (arrival time - required time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 0.191ns (5.455%)  route 3.310ns (94.545%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        6.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.729     1.729    mem/ready_mod
    SLICE_X63Y95         LUT6 (Prop_lut6_I4_O)        0.100     1.829 r  mem/cont[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    mem/p_0_in__1[5]
    SLICE_X63Y95         FDRE                                         r  mem/cont_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X63Y95         FDRE                                         r  mem/cont_reg[5]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.694     5.841    
    SLICE_X63Y95         FDRE (Hold_fdre_C_D)         0.270     6.111    mem/cont_reg[5]
  -------------------------------------------------------------------
                         required time                         -6.111    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                 -4.281    

Slack (VIOLATED) :        -4.268ns  (arrival time - required time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.514ns  (logic 0.191ns (5.435%)  route 3.323ns (94.565%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        6.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.742     1.742    mem/ready_mod
    SLICE_X62Y95         LUT6 (Prop_lut6_I4_O)        0.100     1.842 r  mem/cont[7]_i_1/O
                         net (fo=1, routed)           0.000     1.842    mem/p_0_in__1[7]
    SLICE_X62Y95         FDRE                                         r  mem/cont_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X62Y95         FDRE                                         r  mem/cont_reg[7]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.694     5.841    
    SLICE_X62Y95         FDRE (Hold_fdre_C_D)         0.269     6.110    mem/cont_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.110    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                 -4.268    

Slack (VIOLATED) :        -4.257ns  (arrival time - required time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.191ns (5.420%)  route 3.333ns (94.580%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        6.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.752     1.752    mem/ready_mod
    SLICE_X61Y95         LUT6 (Prop_lut6_I4_O)        0.100     1.852 r  mem/cont[2]_i_1/O
                         net (fo=1, routed)           0.000     1.852    mem/p_0_in__1[2]
    SLICE_X61Y95         FDRE                                         r  mem/cont_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.625     5.146    mem/clock
    SLICE_X61Y95         FDRE                                         r  mem/cont_reg[2]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.694     5.840    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.269     6.109    mem/cont_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.109    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                 -4.257    

Slack (VIOLATED) :        -4.256ns  (arrival time - required time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.191ns (5.417%)  route 3.335ns (94.583%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        6.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.146ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          1.754     1.754    mem/ready_mod
    SLICE_X61Y95         LUT6 (Prop_lut6_I4_O)        0.100     1.854 r  mem/cont[3]_i_1/O
                         net (fo=1, routed)           0.000     1.854    mem/p_0_in__1[3]
    SLICE_X61Y95         FDRE                                         r  mem/cont_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.625     5.146    mem/clock
    SLICE_X61Y95         FDRE                                         r  mem/cont_reg[3]/C
                         clock pessimism              0.000     5.146    
                         clock uncertainty            0.694     5.840    
    SLICE_X61Y95         FDRE (Hold_fdre_C_D)         0.270     6.110    mem/cont_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.110    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                 -4.256    

Slack (VIOLATED) :        -3.945ns  (arrival time - required time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/estado_actual_mod_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.837ns  (logic 0.191ns (4.978%)  route 3.646ns (95.022%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        6.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          2.065     2.065    mem/ready_mod
    SLICE_X63Y94         LUT5 (Prop_lut5_I4_O)        0.100     2.165 r  mem/estado_actual_mod[0]_i_1/O
                         net (fo=1, routed)           0.000     2.165    mem/p_0_in__0[0]
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[0]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.694     5.841    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.269     6.110    mem/estado_actual_mod_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.110    
                         arrival time                           2.165    
  -------------------------------------------------------------------
                         slack                                 -3.945    

Slack (VIOLATED) :        -3.943ns  (arrival time - required time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/estado_actual_mod_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.213ns (5.519%)  route 3.646ns (94.481%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        6.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          2.065     2.065    mem/ready_mod
    SLICE_X63Y94         LUT5 (Prop_lut5_I0_O)        0.122     2.187 r  mem/estado_actual_mod[1]_i_2/O
                         net (fo=1, routed)           0.000     2.187    mem/p_0_in__0[1]
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X63Y94         FDRE                                         r  mem/estado_actual_mod_reg[1]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.694     5.841    
    SLICE_X63Y94         FDRE (Hold_fdre_C_D)         0.289     6.130    mem/estado_actual_mod_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.130    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                 -3.943    

Slack (VIOLATED) :        -3.935ns  (arrival time - required time)
  Source:                 reloj/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@105.800ns period=200.000ns})
  Destination:            mem/cont_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.846ns  (logic 0.191ns (4.966%)  route 3.655ns (95.034%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        6.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    -1.672ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.694ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.648ns
    Phase Error              (PE):    0.368ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.457     1.457    reloj/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  reloj/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    reloj/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  reloj/inst/clkout1_buf/O
                         net (fo=16, routed)          2.074     2.074    mem/ready_mod
    SLICE_X62Y94         LUT5 (Prop_lut5_I3_O)        0.100     2.174 r  mem/cont[0]_i_1/O
                         net (fo=1, routed)           0.000     2.174    mem/p_0_in__1[0]
    SLICE_X62Y94         FDRE                                         r  mem/cont_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.626     5.147    mem/clock
    SLICE_X62Y94         FDRE                                         r  mem/cont_reg[0]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.694     5.841    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.269     6.110    mem/cont_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.110    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                 -3.935    





