 
****************************************
Report : area
Design : mul_A_bw4
Version: O-2018.06-SP4
Date   : Mon Oct 31 23:39:23 2022
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32rvt_ff1p16vn40c (File: /data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db)

Number of ports:                           18
Number of nets:                           163
Number of cells:                          145
Number of combinational cells:             40
Number of sequential cells:                52
Number of macros/black boxes:               0
Number of buf/inv:                          7
Number of references:                       5

Combinational area:                109.790208
Buf/Inv area:                        8.895040
Noncombinational area:             370.033670
Macro/Black Box area:                0.000000
Net Interconnect area:              73.773307

Total cell area:                   479.823879
Total area:                        553.597185
1
