0;HSD_SW_REF_DIAG_SEL;
1;HSD_SW_REF_DIAG;
2;HSD_SW_REF_TCXO;
3;HSD_SW_REF_OCXO;
4;HSD_SW_REF_REF_FREQ_INPUT_SEL;
5;HSD_SW_REF_EXT_REF;
6;HSD_SW_REF_PRESCALAR;
7;HSD_SW_REF_TIME_SEL;
8;HSD_SW_REF_RESFREQ_OUTPUT;
9;HSD_SW_REF_110_8_MHZ_OUTPUT_1;
10;HSD_SW_REF_110_8_MHZ_OUTPUT_2;
11;HSD_SW_REF_110_8_MHZ_OUTPUT_3;
12;HSD_SW_REF_NET_CLK_1_DDS;
13;HSD_SW_REF_NET_CLK_1_OSCILLATOR;
14;HSD_SW_REF_NET_CLK_1_N_DIVIDER;
15;HSD_SW_REF_NET_CLK_1_OUTPUT_FREQ_DIVIDER;
16;HSD_SW_REF_NET_CLK_1_DDS_RESET;
17;HSD_SW_REF_NET_CLK_1_DDS_FREQ_REG_ACTIVATE;
18;HSD_SW_REF_NET_CLK_1_DDS_PHASE_REG_ACTIVATE;
19;HSD_SW_REF_NET_CLK_1_N_FRAC_DIVIDER;
20;HSD_SW_REF_NET_CLK_1_N_MAIN_DIVIDER;
21;HSD_SW_REF_NET_CLK_2_DDS;
22;HSD_SW_REF_NET_CLK_2_OSCILLATOR;
23;HSD_SW_REF_NET_CLK_2_N_DIVIDER;
24;HSD_SW_REF_NET_CLK_2_OUTPUT_FREQ_DIVIDER;
25;HSD_SW_REF_NET_CLK_2_DDS_RESET;
26;HSD_SW_REF_NET_CLK_2_DDS_FREQ_REG_ACTIVATE;
27;HSD_SW_REF_NET_CLK_2_DDS_PHASE_REG_ACTIVATE;
28;HSD_SW_REF_NET_CLK_2_N_FRAC_DIVIDER;
29;HSD_SW_REF_NET_CLK_2_N_MAIN_DIVIDER;
30;HSD_SW_REF_NET_CLK_DDS_ADR_SEL;
31;HSD_SW_REF_NET_CLK_1_WR;
32;HSD_SW_REF_NET_CLK_2_WR;
33;HSD_SW_REF_NET_CLK_DATA_LSB;
34;HSD_SW_REF_NET_CLK_DATA_MSB;
35;HSD_SW_REF_I2C_SDA;
36;HSD_SW_REF_I2C_SCL;
37;HSD_SW_REF_3_WIRE_DATA;
38;HSD_SW_REF_3_WIRE_CLOCK;
39;HSD_SW_REF_3_WIRE_ENABLE;
40;HSD_SW_REF_I2C_SIN;
41;HSD_SW_REF_110_8_MLOCK_A;
42;HSD_SW_REF_OPT_POL_OCXO1;
43;HSD_SW_REF_OPT_POL_OCXO2;
44;HSD_SW_REF_RG_R_COUNT_ADDRESS;
45;HSD_SW_REF_RG_R_COUNT;
46;HSD_SW_REF_RG_N_COUNT_SINGLE_ADDRESS;
47;HSD_SW_REF_RG_N_COUNT_SINGLE;
48;HSD_SW_REF_RG_N_COUNT_DUAL_ADDRESS;
49;HSD_SW_REF_RG_N_COUNT_DUAL;
50;HSD_SW_REF_RG_A_COUNT_DUAL;
51;HSD_SW_REF_RG_STAT_ADDRESS;
52;HSD_SW_REF_RG_PD_CURRENT;
53;HSD_SW_REF_RG_RESOLUTION;
54;HSD_SW_REF_RG_TEST_MODE;
55;HSD_SW_FE_CON_1_SEL;
56;HSD_SW_FE_CON_2_SEL;
57;HSD_SW_FE_RF_TX_1_SEL;
58;HSD_SW_FE_RF_TX_2_SEL;
59;HSD_SW_FE_RF_RX_1_SEL;
60;HSD_SW_FE_RF_RX_2_SEL;
61;HSD_SW_FE_ATT_30_DB_TX_1;
62;HSD_SW_FE_ATT_30_DB_TX_2;
63;HSD_SW_FE_DIODE_SEL;
64;HSD_SW_FE_PEAK_DET_CTRL;
65;HSD_SW_FE_S_H_CTRL;
66;HSD_SW_FE_DIODE_TIME_CONST_SEL;
67;HSD_SW_FE_DIAG_SEL;
68;HSD_SW_FE_FAN;
69;HSD_SW_FE_ATT_CTRL;
70;HSD_SW_FE_AMP_22_DB_RX;
71;HSD_SW_FE_RF_POWER_INT_THRESHOLD;
72;HSD_SW_CO_FE_I2C_SDA;
73;HSD_SW_CO_FE_I2C_SCL;
74;HSD_SW_CO_FE_I2C_SIN;
75;HSD_SW_DIG_XIL_AT_DSP;
76;HSD_SW_DIG_XIL_LINK;
77;HSD_SW_DIG_XIL_MOD_DEMOD;
78;HSD_SW_DIG_DSP_RX_1;
79;HSD_SW_DIG_DSP_RX_2;
80;HSD_SW_DIG_DSP_TX_1;
81;HSD_SW_DIG_DSP_TX_2;
82;HSD_SW_DIG_LOAD_XIL_AT_DSP;
83;HSD_SW_DIG_LOAD_XIL_LINK;
84;HSD_SW_DIG_CPLD_DDC1_ISP;
85;HSD_SW_DIG_CPLD_DDC2_ISP;
86;HSD_SW_DIG_CPLD_TX_DSP1_ISP;
87;HSD_SW_DIG_CPLD_TX_DSP2_ISP;
88;HSD_SW_DIG_CPLD_ISP_CLK;
89;HSD_SW_DIG_CPLD_ISP_DATA_WR;
90;HSD_SW_DIG_RX_TX_1;
91;HSD_SW_DIG_RX_TX_2;
92;HSD_SW_DIG_LED_RF_1_OUT;
93;HSD_SW_DIG_LED_RF_1_IN;
94;HSD_SW_DIG_LED_RF_2_OUT;
95;HSD_SW_DIG_LED_RF_2_IN;
96;HSD_SW_DIG_LED_RF_3_OUT;
97;HSD_SW_DIG_LED_RF_4_IN;
98;HSD_SW_DIG_FAN_SPEED_LOW;
99;HSD_SW_DIG_FAN_SPEED;
100;HSD_SW_DIG_SEL_REF_OUT_2_SRC;
101;HSD_SW_DIG_SEL_PROG_NET_CLK_SRC;
102;HSD_SW_DIG_SEL_AUDIO_NET_CLK_SRC;
103;HSD_SW_DIG_LH_1_NET_CLK_SRC;
104;HSD_SW_DIG_LH_2_NET_CLK_SRC;
105;HSD_SW_DIG_ADC_SEL;
106;HSD_SW_DIG_DEM_SER_ROUTE;
107;HSD_SW_DIG_NOISE_ENABLE;
108;HSD_SW_DIG_MOD_DITHER;
109;HSD_SW_DIG_SUM_AUC_1;
110;HSD_SW_DIG_SUM_AUC_2;
111;HSD_SW_DIG_NET_CLK_1_DIV;
112;HSD_SW_DIG_NET_CLK_1_DIV_RESET;
113;HSD_SW_DIG_DDC_1_NET_CLK_SRC;
114;HSD_SW_DIG_NET_CLK_1_EXTEND_PULSE;
115;HSD_SW_DIG_NET_CLK_2_DIV;
116;HSD_SW_DIG_NET_CLK_2_DIV_RESET;
117;HSD_SW_DIG_DDC_2_NET_CLK_SRC;
118;HSD_SW_DIG_NET_CLK_2_EXTEND_PULSE;
119;HSD_SW_DIG_FE_ADC_CAL;
120;HSD_SW_DIG_DIAG_ADC_CAL;
121;HSD_SW_DIG_DIAG_ADC_CONV;
122;HSD_SW_DIG_DIAG_ADC_POL;
123;HSD_SW_DIG_FE_ADC_CONV;
124;HSD_SW_DIG_FM1_ENABLE;
125;HSD_SW_DIG_FM2_ENABLE;
126;HSD_SW_DIG_DIAG_SEL;
127;HSD_SW_DIG_DIAG_LINE_RESET;
128;HSD_SW_DIG_IQ_SRC_AUC_1_MUX_1;
129;HSD_SW_DIG_IQ_SRC_AUC_1_MUX_1_STATE;
130;HSD_SW_DIG_IQ_SRC_AUC_1_MUX_2;
131;HSD_SW_DIG_IQ_SRC_AUC_1_MUX_2_STATE;
132;HSD_SW_DIG_IQ_SRC_AUC_2_MUX_1;
133;HSD_SW_DIG_IQ_SRC_AUC_2_MUX_1_STATE;
134;HSD_SW_DIG_IQ_SRC_AUC_2_MUX_2;
135;HSD_SW_DIG_IQ_SRC_AUC_2_MUX_2_STATE;
136;HSD_SW_DIG_AUC_1_FILT_SEL;
137;HSD_SW_DIG_AUC_2_FILT_SEL;
138;HSD_SW_DIG_AUC_1_IQ_INV_SEL;
139;HSD_SW_DIG_AUC_2_IQ_INV_SEL;
140;HSD_SW_DIG_TX_DSP_1_SAMPLE_CLK;
141;HSD_SW_DIG_TX_DSP_2_SAMPLE_CLK;
142;HSD_SW_DIG_AUC_DATA_WR;
143;HSD_SW_DIG_LH_1_SRC_ROUTE_LOW;
144;HSD_SW_DIG_LH_2_SRC_ROUTE_LOW;
145;HSD_SW_DIG_LH_1_SRC_ROUTE_HIGH;
146;HSD_SW_DIG_LH_2_SRC_ROUTE_HIGH;
147;HSD_SW_DIG_LH_1_CLK_SEL;
148;HSD_SW_DIG_LH_2_CLK_SEL;
149;HSD_SW_DIG_LH_1_CLK_EN;
150;HSD_SW_DIG_LH_2_CLK_EN;
151;HSD_SW_DIG_DUC_1_SRC_ROUTE_LOW;
152;HSD_SW_DIG_DUC_2_SRC_ROUTE_LOW;
153;HSD_SW_DIG_DUC_1_SRC_ROUTE_HIGH;
154;HSD_SW_DIG_DUC_2_SRC_ROUTE_HIGH;
155;HSD_SW_DIG_DUC_1_CLK_EN;
156;HSD_SW_DIG_DUC_2_CLK_EN;
157;HSD_SW_DIG_I2C_FE_DATA_WR;
158;HSD_SW_DIG_I2C_FE_CLK;
159;HSD_SW_DIG_I2C_AUX_DATA_WR;
160;HSD_SW_DIG_I2C_AUX_CLK;
161;HSD_SW_DIG_DSP_RX_1_INT_REQ;
162;HSD_SW_DIG_DSP_RX_2_INT_REQ;
163;HSD_SW_DIG_DSP_TX_1_INT_REQ;
164;HSD_SW_DIG_DSP_TX_2_INT_REQ;
165;HSD_SW_DIG_RX_TX_1_DPRAM_INT_REQ;
166;HSD_SW_DIG_RX_TX_2_DPRAM_INT_REQ;
167;HSD_SW_DIG_DSP_RX_1_QUIT;
168;HSD_SW_DIG_DSP_RX_2_QUIT;
169;HSD_SW_DIG_DSP_TX_1_QUIT;
170;HSD_SW_DIG_DSP_TX_2_QUIT;
171;HSD_SW_DIG_RX_TX_1_DPRAM_INT_QUIT;
172;HSD_SW_DIG_RX_TX_2_DPRAM_INT_QUIT;
173;HSD_SW_DIG_LH1_INT_REQ;
174;HSD_SW_DIG_LH2_INT_REQ;
175;HSD_SW_DIG_FE_ADC_INT_REQ;
176;HSD_SW_DIG_DIAG_ADC_INT_REQ;
177;HSD_SW_DIG_FIFO1_PAF_INT_REQ;
178;HSD_SW_DIG_FIFO2_PAF_INT_REQ;
179;HSD_SW_DIG_LH1_INT_QUIT;
180;HSD_SW_DIG_LH2_INT_QUIT;
181;HSD_SW_DIG_FE_ADC_INT_QUIT;
182;HSD_SW_DIG_DIAG_ADC_INT_QUIT;
183;HSD_SW_DIG_FIFO1_PAF_INT_QUIT;
184;HSD_SW_DIG_FIFO2_PAF_INT_QUIT;
185;HSD_SW_DIG_PFC_INT_REQ;
186;HSD_SW_LH1_SIG_INT_REQ;
187;HSD_SW_LH2_SIG_INT_REQ;
188;HSD_SW_DIG_FE_POW_INT_REQ;
189;HSD_SW_DIG_RXTX1_POW_INT_REQ;
190;HSD_SW_DIG_RXTX2_POW_INT_REQ;
191;HSD_SW_DIG_PFC_INT_QUIT;
192;HSD_SW_LH1_SIG_INT_QUIT;
193;HSD_SW_LH2_SIG_INT_QUIT;
194;HSD_SW_DIG_FE_POW_INT_QUIT;
195;HSD_SW_DIG_RXTX1_POW_INT_QUIT;
196;HSD_SW_DIG_RXTX2_POW_INT_QUIT;
197;HSD_SW_DIG_DSP_AUDIO_INT_REQ;
198;HSD_SW_DIG_DSP_AUDIO_QUIT;
199;HSD_SW_DIG_SAMPLE_CLK_1_DIV;
200;HSD_SW_DIG_SAMPLE_CLK_1_SRC;
201;HSD_SW_DIG_SLOT_CLK_1_DIV;
202;HSD_SW_DIG_SAMPLE_CLK_2_DIV;
203;HSD_SW_DIG_SAMPLE_CLK_2_SRC;
204;HSD_SW_DIG_SLOT_CLK_2_DIV;
205;HSD_SW_DIG_I2C_FE_AUXTX_PRESENT;
206;HSD_SW_DIG_LH_SCI_SEL;
207;HSD_SW_DIG_DUC1_PRESENT;
208;HSD_SW_DIG_DUC2_PRESENT;
209;HSD_SW_DIG_LH1_DEC_10BIT;
210;HSD_SW_DIG_LH2_DEC_10BIT;
211;HSD_SW_DIG_HW_CODE_1;
212;HSD_SW_DIG_XREF_OUT_2_DIV;
213;HSD_SW_DIG_XREF_OUT_2_CLK_SRC;
214;HSD_SW_DIG_XPROG_NET_CLK_DIV;
215;HSD_SW_DIG_XPROG_NET_CLK_SRC;
216;HSD_SW_DIG_HW_CODE_2;
217;HSD_SW_DIG_XIL_AT_DSP_DONE;
218;HSD_SW_DIG_XIL_AT_DSP_INIT;
219;HSD_SW_DIG_XIL_AT_DSP_BUSY;
220;HSD_SW_DIG_XIL_LINK_DONE;
221;HSD_SW_DIG_XIL_LINK_INIT;
222;HSD_SW_DIG_XIL_LINK_BUSY;
223;HSD_SW_DIG_XIL_MOD_DEMOD_INIT;
224;HSD_SW_DIG_XIL_MOD_DONE;
225;HSD_SW_DIG_XIL_DEMOD_DONE;
226;HSD_SW_DIG_DIG_OPT_POLL_0;
227;HSD_SW_DIG_DIG_OPT_POLL_1;
228;HSD_SW_DIG_DIG_OPT_POLL_2;
229;HSD_SW_DIG_DIG_OPT_POLL_3;
230;HSD_SW_DIG_DIG_OPT_POLL_4;
231;HSD_SW_DIG_CPLD_ISP_DATA_RD;
232;HSD_SW_DIG_ADC_1_OPT_POLL_0;
233;HSD_SW_DIG_ADC_1_OPT_POLL_1;
234;HSD_SW_DIG_ADC_1_OPT_POLL_2;
235;HSD_SW_DIG_DDC_1_OPT_POLL_0;
236;HSD_SW_DIG_DDC_1_OPT_POLL_1;
237;HSD_SW_DIG_DDC_1_OPT_POLL_2;
238;HSD_SW_DIG_DDC_1_OPT_POLL_3;
239;HSD_SW_DIG_ADC_2_OPT_POLL_0;
240;HSD_SW_DIG_ADC_2_OPT_POLL_1;
241;HSD_SW_DIG_ADC_2_OPT_POLL_2;
242;HSD_SW_DIG_DDC_2_OPT_POLL_0;
243;HSD_SW_DIG_DDC_2_OPT_POLL_1;
244;HSD_SW_DIG_DDC_2_OPT_POLL_2;
245;HSD_SW_DIG_DDC_2_OPT_POLL_3;
246;HSD_SW_DIG_AUC_1_OPT_POLL_0;
247;HSD_SW_DIG_AUC_1_OPT_POLL_1;
248;HSD_SW_DIG_AUC_1_OPT_POLL_2;
249;HSD_SW_DIG_TX_DSP_1_OPT_POLL_0;
250;HSD_SW_DIG_TX_DSP_1_OPT_POLL_1;
251;HSD_SW_DIG_TX_DSP_1_OPT_POLL_2;
252;HSD_SW_DIG_TX_DSP_1_OPT_POLL_3;
253;HSD_SW_DIG_AUC_2_OPT_POLL_0;
254;HSD_SW_DIG_AUC_2_OPT_POLL_1;
255;HSD_SW_DIG_AUC_2_OPT_POLL_2;
256;HSD_SW_DIG_TX_DSP_2_OPT_POLL_0;
257;HSD_SW_DIG_TX_DSP_2_OPT_POLL_1;
258;HSD_SW_DIG_TX_DSP_2_OPT_POLL_2;
259;HSD_SW_DIG_TX_DSP_2_OPT_POLL_3;
260;HSD_SW_DIG_XIL_AT_DSP_VERSION;
261;HSD_SW_DIG_DSP_RX_1_INT;
262;HSD_SW_DIG_DSP_RX_2_INT;
263;HSD_SW_DIG_DSP_TX_1_INT;
264;HSD_SW_DIG_DSP_TX_2_INT;
265;HSD_SW_DIG_RX_TX_1_DPRAM_INT;
266;HSD_SW_DIG_RX_TX_2_DPRAM_INT;
267;HSD_SW_LH1_INT;
268;HSD_SW_LH2_INT;
269;HSD_SW_DIG_FE_ADC_INT;
270;HSD_SW_DIG_DIAG_ADC_INT;
271;HSD_SW_DIG_FIFO1_PAF_INT;
272;HSD_SW_DIG_FIFO2_PAF_INT;
273;HSD_SW_DIG_PFC_INT;
274;HSD_SW_LH1_SIG_INT;
275;HSD_SW_LH2_SIG_INT;
276;HSD_SW_DIG_FE_POW_INT;
277;HSD_SW_DIG_RXTX1_POW_INT;
278;HSD_SW_DIG_RXTX2_POW_INT;
279;HSD_SW_DIG_DSP_AUDIO_INT;
280;HSD_SW_DIG_I2C_FE_DATA_RD;
281;HSD_SW_DIG_I2C_AUX_DATA_RD;
282;HSD_SW_DIG_AUC_DATA_BUSY;
283;HSD_SW_DIG_MOD_DEMOD_XIL_DATA_BUSY;
284;HSD_SW_DIG_I2C_FE_CLK_RD;
285;HSD_SW_DIG_I2C_AUX_CLK_RD;
286;HSD_SW_DIG_FE_ADC_RD;
287;HSD_SW_DIG_DIAG_ADC_RD;
288;HSD_SW_DIG_XIL_LINK_VERSION;
289;HSD_SW_LH_1_RESET;
290;HSD_SW_LH_1_ENABLE;
291;HSD_SW_LH_1_XILINX;
292;HSD_SW_LH_1_DSP_0;
293;HSD_SW_LH_1_DSP_1_RESET_ISP_DATA_WR;
294;HSD_SW_LH_1_DSP_2_RESET_ISP_MOD;
295;HSD_SW_LH_1_DSP_3_RESET_ISP_CLK;
296;HSD_SW_LH_1_ISP;
297;HSD_SW_LH_2_RESET;
298;HSD_SW_LH_2_ENABLE;
299;HSD_SW_LH_2_XILINX;
300;HSD_SW_LH_2_DSP_0;
301;HSD_SW_LH_2_DSP_1_RESET_ISP_DATA_WR;
302;HSD_SW_LH_2_DSP_2_RESET_ISP_MOD;
303;HSD_SW_LH_2_DSP_3_RESET_ISP_CLK;
304;HSD_SW_LH_2_ISP;
305;HSD_SW_LH_1_DONE;
306;HSD_SW_LH_1_INT_AT_DP_RAM;
307;HSD_SW_LH_1_IRQ_3_INIT;
308;HSD_SW_LH_1_OPT_SHARED_MEM;
309;HSD_SW_LH_1_OPT_LOG_MEM_0;
310;HSD_SW_LH_1_OPT_LOG_MEM_1;
311;HSD_SW_LH_1_MOD_MODULE_0;
312;HSD_SW_LH_1_MOD_MODULE_1;
313;HSD_SW_LH_2_DONE;
314;HSD_SW_LH_2_INT_AT_DP_RAM;
315;HSD_SW_LH_2_IRQ_3_INIT;
316;HSD_SW_LH_2_OPT_SHARED_MEM;
317;HSD_SW_LH_2_OPT_LOG_MEM_0;
318;HSD_SW_LH_2_OPT_LOG_MEM_1;
319;HSD_SW_LH_2_MOD_MODULE_0;
320;HSD_SW_LH_2_MOD_MODULE_1;
321;HSD_SW_DIG_RX1_HOST_FIFO_EMPTY;
322;HSD_SW_DIG_RX1_HOST_FIFO_ALMOST_EMPTY;
323;HSD_SW_DIG_RX1_HOST_FIFO_ALMOST_FULL;
324;HSD_SW_DIG_RX1_HOST_FIFO_FULL;
325;HSD_SW_DIG_RX2_HOST_FIFO_EMPTY;
326;HSD_SW_DIG_RX2_HOST_FIFO_ALMOST_EMPTY;
327;HSD_SW_DIG_RX2_HOST_FIFO_ALMOST_FULL;
328;HSD_SW_DIG_RX2_HOST_FIFO_FULL;
329;HSD_SW_DIG_RX1_SAMPLETRIG_SEL;
330;HSD_SW_DIG_RX1_SAMPLETRIG_INV;
331;HSD_SW_DIG_RX2_SAMPLETRIG_SEL;
332;HSD_SW_DIG_RX2_SAMPLETRIG_INV;
333;HSD_SW_DIG_DSP_TX_1_SER;
334;HSD_SW_DIG_DSP_RX_1_SER;
335;HSD_SW_DIG_DSP_TX_2_SER;
336;HSD_SW_DIG_DSP_RX_2_SER;
337;HSD_SW_DIG_DSP_RX_SER_ROUTE;
338;HSD_SW_DIG_DSP_TX_SER_ROUTE;
339;HSD_SW_DIG_LH1_SER_PRI_TX;
340;HSD_SW_DIG_LH1_SER_PRI_RX;
341;HSD_SW_DIG_LH1_SER_SEC_TX;
342;HSD_SW_DIG_LH1_SER_SEC_RX;
343;HSD_SW_DIG_LH2_SER_PRI_TX;
344;HSD_SW_DIG_LH2_SER_PRI_RX;
345;HSD_SW_DIG_LH2_SER_SEC_TX;
346;HSD_SW_DIG_LH2_SER_SEC_RX;
347;HSD_SW_AB_RESET;
348;HSD_SW_AB_CBT_MUX_SPDIF_TX;
349;HSD_SW_AB_CBT_MUX_DSP_ESSI1;
350;HSD_SW_AB_CBT_MUX_FPGA;
351;HSD_SW_DIG_FIXED_CLOCK_PRESENT;
352;HSD_SW_DIG_NET_CLK_1_PRESENT;
353;HSD_SW_DIG_NET_CLK_2_PRESENT;
354;HSD_SW_DIG_DDC1_IQ_DEC;
355;HSD_SW_DIG_DDC2_IQ_DEC;
356;HSD_SW_AUDIO_I2C_SCL;
357;HSD_SW_AUDIO_I2C_SDA;
358;HSD_SW_AUDIO_I2C_BUSY_WRITE;
359;HSD_SW_AUDIO_I2C_SIN;
360;HSD_SW_AUDIO_I2C_BUSY_READ;
361;HSD_SW_CRTC_LH_1_DIAG_SEL;
362;HSD_SW_CRTC_LH_1_I2C_SRC;
363;HSD_SW_CRTC_LH_2_DIAG_SEL;
364;HSD_SW_CRTC_LH_2_I2C_SRC;
365;HSD_SW_MAC_DIAG_SEL;
366;HSD_SW_MAC_DIAG;
367;HSD_SW_MAC_MAC_MAIN_OPT_POLL_0;
368;HSD_SW_MAC_MAC_MAIN_OPT_POLL_1;
369;HSD_SW_MAC_MAC_MAIN_OPT_POLL_2;
370;HSD_SW_MAC_MAC_MAIN_OPT_POLL_3;
371;HSD_SW_MAC_MAC_AUX_OPT_POLL_0;
372;HSD_SW_MAC_MAC_AUX_OPT_POLL_1;
373;HSD_SW_MAC_MAC_AUX_OPT_POLL_2;
374;HSD_SW_MAC_MAC_AUX_OPT_POLL_3;
375;HSD_SW_MAC_MDSP_MAIN_OPT_POLL_0;
376;HSD_SW_MAC_MDSP_MAIN_OPT_POLL_1;
377;HSD_SW_MAC_MDSP_MAIN_OPT_POLL_2;
378;HSD_SW_MAC_MDSP_MAIN_OPT_POLL_3;
379;HSD_SW_MAC_MDSP_AUX_OPT_POLL_0;
380;HSD_SW_MAC_MDSP_AUX_OPT_POLL_1;
381;HSD_SW_MAC_MDSP_AUX_OPT_POLL_2;
382;HSD_SW_MAC_MDSP_AUX_OPT_POLL_3;
383;HSD_SW_IQIF_RX1_MOD_FILT_SEL;
384;HSD_SW_IQIF_TX1_MOD_FILT_SEL;
385;HSD_SW_IQIF_RX1_SW1;
386;HSD_SW_IQIF_RX1_SW2;
387;HSD_SW_IQIF_TX1_SW1;
388;HSD_SW_IQIF_TX1_SW2;
389;HSD_SW_IQIF_RX2_MOD_FILT_SEL;
390;HSD_SW_IQIF_TX2_MOD_FILT_SEL;
391;HSD_SW_IQIF_RX2_SW1;
392;HSD_SW_IQIF_RX2_SW2;
393;HSD_SW_IQIF_TX2_SW1;
394;HSD_SW_IQIF_TX2_SW2;
395;HSD_SW_IQIF_DIAG_SEL;
396;HSD_SW_IQIF_DIAG;
397;HSD_SW_IQIF_RX1_FILT_SEL;
398;HSD_SW_IQIF_TX1_FILT_SEL;
399;HSD_SW_IQIF_RX1_LO_ENABLE;
400;HSD_SW_IQIF_TX1_LO_ENABLE;
401;HSD_SW_IQIF_TX1_SW3;
402;HSD_SW_IQIF_RX2_FILT_SEL;
403;HSD_SW_IQIF_TX2_FILT_SEL;
404;HSD_SW_IQIF_RX2_LO_ENABLE;
405;HSD_SW_IQIF_TX2_LO_ENABLE;
406;HSD_SW_IQIF_TX2_SW3;
407;HSD_SW_IQIF_TX2_FM_ENABLE;
408;HSD_SW_IQIF_RX1_DIV;
409;HSD_SW_IQIF_TX1_DIV;
410;HSD_SW_IQIF_RX2_DIV;
411;HSD_SW_IQIF_TX2_DIV;
412;HSD_SW_IQIF_10_M_DIV;
413;HSD_SW_IQIF_10_M_LO_ENABLE;
414;HSD_SW_IQIF_TX1_FM_ENABLE;
415;HSD_SW_IQIF_5_V_SUPPLY_1;
416;HSD_SW_IQIF_5_V_SUPPLY_2;
417;HSD_SW_IQIF_RX1_LINK;
418;HSD_SW_IQIF_RX2_LINK;
419;HSD_SW_IQIF_TX_6_DB_SUM;
420;HSD_SW_IQIF_RX_SPLIT;
421;HSD_SW_FE_TRIG_0_SEL;
422;HSD_SW_FE_TRIG_1_SEL;
423;HSD_SW_FE_TESTOSCILLATOR;
424;HSD_SW_FE_THRESHOLD_DIAG_MUX;
425;HSD_SW_IQIF_PMB_EN_1;
426;HSD_SW_IQIF_PMB_EN_2;
427;HSD_SW_IQIF_PMB_EN_3;
428;HSD_SW_IQIF_PMB_EN_4;
429;HSD_SW_IQIF_PMB_EN_5;
430;HSD_SW_IQIF_PMB_CLK;
431;HSD_SW_IQIF_PMB_DAT;
432;HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_0;
433;HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_1;
434;HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_2;
435;HSD_SW_CRTC_LH_1_DSP_0_OPT_POLL_3;
436;HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_0;
437;HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_1;
438;HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_2;
439;HSD_SW_CRTC_LH_1_DSP_1_OPT_POLL_3;
440;HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_0;
441;HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_1;
442;HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_2;
443;HSD_SW_CRTC_LH_1_DSP_2_OPT_POLL_3;
444;HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_0;
445;HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_1;
446;HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_2;
447;HSD_SW_CRTC_LH_1_DSP_3_OPT_POLL_3;
448;HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_0;
449;HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_1;
450;HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_2;
451;HSD_SW_CRTC_LH_1_DSP_4_OPT_POLL_3;
452;HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_0;
453;HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_1;
454;HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_2;
455;HSD_SW_CRTC_LH_1_DSP_5_OPT_POLL_3;
456;HSD_SW_CRTC_LH_1_VERSION;
457;HSD_SW_CRTC_LH_1_IDENT1;
458;HSD_SW_CRTC_LH_1_IDENT2;
459;HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_0;
460;HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_1;
461;HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_2;
462;HSD_SW_CRTC_LH_2_DSP_0_OPT_POLL_3;
463;HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_0;
464;HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_1;
465;HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_2;
466;HSD_SW_CRTC_LH_2_DSP_1_OPT_POLL_3;
467;HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_0;
468;HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_1;
469;HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_2;
470;HSD_SW_CRTC_LH_2_DSP_2_OPT_POLL_3;
471;HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_0;
472;HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_1;
473;HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_2;
474;HSD_SW_CRTC_LH_2_DSP_3_OPT_POLL_3;
475;HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_0;
476;HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_1;
477;HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_2;
478;HSD_SW_CRTC_LH_2_DSP_4_OPT_POLL_3;
479;HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_0;
480;HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_1;
481;HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_2;
482;HSD_SW_CRTC_LH_2_DSP_5_OPT_POLL_3;
483;HSD_SW_CRTC_LH_2_VERSION;
484;HSD_SW_CRTC_LH_2_IDENT1;
485;HSD_SW_CRTC_LH_2_IDENT2;
486;HSD_SW_CRTC_LH_1_I2C_SCL_RD;
487;HSD_SW_CRTC_LH_1_I2C_SDA_RD;
488;HSD_SW_CRTC_LH_1_I2C_DSP_BUSY_RD;
489;HSD_SW_CRTC_LH_1_I2C_SCL_WR;
490;HSD_SW_CRTC_LH_1_I2C_SDA_WR;
491;HSD_SW_CRTC_LH_1_I2C_PC_BUSY_WR;
492;HSD_SW_CRTC_LH_2_I2C_SCL_RD;
493;HSD_SW_CRTC_LH_2_I2C_SDA_RD;
494;HSD_SW_CRTC_LH_2_I2C_DSP_BUSY_RD;
495;HSD_SW_CRTC_LH_2_I2C_SCL_WR;
496;HSD_SW_CRTC_LH_2_I2C_SDA_WR;
497;HSD_SW_CRTC_LH_2_I2C_PC_BUSY_WR;
498;HSD_SW_IQIF_TX1_OUT_I_OFS;
499;HSD_SW_IQIF_TX1_OUT_Q_OFS;
500;HSD_SW_IQIF_TX1_IN_I_OFS;
501;HSD_SW_IQIF_TX1_IN_Q_OFS;
502;HSD_SW_IQIF_RX1_OUT_I_OFS;
503;HSD_SW_IQIF_RX1_OUT_Q_OFS;
504;HSD_SW_IQIF_RX1_IN_I_OFS;
505;HSD_SW_IQIF_RX1_IN_Q_OFS;
506;HSD_SW_IQIF_TX1_OUT_I_GAIN;
507;HSD_SW_IQIF_TX1_OUT_Q_GAIN;
508;HSD_SW_IQIF_TX1_IN_I_GAIN;
509;HSD_SW_IQIF_TX1_IN_Q_GAIN;
510;HSD_SW_IQIF_RX1_OUT_I_GAIN;
511;HSD_SW_IQIF_RX1_OUT_Q_GAIN;
512;HSD_SW_IQIF_RX1_IN_I_GAIN;
513;HSD_SW_IQIF_RX1_IN_Q_GAIN;
514;HSD_SW_IQIF_TX1_OUT_PH;
515;HSD_SW_IQIF_TX1_IN_PH;
516;HSD_SW_IQIF_RX1_OUT_PH;
517;HSD_SW_IQIF_RX1_IN_PH;
518;HSD_SW_IQIF_TX2_OUT_PH;
519;HSD_SW_IQIF_TX2_IN_PH;
520;HSD_SW_IQIF_RX2_OUT_PH;
521;HSD_SW_IQIF_RX2_IN_PH;
522;HSD_SW_IQIF_TX2_OUT_I_OFS;
523;HSD_SW_IQIF_TX2_OUT_Q_OFS;
524;HSD_SW_IQIF_TX2_IN_I_OFS;
525;HSD_SW_IQIF_TX2_IN_Q_OFS;
526;HSD_SW_IQIF_RX2_OUT_I_OFS;
527;HSD_SW_IQIF_RX2_OUT_Q_OFS;
528;HSD_SW_IQIF_RX2_IN_I_OFS;
529;HSD_SW_IQIF_RX2_IN_Q_OFS;
530;HSD_SW_IQIF_TX2_OUT_I_GAIN;
531;HSD_SW_IQIF_TX2_OUT_Q_GAIN;
532;HSD_SW_IQIF_TX2_IN_I_GAIN;
533;HSD_SW_IQIF_TX2_IN_Q_GAIN;
534;HSD_SW_IQIF_RX2_OUT_I_GAIN;
535;HSD_SW_IQIF_RX2_OUT_Q_GAIN;
536;HSD_SW_IQIF_RX2_IN_I_GAIN;
537;HSD_SW_IQIF_RX2_IN_Q_GAIN;
538;HSD_SW_IQIF_CH1_OFS_DAC_SCR_SCLR;
539;HSD_SW_IQIF_CH1_OFS_DAC_SCR_SSTBY;
540;HSD_SW_IQIF_CH1_OFS_DAC_SCR_PD;
541;HSD_SW_IQIF_CH1_OFS_DAC_SCR_COD;
542;HSD_SW_IQIF_CH1_OFS_DAC_SCR_DATFMT;
543;HSD_SW_IQIF_CH1_GAIN_DAC_SCR_SCLR;
544;HSD_SW_IQIF_CH1_GAIN_DAC_SCR_SSTBY;
545;HSD_SW_IQIF_CH1_GAIN_DAC_SCR_PD;
546;HSD_SW_IQIF_CH1_GAIN_DAC_SCR_COD;
547;HSD_SW_IQIF_CH1_GAIN_DAC_SCR_DATFMT;
548;HSD_SW_IQIF_PH_DAC_SCR_SCLR;
549;HSD_SW_IQIF_PH_DAC_SCR_SSTBY;
550;HSD_SW_IQIF_PH_DAC_SCR_PD;
551;HSD_SW_IQIF_PH_DAC_SCR_COD;
552;HSD_SW_IQIF_PH_DAC_SCR_DATFMT;
553;HSD_SW_IQIF_CH2_OFS_DAC_SCR_SCLR;
554;HSD_SW_IQIF_CH2_OFS_DAC_SCR_SSTBY;
555;HSD_SW_IQIF_CH2_OFS_DAC_SCR_PD;
556;HSD_SW_IQIF_CH2_OFS_DAC_SCR_COD;
557;HSD_SW_IQIF_CH2_OFS_DAC_SCR_DATFMT;
558;HSD_SW_IQIF_CH2_GAIN_DAC_SCR_SCLR;
559;HSD_SW_IQIF_CH2_GAIN_DAC_SCR_SSTBY;
560;HSD_SW_IQIF_CH2_GAIN_DAC_SCR_PD;
561;HSD_SW_IQIF_CH2_GAIN_DAC_SCR_COD;
562;HSD_SW_IQIF_CH2_GAIN_DAC_SCR_DATFMT;
563;HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_CLR;
564;HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_STBY;
565;HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_DAC_SEL;
566;HSD_SW_IQIF_TX1_OUT_I_OFS_DAC_CCR_MX;
567;HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_CLR;
568;HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_STBY;
569;HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_DAC_SEL;
570;HSD_SW_IQIF_TX1_OUT_Q_OFS_DAC_CCR_MX;
571;HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_CLR;
572;HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_STBY;
573;HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_DAC_SEL;
574;HSD_SW_IQIF_TX1_IN_I_OFS_DAC_CCR_MX;
575;HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_CLR;
576;HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_STBY;
577;HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_DAC_SEL;
578;HSD_SW_IQIF_TX1_IN_Q_OFS_DAC_CCR_MX;
579;HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_CLR;
580;HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_STBY;
581;HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_DAC_SEL;
582;HSD_SW_IQIF_RX1_OUT_I_OFS_DAC_CCR_MX;
583;HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_CLR;
584;HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_STBY;
585;HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_DAC_SEL;
586;HSD_SW_IQIF_RX1_OUT_Q_OFS_DAC_CCR_MX;
587;HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_CLR;
588;HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_STBY;
589;HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_DAC_SEL;
590;HSD_SW_IQIF_RX1_IN_I_OFS_DAC_CCR_MX;
591;HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_CLR;
592;HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_STBY;
593;HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_DAC_SEL;
594;HSD_SW_IQIF_RX1_IN_Q_OFS_DAC_CCR_MX;
595;HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_CLR;
596;HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_STBY;
597;HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_DAC_SEL;
598;HSD_SW_IQIF_TX1_OUT_I_GAIN_DAC_CCR_MX;
599;HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_CLR;
600;HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_STBY;
601;HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_DAC_SEL;
602;HSD_SW_IQIF_TX1_OUT_Q_GAIN_DAC_CCR_MX;
603;HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_CLR;
604;HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_STBY;
605;HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_DAC_SEL;
606;HSD_SW_IQIF_TX1_IN_I_GAIN_DAC_CCR_MX;
607;HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_CLR;
608;HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_STBY;
609;HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_DAC_SEL;
610;HSD_SW_IQIF_TX1_IN_Q_GAIN_DAC_CCR_MX;
611;HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_CLR;
612;HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_STBY;
613;HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_DAC_SEL;
614;HSD_SW_IQIF_RX1_OUT_I_GAIN_DAC_CCR_MX;
615;HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_CLR;
616;HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_STBY;
617;HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_DAC_SEL;
618;HSD_SW_IQIF_RX1_OUT_Q_GAIN_DAC_CCR_MX;
619;HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_CLR;
620;HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_STBY;
621;HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_DAC_SEL;
622;HSD_SW_IQIF_RX1_IN_I_GAIN_DAC_CCR_MX;
623;HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_CLR;
624;HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_STBY;
625;HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_DAC_SEL;
626;HSD_SW_IQIF_RX1_IN_Q_GAIN_DAC_CCR_MX;
627;HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_CLR;
628;HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_STBY;
629;HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_DAC_SEL;
630;HSD_SW_IQIF_TX1_OUT_PH_DAC_CCR_MX;
631;HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_CLR;
632;HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_STBY;
633;HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_DAC_SEL;
634;HSD_SW_IQIF_TX1_IN_PH_DAC_CCR_MX;
635;HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_CLR;
636;HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_STBY;
637;HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_DAC_SEL;
638;HSD_SW_IQIF_RX1_OUT_PH_DAC_CCR_MX;
639;HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_CLR;
640;HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_STBY;
641;HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_DAC_SEL;
642;HSD_SW_IQIF_RX1_IN_PH_DAC_CCR_MX;
643;HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_CLR;
644;HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_STBY;
645;HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_DAC_SEL;
646;HSD_SW_IQIF_TX2_OUT_PH_DAC_CCR_MX;
647;HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_CLR;
648;HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_STBY;
649;HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_DAC_SEL;
650;HSD_SW_IQIF_TX2_IN_PH_DAC_CCR_MX;
651;HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_CLR;
652;HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_STBY;
653;HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_DAC_SEL;
654;HSD_SW_IQIF_RX2_OUT_PH_DAC_CCR_MX;
655;HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_CLR;
656;HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_STBY;
657;HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_DAC_SEL;
658;HSD_SW_IQIF_RX2_IN_PH_DAC_CCR_MX;
659;HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_CLR;
660;HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_STBY;
661;HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_DAC_SEL;
662;HSD_SW_IQIF_TX2_OUT_I_OFS_DAC_CCR_MX;
663;HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_CLR;
664;HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_STBY;
665;HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_DAC_SEL;
666;HSD_SW_IQIF_TX2_OUT_Q_OFS_DAC_CCR_MX;
667;HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_CLR;
668;HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_STBY;
669;HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_DAC_SEL;
670;HSD_SW_IQIF_TX2_IN_I_OFS_DAC_CCR_MX;
671;HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_CLR;
672;HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_STBY;
673;HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_DAC_SEL;
674;HSD_SW_IQIF_TX2_IN_Q_OFS_DAC_CCR_MX;
675;HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_CLR;
676;HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_STBY;
677;HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_DAC_SEL;
678;HSD_SW_IQIF_RX2_OUT_I_OFS_DAC_CCR_MX;
679;HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_CLR;
680;HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_STBY;
681;HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_DAC_SEL;
682;HSD_SW_IQIF_RX2_OUT_Q_OFS_DAC_CCR_MX;
683;HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_CLR;
684;HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_STBY;
685;HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_DAC_SEL;
686;HSD_SW_IQIF_RX2_IN_I_OFS_DAC_CCR_MX;
687;HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_CLR;
688;HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_STBY;
689;HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_DAC_SEL;
690;HSD_SW_IQIF_RX2_IN_Q_OFS_DAC_CCR_MX;
691;HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_CLR;
692;HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_STBY;
693;HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_DAC_SEL;
694;HSD_SW_IQIF_TX2_OUT_I_GAIN_DAC_CCR_MX;
695;HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_CLR;
696;HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_STBY;
697;HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_DAC_SEL;
698;HSD_SW_IQIF_TX2_OUT_Q_GAIN_DAC_CCR_MX;
699;HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_CLR;
700;HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_STBY;
701;HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_DAC_SEL;
702;HSD_SW_IQIF_TX2_IN_I_GAIN_DAC_CCR_MX;
703;HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_CLR;
704;HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_STBY;
705;HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_DAC_SEL;
706;HSD_SW_IQIF_TX2_IN_Q_GAIN_DAC_CCR_MX;
707;HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_CLR;
708;HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_STBY;
709;HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_DAC_SEL;
710;HSD_SW_IQIF_RX2_OUT_I_GAIN_DAC_CCR_MX;
711;HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_CLR;
712;HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_STBY;
713;HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_DAC_SEL;
714;HSD_SW_IQIF_RX2_OUT_Q_GAIN_DAC_CCR_MX;
715;HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_CLR;
716;HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_STBY;
717;HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_DAC_SEL;
718;HSD_SW_IQIF_RX2_IN_I_GAIN_DAC_CCR_MX;
719;HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_CLR;
720;HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_STBY;
721;HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_DAC_SEL;
722;HSD_SW_IQIF_RX2_IN_Q_GAIN_DAC_CCR_MX;
723;HSD_SW_IQIF_OPT_POLL_0;
724;HSD_SW_IQIF_OPT_POLL_1;
725;HSD_SW_IQIF_OPT_POLL_2;
726;HSD_SW_IQIF_OPT_POLL_3;
727;HSD_SW_DIG_TBUS_REG_SEL;
728;HSD_SW_DIG_EXTTBUS_1_SRC_SEL;
729;HSD_SW_DIG_EXTTBUS_1_DELAY_SEL;
730;HSD_SW_DIG_EXTTBUS_1_INV;
731;HSD_SW_DIG_EXTTBUS_2_SRC_SEL;
732;HSD_SW_DIG_EXTTBUS_2_DELAY_SEL;
733;HSD_SW_DIG_EXTTBUS_2_INV;
734;HSD_SW_DIG_EXTTBUS_3_SRC_SEL;
735;HSD_SW_DIG_EXTTBUS_3_DELAY_SEL;
736;HSD_SW_DIG_EXTTBUS_3_INV;
737;HSD_SW_DIG_EXTTBUS_4_SRC_SEL;
738;HSD_SW_DIG_EXTTBUS_4_DELAY_SEL;
739;HSD_SW_DIG_EXTTBUS_4_INV;
740;HSD_SW_DIG_EXTTBUS_13_SRC_SEL;
741;HSD_SW_DIG_EXTTBUS_13_ENABLE;
742;HSD_SW_DIG_EXTTBUS_13_INV;
743;HSD_SW_DIG_EXTTBUS_14_SRC_SEL;
744;HSD_SW_DIG_EXTTBUS_14_ENABLE;
745;HSD_SW_DIG_EXTTBUS_14_INV;
746;HSD_SW_DIG_RXDSP_1_TBUS_TRIG_SRC_SEL;
747;HSD_SW_DIG_RXDSP_1_DELAY_ENABLE;
748;HSD_SW_DIG_RXDSP_2_TBUS_TRIG_SRC_SEL;
749;HSD_SW_DIG_RXDSP_2_DELAY_ENABLE;
750;HSD_SW_DIG_LH_1_TRIG_SRC_SEL;
751;HSD_SW_DIG_LH_1_DELAY_ENABLE;
752;HSD_SW_DIG_LH_1_TRIG_INV;
753;HSD_SW_DIG_LH_2_TRIG_SRC_SEL;
754;HSD_SW_DIG_LH_2_DELAY_ENABLE;
755;HSD_SW_DIG_LH_2_TRIG_INV;
756;HSD_SW_DIG_EXTTBUS_DELAY_1_SRC;
757;HSD_SW_DIG_EXTTBUS_DELAY_2_SRC;
758;HSD_SW_DIG_EXTTBUS_DELAY_1_LOW;
759;HSD_SW_DIG_EXTTBUS_DELAY_1_HIGH;
760;HSD_SW_DIG_EXTTBUS_DELAY_2_LOW;
761;HSD_SW_DIG_EXTTBUS_DELAY_2_HIGH;
762;HSD_SW_DIG_RXDSP_1_DELAY_LOW;
763;HSD_SW_DIG_RXDSP_1_DELAY_HIGH;
764;HSD_SW_DIG_RXDSP_2_DELAY_LOW;
765;HSD_SW_DIG_RXDSP_2_DELAY_HIGH;
766;HSD_SW_DIG_LH_1_DELAY_LOW;
767;HSD_SW_DIG_LH_1_DELAY_HIGH;
768;HSD_SW_DIG_LH_2_DELAY_LOW;
769;HSD_SW_DIG_LH_2_DELAY_HIGH;
770;HSD_SW_CRTC_LH_1_MASTER_CLK_SEL;
771;HSD_SW_CRTC_LH_1_BIT_CLK_SEL;
772;HSD_SW_CRTC_LH_1_DSP_TRIG_SEL;
773;HSD_SW_CRTC_LH_2_MASTER_CLK_SEL;
774;HSD_SW_CRTC_LH_2_BIT_CLK_SEL;
775;HSD_SW_CRTC_LH_2_DSP_TRIG_SEL;
776;HSD_SW_CRTC_LH_1_RS232_TEST;
777;HSD_SW_CRTC_LH_1_MST_ON;
778;HSD_SW_CRTC_LH_1_TRIG_TEST;
779;HSD_SW_CRTC_LH_1_SINGLE_TEST;
780;HSD_SW_CRTC_LH_1_SPECIAL_TEST;
781;HSD_SW_CRTC_LH_2_RS232_TEST;
782;HSD_SW_CRTC_LH_2_MST_ON;
783;HSD_SW_CRTC_LH_2_TRIG_TEST;
784;HSD_SW_CRTC_LH_2_SINGLE_TEST;
785;HSD_SW_CRTC_LH_2_SPECIAL_TEST;
786;HSD_SW_IQIF_DIAG_SEL_3;
787;HSD_SW_IQIF_DIAG_3;
788;HSD_SW_USU1_I2C_SDA;
789;HSD_SW_USU1_I2C_SCL;
790;HSD_SW_USU1_I2C_SIN;
791;HSD_SW_USU1_CODEC_RESET;
792;HSD_SW_USU1_CODEC_MUX_ENABLE;
793;HSD_SW_USU1_SP_DSP_RESET;
794;HSD_SW_USU1_CODEC_MUX_BT_SEL;
795;HSD_SW_USU1_SP_HOST_SEL;
796;HSD_SW_USU1_I2C_SP_ENABLE;
797;HSD_SW_USU1_BT_MOT_RESET;
798;HSD_SW_USU1_BT_CPLD_RESET;
799;HSD_SW_USU1_BT_HOST_SEL;
800;HSD_SW_USU1_MC_ON;
801;HSD_SW_USU1_CPDSP_RESET;
802;HSD_SW_USU1_CPDSP_ON;
803;HSD_SW_USU1_I2C_PPC_ENABLE;
804;HSD_SW_USU1_PPC_RESET;
805;HSD_SW_USU1_PPC_CLK_ENABLE;
806;HSD_SW_USU1_DIAG_SEL;
807;HSD_SW_USU1_I2C_SOURCE;
808;HSD_SW_USU2_I2C_SDA;
809;HSD_SW_USU2_I2C_SCL;
810;HSD_SW_USU2_I2C_SIN;
811;HSD_SW_USU2_CODEC_RESET;
812;HSD_SW_USU2_CODEC_MUX_ENABLE;
813;HSD_SW_USU2_SP_DSP_RESET;
814;HSD_SW_USU2_CODEC_MUX_BT_SEL;
815;HSD_SW_USU2_SP_HOST_SEL;
816;HSD_SW_USU2_I2C_SP_ENABLE;
817;HSD_SW_USU2_BT_MOT_RESET;
818;HSD_SW_USU2_BT_CPLD_RESET;
819;HSD_SW_USU2_BT_HOST_SEL;
820;HSD_SW_USU2_MC_ON;
821;HSD_SW_USU2_CPDSP_RESET;
822;HSD_SW_USU2_CPDSP_ON;
823;HSD_SW_USU2_I2C_PPC_ENABLE;
824;HSD_SW_USU2_PPC_RESET;
825;HSD_SW_USU2_PPC_CLK_ENABLE;
826;HSD_SW_USU2_DIAG_SEL;
827;HSD_SW_USU2_I2C_SOURCE;
828;HSD_SW_MAC_I2C_SCL_RD;
829;HSD_SW_MAC_I2C_SDA_RD;
830;HSD_SW_MAC_DSP_BUSY;
831;HSD_SW_MAC_I2C_SCL_WR;
832;HSD_SW_MAC_I2C_SDA_WR;
833;HSD_SW_MAC_PC_BUSY;
834;HSD_SW_MAC_CONTROL_RX_FIFO_RESET;
835;HSD_SW_MAC_CONTROL_RX_FIFO_LOAD;
836;HSD_SW_MAC_CONTROL_IRQD_FOR_MAC_MAIN_DSP;
837;HSD_SW_MAC_CONTROL_LED1;
838;HSD_SW_MAC_CONTROL_LED2;
839;HSD_SW_MAC_CONTROL_LED3;
840;HSD_SW_MAC_CONTROL_LED4;
841;HSD_SW_MAC_CONTROL_LED5;
842;HSD_SW_MAC_MUX_SSIMUX;
843;HSD_SW_MAC_MUX_I2CMUX;
844;HSD_SW_EVDO_LH_1_MODDSP_RESET;
845;HSD_SW_EVDO_LH_1_ISA_RESET;
846;HSD_SW_EVDO_LH_1_HOST_SEL;
847;HSD_SW_EVDO_LH_2_MODDSP_RESET;
848;HSD_SW_EVDO_LH_2_ISA_RESET;
849;HSD_SW_EVDO_LH_2_HOST_SEL;
850;HSD_SW_FPGA_EVDO_LH_1_RESET;
851;HSD_SW_FPGA_EVDO_LH_2_RESET;
852;HSD_SW_DIG_WCDMA_TRIGGER;
853;HSD_SW_DIG_ESSI_MODE_CH_1;
854;HSD_SW_DIG_ESSI_MODE_CH_2;
855;HSD_SW_DIG_RXDSP_1_DEBOUNCE_COUNTER;
856;HSD_SW_DIG_RXDSP_1_DEBOUNCE_MODE;
857;HSD_SW_DIG_RXDSP_2_DEBOUNCE_COUNTER;
858;HSD_SW_DIG_RXDSP_2_DEBOUNCE_MODE;
859;HSD_SW_CBT_OPT_POLL_DDC_0;
860;HSD_SW_CBT_OPT_POLL_DDC_1;
861;HSD_SW_CBT_OPT_POLL_DDC_2;
862;HSD_SW_CBT_OPT_POLL_DDC_3;
863;HSD_SW_CBT_OPT_POLL_BT;
864;HSD_SW_CBT_RESET_BT_ADSP;
865;HSD_SW_CBT_RESET_BT_MOT;
866;HSD_SW_CBT_RESET_DDC;
867;HSD_SW_CBT_RESET_RF_FPGA;
868;HSD_SW_CBT_RESET_AUDIO;
869;HSD_SW_CBT_RESET_CODEC;
870;HSD_SW_CBT_RESET_DIAG_ADC;
871;HSD_SW_CBT_SIGNALLING_MODE;
872;HSD_SW_CBT_DIRTY_TX_MODE;
873;HSD_SW_CBT_DIRTY_TX;
874;HSD_SW_CBT_DIRTY_TX_DRIFT;
875;HSD_SW_CBT_TRIGGER_SEL;
876;HSD_SW_CBT_PACKET_TYPE;
877;HSD_SW_CBT_BIT_PATTERN;
878;HSD_SW_CBT_AUDIO_AB_TO_BTM;
879;HSD_SW_CBT_AUDIO_LOOPBACK;
880;HSD_SW_CBT_AUDIO_BTM_TO_AB;
881;HSD_SW_CBT_AUDIO_SYNC;
882;HSD_SW_COPRO1_I2C_SDA;
883;HSD_SW_COPRO1_I2C_SCL;
884;HSD_SW_COPRO1_I2C_SEL;
885;HSD_SW_COPRO1_I2C_SIN;
886;HSD_SW_COPRO2_I2C_SDA;
887;HSD_SW_COPRO2_I2C_SCL;
888;HSD_SW_COPRO2_I2C_SEL;
889;HSD_SW_COPRO2_I2C_SIN;