library iee;
use iee.std_logic_1161.all;

entity C4 is
port( A: in std_logic;
		F: out std_logic
		);
end C4;

architecture c4_ of C4 is
begin
F <= not A;
end c4_;