Analysis & Synthesis report for PovDisplay
Fri Apr 21 15:27:47 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |povDisplay|DriveLed:driveLed4|reset
 10. State Machine - |povDisplay|DriveLed:driveLed3|reset
 11. State Machine - |povDisplay|DriveLed:driveLed2|reset
 12. State Machine - |povDisplay|DriveLed:driveLed1|reset
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated
 18. Parameter Settings for User Entity Instance: UART_RX:comb_3
 19. Parameter Settings for User Entity Instance: memory:comb_4
 20. Parameter Settings for User Entity Instance: memory:comb_4|altsyncram:altsyncram_component
 21. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 22. altsyncram Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "DriveLed:driveLed4"
 24. Port Connectivity Checks: "DriveLed:driveLed3"
 25. Port Connectivity Checks: "DriveLed:driveLed2"
 26. Port Connectivity Checks: "DriveLed:driveLed1"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages
 30. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 21 15:27:47 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; PovDisplay                                  ;
; Top-level Entity Name              ; povDisplay                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,474                                       ;
;     Total combinational functions  ; 4,440                                       ;
;     Dedicated logic registers      ; 3,129                                       ;
; Total registers                    ; 3129                                        ;
; Total pins                         ; 13                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 196,608                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; povDisplay         ; PovDisplay         ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; UART-RX.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/UART-RX.sv                 ;         ;
; povDisplay.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv              ;         ;
; memory.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv                  ;         ;
; DriveLed.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/DriveLed.sv                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf           ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc    ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc              ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc           ;         ;
; aglobal160.inc                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc           ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc            ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc               ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc               ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc             ;         ;
; db/altsyncram_t6q1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf     ;         ;
; db/decode_97a.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/decode_97a.tdf          ;         ;
; db/decode_2j9.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/decode_2j9.tdf          ;         ;
; db/mux_73b.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/mux_73b.tdf             ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf           ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc          ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc      ;         ;
; db/lpm_divide_qtl.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/lpm_divide_qtl.tdf      ;         ;
; db/sign_div_unsign_slh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/sign_div_unsign_slh.tdf ;         ;
; db/alt_u_div_2ie.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/alt_u_div_2ie.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/add_sub_u3c.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,474     ;
;                                             ;           ;
; Total combinational functions               ; 4440      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3031      ;
;     -- 3 input functions                    ; 1144      ;
;     -- <=2 input functions                  ; 265       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 4117      ;
;     -- arithmetic mode                      ; 323       ;
;                                             ;           ;
; Total registers                             ; 3129      ;
;     -- Dedicated logic registers            ; 3129      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 13        ;
; Total memory bits                           ; 196608    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 3058      ;
; Total fan-out                               ; 24556     ;
; Average fan-out                             ; 3.22      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                         ; Entity Name         ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |povDisplay                               ; 4440 (3118)       ; 3129 (2895)  ; 196608      ; 0          ; 0            ; 0       ; 0         ; 13   ; 0            ; 0          ; |povDisplay                                                                                                 ; povDisplay          ; work         ;
;    |DriveLed:driveLed1|                   ; 447 (447)         ; 122 (122)    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|DriveLed:driveLed1                                                                              ; DriveLed            ; work         ;
;    |DriveLed:driveLed2|                   ; 235 (235)         ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|DriveLed:driveLed2                                                                              ; DriveLed            ; work         ;
;    |DriveLed:driveLed3|                   ; 236 (236)         ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|DriveLed:driveLed3                                                                              ; DriveLed            ; work         ;
;    |DriveLed:driveLed4|                   ; 235 (235)         ; 25 (25)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|DriveLed:driveLed4                                                                              ; DriveLed            ; work         ;
;    |UART_RX:comb_3|                       ; 44 (44)           ; 37 (37)      ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|UART_RX:comb_3                                                                                  ; UART_RX             ; work         ;
;    |lpm_divide:Div0|                      ; 125 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_qtl:auto_generated|     ; 125 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|lpm_divide:Div0|lpm_divide_qtl:auto_generated                                                   ; lpm_divide_qtl      ; work         ;
;          |sign_div_unsign_slh:divider|    ; 125 (0)           ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|lpm_divide:Div0|lpm_divide_qtl:auto_generated|sign_div_unsign_slh:divider                       ; sign_div_unsign_slh ; work         ;
;             |alt_u_div_2ie:divider|       ; 125 (125)         ; 0 (0)        ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|lpm_divide:Div0|lpm_divide_qtl:auto_generated|sign_div_unsign_slh:divider|alt_u_div_2ie:divider ; alt_u_div_2ie       ; work         ;
;    |memory:comb_4|                        ; 0 (0)             ; 0 (0)        ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|memory:comb_4                                                                                   ; memory              ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|memory:comb_4|altsyncram:altsyncram_component                                                   ; altsyncram          ; work         ;
;          |altsyncram_t6q1:auto_generated| ; 0 (0)             ; 0 (0)        ; 196608      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |povDisplay|memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated                    ; altsyncram_t6q1     ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 24           ; 16384        ; 24           ; 393216 ; None ;
+-----------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |povDisplay|DriveLed:driveLed4|reset ;
+-----------+------------------------------------------+
; Name      ; reset.001                                ;
+-----------+------------------------------------------+
; reset.000 ; 0                                        ;
; reset.001 ; 1                                        ;
+-----------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |povDisplay|DriveLed:driveLed3|reset ;
+-----------+------------------------------------------+
; Name      ; reset.001                                ;
+-----------+------------------------------------------+
; reset.000 ; 0                                        ;
; reset.001 ; 1                                        ;
+-----------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |povDisplay|DriveLed:driveLed2|reset ;
+-----------+------------------------------------------+
; Name      ; reset.001                                ;
+-----------+------------------------------------------+
; reset.000 ; 0                                        ;
; reset.001 ; 1                                        ;
+-----------+------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |povDisplay|DriveLed:driveLed1|reset ;
+-----------+------------------------------------------+
; Name      ; reset.001                                ;
+-----------+------------------------------------------+
; reset.000 ; 0                                        ;
; reset.001 ; 1                                        ;
+-----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                               ;
+---------------------------------------------------------------------------------------------------+----------------------------------------------+
; Register name                                                                                     ; Reason for Removal                           ;
+---------------------------------------------------------------------------------------------------+----------------------------------------------+
; we                                                                                                ; Stuck at VCC due to stuck port data_in       ;
; memStep[13]                                                                                       ; Stuck at GND due to stuck port data_in       ;
; memAddrRead[13]                                                                                   ; Stuck at GND due to stuck port data_in       ;
; memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|address_reg_b[0]     ; Stuck at GND due to stuck port data_in       ;
; memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|out_address_reg_b[0] ; Stuck at GND due to stuck port data_in       ;
; DriveLed:driveLed4|reset~5                                                                        ; Lost fanout                                  ;
; DriveLed:driveLed4|reset~6                                                                        ; Lost fanout                                  ;
; DriveLed:driveLed3|reset~5                                                                        ; Lost fanout                                  ;
; DriveLed:driveLed3|reset~6                                                                        ; Lost fanout                                  ;
; DriveLed:driveLed2|reset~5                                                                        ; Lost fanout                                  ;
; DriveLed:driveLed2|reset~6                                                                        ; Lost fanout                                  ;
; DriveLed:driveLed1|reset~5                                                                        ; Lost fanout                                  ;
; DriveLed:driveLed1|reset~6                                                                        ; Lost fanout                                  ;
; DriveLed:driveLed2|position[0]                                                                    ; Merged with DriveLed:driveLed1|position[0]   ;
; DriveLed:driveLed3|position[0]                                                                    ; Merged with DriveLed:driveLed1|position[0]   ;
; DriveLed:driveLed4|position[0]                                                                    ; Merged with DriveLed:driveLed1|position[0]   ;
; DriveLed:driveLed2|position[1]                                                                    ; Merged with DriveLed:driveLed1|position[1]   ;
; DriveLed:driveLed3|position[1]                                                                    ; Merged with DriveLed:driveLed1|position[1]   ;
; DriveLed:driveLed4|position[1]                                                                    ; Merged with DriveLed:driveLed1|position[1]   ;
; DriveLed:driveLed2|position[2]                                                                    ; Merged with DriveLed:driveLed1|position[2]   ;
; DriveLed:driveLed3|position[2]                                                                    ; Merged with DriveLed:driveLed1|position[2]   ;
; DriveLed:driveLed4|position[2]                                                                    ; Merged with DriveLed:driveLed1|position[2]   ;
; DriveLed:driveLed2|position[3]                                                                    ; Merged with DriveLed:driveLed1|position[3]   ;
; DriveLed:driveLed3|position[3]                                                                    ; Merged with DriveLed:driveLed1|position[3]   ;
; DriveLed:driveLed4|position[3]                                                                    ; Merged with DriveLed:driveLed1|position[3]   ;
; DriveLed:driveLed2|position[4]                                                                    ; Merged with DriveLed:driveLed1|position[4]   ;
; DriveLed:driveLed3|position[4]                                                                    ; Merged with DriveLed:driveLed1|position[4]   ;
; DriveLed:driveLed4|position[4]                                                                    ; Merged with DriveLed:driveLed1|position[4]   ;
; DriveLed:driveLed2|position[5]                                                                    ; Merged with DriveLed:driveLed1|position[5]   ;
; DriveLed:driveLed3|position[5]                                                                    ; Merged with DriveLed:driveLed1|position[5]   ;
; DriveLed:driveLed4|position[5]                                                                    ; Merged with DriveLed:driveLed1|position[5]   ;
; DriveLed:driveLed2|position[6]                                                                    ; Merged with DriveLed:driveLed1|position[6]   ;
; DriveLed:driveLed3|position[6]                                                                    ; Merged with DriveLed:driveLed1|position[6]   ;
; DriveLed:driveLed4|position[6]                                                                    ; Merged with DriveLed:driveLed1|position[6]   ;
; DriveLed:driveLed2|position[7]                                                                    ; Merged with DriveLed:driveLed1|position[7]   ;
; DriveLed:driveLed3|position[7]                                                                    ; Merged with DriveLed:driveLed1|position[7]   ;
; DriveLed:driveLed4|position[7]                                                                    ; Merged with DriveLed:driveLed1|position[7]   ;
; DriveLed:driveLed2|position[8]                                                                    ; Merged with DriveLed:driveLed1|position[8]   ;
; DriveLed:driveLed3|position[8]                                                                    ; Merged with DriveLed:driveLed1|position[8]   ;
; DriveLed:driveLed4|position[8]                                                                    ; Merged with DriveLed:driveLed1|position[8]   ;
; DriveLed:driveLed2|position[9]                                                                    ; Merged with DriveLed:driveLed1|position[9]   ;
; DriveLed:driveLed3|position[9]                                                                    ; Merged with DriveLed:driveLed1|position[9]   ;
; DriveLed:driveLed4|position[9]                                                                    ; Merged with DriveLed:driveLed1|position[9]   ;
; DriveLed:driveLed2|position[10]                                                                   ; Merged with DriveLed:driveLed1|position[10]  ;
; DriveLed:driveLed3|position[10]                                                                   ; Merged with DriveLed:driveLed1|position[10]  ;
; DriveLed:driveLed4|position[10]                                                                   ; Merged with DriveLed:driveLed1|position[10]  ;
; DriveLed:driveLed2|position[11]                                                                   ; Merged with DriveLed:driveLed1|position[11]  ;
; DriveLed:driveLed3|position[11]                                                                   ; Merged with DriveLed:driveLed1|position[11]  ;
; DriveLed:driveLed4|position[11]                                                                   ; Merged with DriveLed:driveLed1|position[11]  ;
; DriveLed:driveLed2|position[12]                                                                   ; Merged with DriveLed:driveLed1|position[12]  ;
; DriveLed:driveLed3|position[12]                                                                   ; Merged with DriveLed:driveLed1|position[12]  ;
; DriveLed:driveLed4|position[12]                                                                   ; Merged with DriveLed:driveLed1|position[12]  ;
; DriveLed:driveLed2|position[13]                                                                   ; Merged with DriveLed:driveLed1|position[13]  ;
; DriveLed:driveLed3|position[13]                                                                   ; Merged with DriveLed:driveLed1|position[13]  ;
; DriveLed:driveLed4|position[13]                                                                   ; Merged with DriveLed:driveLed1|position[13]  ;
; DriveLed:driveLed2|position[14]                                                                   ; Merged with DriveLed:driveLed1|position[14]  ;
; DriveLed:driveLed3|position[14]                                                                   ; Merged with DriveLed:driveLed1|position[14]  ;
; DriveLed:driveLed4|position[14]                                                                   ; Merged with DriveLed:driveLed1|position[14]  ;
; DriveLed:driveLed2|position[15]                                                                   ; Merged with DriveLed:driveLed1|position[15]  ;
; DriveLed:driveLed3|position[15]                                                                   ; Merged with DriveLed:driveLed1|position[15]  ;
; DriveLed:driveLed4|position[15]                                                                   ; Merged with DriveLed:driveLed1|position[15]  ;
; DriveLed:driveLed2|position[16]                                                                   ; Merged with DriveLed:driveLed1|position[16]  ;
; DriveLed:driveLed3|position[16]                                                                   ; Merged with DriveLed:driveLed1|position[16]  ;
; DriveLed:driveLed4|position[16]                                                                   ; Merged with DriveLed:driveLed1|position[16]  ;
; DriveLed:driveLed2|position[17]                                                                   ; Merged with DriveLed:driveLed1|position[17]  ;
; DriveLed:driveLed3|position[17]                                                                   ; Merged with DriveLed:driveLed1|position[17]  ;
; DriveLed:driveLed4|position[17]                                                                   ; Merged with DriveLed:driveLed1|position[17]  ;
; DriveLed:driveLed2|position[18]                                                                   ; Merged with DriveLed:driveLed1|position[18]  ;
; DriveLed:driveLed3|position[18]                                                                   ; Merged with DriveLed:driveLed1|position[18]  ;
; DriveLed:driveLed4|position[18]                                                                   ; Merged with DriveLed:driveLed1|position[18]  ;
; DriveLed:driveLed2|position[19]                                                                   ; Merged with DriveLed:driveLed1|position[19]  ;
; DriveLed:driveLed3|position[19]                                                                   ; Merged with DriveLed:driveLed1|position[19]  ;
; DriveLed:driveLed4|position[19]                                                                   ; Merged with DriveLed:driveLed1|position[19]  ;
; DriveLed:driveLed2|position[20]                                                                   ; Merged with DriveLed:driveLed1|position[20]  ;
; DriveLed:driveLed3|position[20]                                                                   ; Merged with DriveLed:driveLed1|position[20]  ;
; DriveLed:driveLed4|position[20]                                                                   ; Merged with DriveLed:driveLed1|position[20]  ;
; DriveLed:driveLed2|position[21]                                                                   ; Merged with DriveLed:driveLed1|position[21]  ;
; DriveLed:driveLed3|position[21]                                                                   ; Merged with DriveLed:driveLed1|position[21]  ;
; DriveLed:driveLed4|position[21]                                                                   ; Merged with DriveLed:driveLed1|position[21]  ;
; DriveLed:driveLed2|position[22]                                                                   ; Merged with DriveLed:driveLed1|position[22]  ;
; DriveLed:driveLed3|position[22]                                                                   ; Merged with DriveLed:driveLed1|position[22]  ;
; DriveLed:driveLed4|position[22]                                                                   ; Merged with DriveLed:driveLed1|position[22]  ;
; DriveLed:driveLed2|position[23]                                                                   ; Merged with DriveLed:driveLed1|position[23]  ;
; DriveLed:driveLed3|position[23]                                                                   ; Merged with DriveLed:driveLed1|position[23]  ;
; DriveLed:driveLed4|position[23]                                                                   ; Merged with DriveLed:driveLed1|position[23]  ;
; DriveLed:driveLed2|position[24]                                                                   ; Merged with DriveLed:driveLed1|position[24]  ;
; DriveLed:driveLed3|position[24]                                                                   ; Merged with DriveLed:driveLed1|position[24]  ;
; DriveLed:driveLed4|position[24]                                                                   ; Merged with DriveLed:driveLed1|position[24]  ;
; DriveLed:driveLed2|position[25]                                                                   ; Merged with DriveLed:driveLed1|position[25]  ;
; DriveLed:driveLed3|position[25]                                                                   ; Merged with DriveLed:driveLed1|position[25]  ;
; DriveLed:driveLed4|position[25]                                                                   ; Merged with DriveLed:driveLed1|position[25]  ;
; DriveLed:driveLed2|position[26]                                                                   ; Merged with DriveLed:driveLed1|position[26]  ;
; DriveLed:driveLed3|position[26]                                                                   ; Merged with DriveLed:driveLed1|position[26]  ;
; DriveLed:driveLed4|position[26]                                                                   ; Merged with DriveLed:driveLed1|position[26]  ;
; DriveLed:driveLed2|position[27]                                                                   ; Merged with DriveLed:driveLed1|position[27]  ;
; DriveLed:driveLed3|position[27]                                                                   ; Merged with DriveLed:driveLed1|position[27]  ;
; DriveLed:driveLed4|position[27]                                                                   ; Merged with DriveLed:driveLed1|position[27]  ;
; DriveLed:driveLed2|position[28]                                                                   ; Merged with DriveLed:driveLed1|position[28]  ;
; DriveLed:driveLed3|position[28]                                                                   ; Merged with DriveLed:driveLed1|position[28]  ;
; DriveLed:driveLed4|position[28]                                                                   ; Merged with DriveLed:driveLed1|position[28]  ;
; DriveLed:driveLed2|position[29]                                                                   ; Merged with DriveLed:driveLed1|position[29]  ;
; DriveLed:driveLed3|position[29]                                                                   ; Merged with DriveLed:driveLed1|position[29]  ;
; DriveLed:driveLed4|position[29]                                                                   ; Merged with DriveLed:driveLed1|position[29]  ;
; DriveLed:driveLed2|position[30]                                                                   ; Merged with DriveLed:driveLed1|position[30]  ;
; DriveLed:driveLed3|position[30]                                                                   ; Merged with DriveLed:driveLed1|position[30]  ;
; DriveLed:driveLed4|position[30]                                                                   ; Merged with DriveLed:driveLed1|position[30]  ;
; DriveLed:driveLed2|position[31]                                                                   ; Merged with DriveLed:driveLed1|position[31]  ;
; DriveLed:driveLed3|position[31]                                                                   ; Merged with DriveLed:driveLed1|position[31]  ;
; DriveLed:driveLed4|position[31]                                                                   ; Merged with DriveLed:driveLed1|position[31]  ;
; DriveLed:driveLed2|clkCount[31]                                                                   ; Merged with DriveLed:driveLed1|clkCount[31]  ;
; DriveLed:driveLed3|clkCount[31]                                                                   ; Merged with DriveLed:driveLed1|clkCount[31]  ;
; DriveLed:driveLed4|clkCount[31]                                                                   ; Merged with DriveLed:driveLed1|clkCount[31]  ;
; DriveLed:driveLed2|clkCount[30]                                                                   ; Merged with DriveLed:driveLed1|clkCount[30]  ;
; DriveLed:driveLed3|clkCount[30]                                                                   ; Merged with DriveLed:driveLed1|clkCount[30]  ;
; DriveLed:driveLed4|clkCount[30]                                                                   ; Merged with DriveLed:driveLed1|clkCount[30]  ;
; DriveLed:driveLed2|clkCount[29]                                                                   ; Merged with DriveLed:driveLed1|clkCount[29]  ;
; DriveLed:driveLed3|clkCount[29]                                                                   ; Merged with DriveLed:driveLed1|clkCount[29]  ;
; DriveLed:driveLed4|clkCount[29]                                                                   ; Merged with DriveLed:driveLed1|clkCount[29]  ;
; DriveLed:driveLed2|clkCount[28]                                                                   ; Merged with DriveLed:driveLed1|clkCount[28]  ;
; DriveLed:driveLed3|clkCount[28]                                                                   ; Merged with DriveLed:driveLed1|clkCount[28]  ;
; DriveLed:driveLed4|clkCount[28]                                                                   ; Merged with DriveLed:driveLed1|clkCount[28]  ;
; DriveLed:driveLed2|clkCount[27]                                                                   ; Merged with DriveLed:driveLed1|clkCount[27]  ;
; DriveLed:driveLed3|clkCount[27]                                                                   ; Merged with DriveLed:driveLed1|clkCount[27]  ;
; DriveLed:driveLed4|clkCount[27]                                                                   ; Merged with DriveLed:driveLed1|clkCount[27]  ;
; DriveLed:driveLed2|clkCount[26]                                                                   ; Merged with DriveLed:driveLed1|clkCount[26]  ;
; DriveLed:driveLed3|clkCount[26]                                                                   ; Merged with DriveLed:driveLed1|clkCount[26]  ;
; DriveLed:driveLed4|clkCount[26]                                                                   ; Merged with DriveLed:driveLed1|clkCount[26]  ;
; DriveLed:driveLed2|clkCount[25]                                                                   ; Merged with DriveLed:driveLed1|clkCount[25]  ;
; DriveLed:driveLed3|clkCount[25]                                                                   ; Merged with DriveLed:driveLed1|clkCount[25]  ;
; DriveLed:driveLed4|clkCount[25]                                                                   ; Merged with DriveLed:driveLed1|clkCount[25]  ;
; DriveLed:driveLed2|clkCount[24]                                                                   ; Merged with DriveLed:driveLed1|clkCount[24]  ;
; DriveLed:driveLed3|clkCount[24]                                                                   ; Merged with DriveLed:driveLed1|clkCount[24]  ;
; DriveLed:driveLed4|clkCount[24]                                                                   ; Merged with DriveLed:driveLed1|clkCount[24]  ;
; DriveLed:driveLed2|clkCount[23]                                                                   ; Merged with DriveLed:driveLed1|clkCount[23]  ;
; DriveLed:driveLed3|clkCount[23]                                                                   ; Merged with DriveLed:driveLed1|clkCount[23]  ;
; DriveLed:driveLed4|clkCount[23]                                                                   ; Merged with DriveLed:driveLed1|clkCount[23]  ;
; DriveLed:driveLed2|clkCount[22]                                                                   ; Merged with DriveLed:driveLed1|clkCount[22]  ;
; DriveLed:driveLed3|clkCount[22]                                                                   ; Merged with DriveLed:driveLed1|clkCount[22]  ;
; DriveLed:driveLed4|clkCount[22]                                                                   ; Merged with DriveLed:driveLed1|clkCount[22]  ;
; DriveLed:driveLed2|clkCount[21]                                                                   ; Merged with DriveLed:driveLed1|clkCount[21]  ;
; DriveLed:driveLed3|clkCount[21]                                                                   ; Merged with DriveLed:driveLed1|clkCount[21]  ;
; DriveLed:driveLed4|clkCount[21]                                                                   ; Merged with DriveLed:driveLed1|clkCount[21]  ;
; DriveLed:driveLed2|clkCount[20]                                                                   ; Merged with DriveLed:driveLed1|clkCount[20]  ;
; DriveLed:driveLed3|clkCount[20]                                                                   ; Merged with DriveLed:driveLed1|clkCount[20]  ;
; DriveLed:driveLed4|clkCount[20]                                                                   ; Merged with DriveLed:driveLed1|clkCount[20]  ;
; DriveLed:driveLed2|clkCount[19]                                                                   ; Merged with DriveLed:driveLed1|clkCount[19]  ;
; DriveLed:driveLed3|clkCount[19]                                                                   ; Merged with DriveLed:driveLed1|clkCount[19]  ;
; DriveLed:driveLed4|clkCount[19]                                                                   ; Merged with DriveLed:driveLed1|clkCount[19]  ;
; DriveLed:driveLed2|clkCount[18]                                                                   ; Merged with DriveLed:driveLed1|clkCount[18]  ;
; DriveLed:driveLed3|clkCount[18]                                                                   ; Merged with DriveLed:driveLed1|clkCount[18]  ;
; DriveLed:driveLed4|clkCount[18]                                                                   ; Merged with DriveLed:driveLed1|clkCount[18]  ;
; DriveLed:driveLed2|clkCount[17]                                                                   ; Merged with DriveLed:driveLed1|clkCount[17]  ;
; DriveLed:driveLed3|clkCount[17]                                                                   ; Merged with DriveLed:driveLed1|clkCount[17]  ;
; DriveLed:driveLed4|clkCount[17]                                                                   ; Merged with DriveLed:driveLed1|clkCount[17]  ;
; DriveLed:driveLed2|clkCount[16]                                                                   ; Merged with DriveLed:driveLed1|clkCount[16]  ;
; DriveLed:driveLed3|clkCount[16]                                                                   ; Merged with DriveLed:driveLed1|clkCount[16]  ;
; DriveLed:driveLed4|clkCount[16]                                                                   ; Merged with DriveLed:driveLed1|clkCount[16]  ;
; DriveLed:driveLed2|clkCount[15]                                                                   ; Merged with DriveLed:driveLed1|clkCount[15]  ;
; DriveLed:driveLed3|clkCount[15]                                                                   ; Merged with DriveLed:driveLed1|clkCount[15]  ;
; DriveLed:driveLed4|clkCount[15]                                                                   ; Merged with DriveLed:driveLed1|clkCount[15]  ;
; DriveLed:driveLed2|clkCount[14]                                                                   ; Merged with DriveLed:driveLed1|clkCount[14]  ;
; DriveLed:driveLed3|clkCount[14]                                                                   ; Merged with DriveLed:driveLed1|clkCount[14]  ;
; DriveLed:driveLed4|clkCount[14]                                                                   ; Merged with DriveLed:driveLed1|clkCount[14]  ;
; DriveLed:driveLed2|clkCount[13]                                                                   ; Merged with DriveLed:driveLed1|clkCount[13]  ;
; DriveLed:driveLed3|clkCount[13]                                                                   ; Merged with DriveLed:driveLed1|clkCount[13]  ;
; DriveLed:driveLed4|clkCount[13]                                                                   ; Merged with DriveLed:driveLed1|clkCount[13]  ;
; DriveLed:driveLed2|clkCount[12]                                                                   ; Merged with DriveLed:driveLed1|clkCount[12]  ;
; DriveLed:driveLed3|clkCount[12]                                                                   ; Merged with DriveLed:driveLed1|clkCount[12]  ;
; DriveLed:driveLed4|clkCount[12]                                                                   ; Merged with DriveLed:driveLed1|clkCount[12]  ;
; DriveLed:driveLed2|clkCount[11]                                                                   ; Merged with DriveLed:driveLed1|clkCount[11]  ;
; DriveLed:driveLed3|clkCount[11]                                                                   ; Merged with DriveLed:driveLed1|clkCount[11]  ;
; DriveLed:driveLed4|clkCount[11]                                                                   ; Merged with DriveLed:driveLed1|clkCount[11]  ;
; DriveLed:driveLed2|clkCount[10]                                                                   ; Merged with DriveLed:driveLed1|clkCount[10]  ;
; DriveLed:driveLed3|clkCount[10]                                                                   ; Merged with DriveLed:driveLed1|clkCount[10]  ;
; DriveLed:driveLed4|clkCount[10]                                                                   ; Merged with DriveLed:driveLed1|clkCount[10]  ;
; DriveLed:driveLed2|clkCount[9]                                                                    ; Merged with DriveLed:driveLed1|clkCount[9]   ;
; DriveLed:driveLed3|clkCount[9]                                                                    ; Merged with DriveLed:driveLed1|clkCount[9]   ;
; DriveLed:driveLed4|clkCount[9]                                                                    ; Merged with DriveLed:driveLed1|clkCount[9]   ;
; DriveLed:driveLed2|clkCount[8]                                                                    ; Merged with DriveLed:driveLed1|clkCount[8]   ;
; DriveLed:driveLed3|clkCount[8]                                                                    ; Merged with DriveLed:driveLed1|clkCount[8]   ;
; DriveLed:driveLed4|clkCount[8]                                                                    ; Merged with DriveLed:driveLed1|clkCount[8]   ;
; DriveLed:driveLed2|clkCount[7]                                                                    ; Merged with DriveLed:driveLed1|clkCount[7]   ;
; DriveLed:driveLed3|clkCount[7]                                                                    ; Merged with DriveLed:driveLed1|clkCount[7]   ;
; DriveLed:driveLed4|clkCount[7]                                                                    ; Merged with DriveLed:driveLed1|clkCount[7]   ;
; DriveLed:driveLed2|clkCount[6]                                                                    ; Merged with DriveLed:driveLed1|clkCount[6]   ;
; DriveLed:driveLed3|clkCount[6]                                                                    ; Merged with DriveLed:driveLed1|clkCount[6]   ;
; DriveLed:driveLed4|clkCount[6]                                                                    ; Merged with DriveLed:driveLed1|clkCount[6]   ;
; DriveLed:driveLed2|clkCount[5]                                                                    ; Merged with DriveLed:driveLed1|clkCount[5]   ;
; DriveLed:driveLed3|clkCount[5]                                                                    ; Merged with DriveLed:driveLed1|clkCount[5]   ;
; DriveLed:driveLed4|clkCount[5]                                                                    ; Merged with DriveLed:driveLed1|clkCount[5]   ;
; DriveLed:driveLed2|clkCount[4]                                                                    ; Merged with DriveLed:driveLed1|clkCount[4]   ;
; DriveLed:driveLed3|clkCount[4]                                                                    ; Merged with DriveLed:driveLed1|clkCount[4]   ;
; DriveLed:driveLed4|clkCount[4]                                                                    ; Merged with DriveLed:driveLed1|clkCount[4]   ;
; DriveLed:driveLed2|clkCount[1]                                                                    ; Merged with DriveLed:driveLed1|clkCount[1]   ;
; DriveLed:driveLed3|clkCount[1]                                                                    ; Merged with DriveLed:driveLed1|clkCount[1]   ;
; DriveLed:driveLed4|clkCount[1]                                                                    ; Merged with DriveLed:driveLed1|clkCount[1]   ;
; DriveLed:driveLed2|clkCount[2]                                                                    ; Merged with DriveLed:driveLed1|clkCount[2]   ;
; DriveLed:driveLed3|clkCount[2]                                                                    ; Merged with DriveLed:driveLed1|clkCount[2]   ;
; DriveLed:driveLed4|clkCount[2]                                                                    ; Merged with DriveLed:driveLed1|clkCount[2]   ;
; DriveLed:driveLed2|clkCount[3]                                                                    ; Merged with DriveLed:driveLed1|clkCount[3]   ;
; DriveLed:driveLed3|clkCount[3]                                                                    ; Merged with DriveLed:driveLed1|clkCount[3]   ;
; DriveLed:driveLed4|clkCount[3]                                                                    ; Merged with DriveLed:driveLed1|clkCount[3]   ;
; DriveLed:driveLed2|clkCount[0]                                                                    ; Merged with DriveLed:driveLed1|clkCount[0]   ;
; DriveLed:driveLed3|clkCount[0]                                                                    ; Merged with DriveLed:driveLed1|clkCount[0]   ;
; DriveLed:driveLed4|clkCount[0]                                                                    ; Merged with DriveLed:driveLed1|clkCount[0]   ;
; DriveLed:driveLed2|reset.001                                                                      ; Merged with DriveLed:driveLed1|reset.001     ;
; DriveLed:driveLed3|reset.001                                                                      ; Merged with DriveLed:driveLed1|reset.001     ;
; DriveLed:driveLed4|reset.001                                                                      ; Merged with DriveLed:driveLed1|reset.001     ;
; DriveLed:driveLed2|ledsIndex[31]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[31] ;
; DriveLed:driveLed3|ledsIndex[31]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[31] ;
; DriveLed:driveLed4|ledsIndex[31]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[31] ;
; DriveLed:driveLed2|ledsIndex[30]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[30] ;
; DriveLed:driveLed3|ledsIndex[30]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[30] ;
; DriveLed:driveLed4|ledsIndex[30]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[30] ;
; DriveLed:driveLed2|ledsIndex[29]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[29] ;
; DriveLed:driveLed3|ledsIndex[29]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[29] ;
; DriveLed:driveLed4|ledsIndex[29]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[29] ;
; DriveLed:driveLed2|ledsIndex[28]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[28] ;
; DriveLed:driveLed3|ledsIndex[28]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[28] ;
; DriveLed:driveLed4|ledsIndex[28]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[28] ;
; DriveLed:driveLed2|ledsIndex[27]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[27] ;
; DriveLed:driveLed3|ledsIndex[27]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[27] ;
; DriveLed:driveLed4|ledsIndex[27]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[27] ;
; DriveLed:driveLed2|ledsIndex[26]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[26] ;
; DriveLed:driveLed3|ledsIndex[26]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[26] ;
; DriveLed:driveLed4|ledsIndex[26]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[26] ;
; DriveLed:driveLed2|ledsIndex[25]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[25] ;
; DriveLed:driveLed3|ledsIndex[25]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[25] ;
; DriveLed:driveLed4|ledsIndex[25]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[25] ;
; DriveLed:driveLed2|ledsIndex[24]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[24] ;
; DriveLed:driveLed3|ledsIndex[24]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[24] ;
; DriveLed:driveLed4|ledsIndex[24]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[24] ;
; DriveLed:driveLed2|ledsIndex[23]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[23] ;
; DriveLed:driveLed3|ledsIndex[23]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[23] ;
; DriveLed:driveLed4|ledsIndex[23]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[23] ;
; DriveLed:driveLed2|ledsIndex[22]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[22] ;
; DriveLed:driveLed3|ledsIndex[22]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[22] ;
; DriveLed:driveLed4|ledsIndex[22]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[22] ;
; DriveLed:driveLed2|ledsIndex[21]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[21] ;
; DriveLed:driveLed3|ledsIndex[21]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[21] ;
; DriveLed:driveLed4|ledsIndex[21]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[21] ;
; DriveLed:driveLed2|ledsIndex[20]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[20] ;
; DriveLed:driveLed3|ledsIndex[20]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[20] ;
; DriveLed:driveLed4|ledsIndex[20]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[20] ;
; DriveLed:driveLed2|ledsIndex[19]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[19] ;
; DriveLed:driveLed3|ledsIndex[19]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[19] ;
; DriveLed:driveLed4|ledsIndex[19]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[19] ;
; DriveLed:driveLed2|ledsIndex[18]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[18] ;
; DriveLed:driveLed3|ledsIndex[18]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[18] ;
; DriveLed:driveLed4|ledsIndex[18]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[18] ;
; DriveLed:driveLed2|ledsIndex[17]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[17] ;
; DriveLed:driveLed3|ledsIndex[17]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[17] ;
; DriveLed:driveLed4|ledsIndex[17]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[17] ;
; DriveLed:driveLed2|ledsIndex[16]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[16] ;
; DriveLed:driveLed3|ledsIndex[16]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[16] ;
; DriveLed:driveLed4|ledsIndex[16]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[16] ;
; DriveLed:driveLed2|ledsIndex[15]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[15] ;
; DriveLed:driveLed3|ledsIndex[15]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[15] ;
; DriveLed:driveLed4|ledsIndex[15]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[15] ;
; DriveLed:driveLed2|ledsIndex[14]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[14] ;
; DriveLed:driveLed3|ledsIndex[14]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[14] ;
; DriveLed:driveLed4|ledsIndex[14]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[14] ;
; DriveLed:driveLed2|ledsIndex[13]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[13] ;
; DriveLed:driveLed3|ledsIndex[13]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[13] ;
; DriveLed:driveLed4|ledsIndex[13]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[13] ;
; DriveLed:driveLed2|ledsIndex[12]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[12] ;
; DriveLed:driveLed3|ledsIndex[12]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[12] ;
; DriveLed:driveLed4|ledsIndex[12]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[12] ;
; DriveLed:driveLed2|ledsIndex[11]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[11] ;
; DriveLed:driveLed3|ledsIndex[11]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[11] ;
; DriveLed:driveLed4|ledsIndex[11]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[11] ;
; DriveLed:driveLed2|ledsIndex[10]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[10] ;
; DriveLed:driveLed3|ledsIndex[10]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[10] ;
; DriveLed:driveLed4|ledsIndex[10]                                                                  ; Merged with DriveLed:driveLed1|ledsIndex[10] ;
; DriveLed:driveLed2|ledsIndex[9]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[9]  ;
; DriveLed:driveLed3|ledsIndex[9]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[9]  ;
; DriveLed:driveLed4|ledsIndex[9]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[9]  ;
; DriveLed:driveLed2|ledsIndex[8]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[8]  ;
; DriveLed:driveLed3|ledsIndex[8]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[8]  ;
; DriveLed:driveLed4|ledsIndex[8]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[8]  ;
; DriveLed:driveLed2|ledsIndex[7]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[7]  ;
; DriveLed:driveLed3|ledsIndex[7]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[7]  ;
; DriveLed:driveLed4|ledsIndex[7]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[7]  ;
; DriveLed:driveLed2|ledsIndex[6]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[6]  ;
; DriveLed:driveLed3|ledsIndex[6]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[6]  ;
; DriveLed:driveLed4|ledsIndex[6]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[6]  ;
; DriveLed:driveLed2|ledsIndex[5]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[5]  ;
; DriveLed:driveLed3|ledsIndex[5]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[5]  ;
; DriveLed:driveLed4|ledsIndex[5]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[5]  ;
; DriveLed:driveLed2|ledsIndex[4]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[4]  ;
; DriveLed:driveLed3|ledsIndex[4]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[4]  ;
; DriveLed:driveLed4|ledsIndex[4]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[4]  ;
; DriveLed:driveLed2|ledsIndex[3]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[3]  ;
; DriveLed:driveLed3|ledsIndex[3]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[3]  ;
; DriveLed:driveLed4|ledsIndex[3]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[3]  ;
; DriveLed:driveLed2|ledsIndex[2]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[2]  ;
; DriveLed:driveLed3|ledsIndex[2]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[2]  ;
; DriveLed:driveLed4|ledsIndex[2]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[2]  ;
; DriveLed:driveLed2|ledsIndex[1]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[1]  ;
; DriveLed:driveLed3|ledsIndex[1]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[1]  ;
; DriveLed:driveLed4|ledsIndex[1]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[1]  ;
; DriveLed:driveLed2|ledsIndex[0]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[0]  ;
; DriveLed:driveLed3|ledsIndex[0]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[0]  ;
; DriveLed:driveLed4|ledsIndex[0]                                                                   ; Merged with DriveLed:driveLed1|ledsIndex[0]  ;
; Total Number of Removed Registers = 304                                                           ;                                              ;
+---------------------------------------------------------------------------------------------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+---------------+---------------------------+---------------------------------------------------------------------------------------------------+
; Register name ; Reason for Removal        ; Registers Removed due to This Register                                                            ;
+---------------+---------------------------+---------------------------------------------------------------------------------------------------+
; memStep[13]   ; Stuck at GND              ; memAddrRead[13],                                                                                  ;
;               ; due to stuck port data_in ; memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|address_reg_b[0],    ;
;               ;                           ; memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|out_address_reg_b[0] ;
+---------------+---------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3129  ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1460  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |povDisplay|deleteMe[6]                      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |povDisplay|uartTimout[26]                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |povDisplay|memStep[0]                       ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |povDisplay|UART_RX:comb_3|counter[7]        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |povDisplay|DriveLed:driveLed4|ledsIndex[31] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |povDisplay|DriveLed:driveLed3|ledsIndex[31] ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |povDisplay|DriveLed:driveLed2|ledsIndex[5]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |povDisplay|DriveLed:driveLed1|ledsIndex[28] ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; Yes        ; |povDisplay|DriveLed:driveLed4|colourReg[5]  ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; Yes        ; |povDisplay|DriveLed:driveLed3|colourReg[20] ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; Yes        ; |povDisplay|DriveLed:driveLed2|colourReg[3]  ;
; 16:1               ; 24 bits   ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; Yes        ; |povDisplay|DriveLed:driveLed1|colourReg[20] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |povDisplay|UART_RX:comb_3|samplecounter[1]  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |povDisplay|UART_RX:comb_3|bitcounter[3]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |povDisplay|DriveLed:driveLed4|clkCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |povDisplay|DriveLed:driveLed3|clkCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |povDisplay|DriveLed:driveLed2|clkCount      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |povDisplay|DriveLed:driveLed1|clkCount      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_RX:comb_3 ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; clk_freq       ; 100000000 ; Signed Integer                 ;
; baud_rate      ; 9600      ; Signed Integer                 ;
; div_sample     ; 4         ; Signed Integer                 ;
; div_counter    ; 2604      ; Signed Integer                 ;
; mid_sample     ; 2         ; Signed Integer                 ;
; div_bit        ; 10        ; Signed Integer                 ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:comb_4 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; DAT_WIDTH      ; 24    ; Signed Integer                    ;
; ADDR_WIDTH     ; 14    ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:comb_4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 24                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 24                   ; Signed Integer                 ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_t6q1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                ;
; LPM_WIDTHD             ; 8              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_qtl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                          ;
+-------------------------------------------+-----------------------------------------------+
; Name                                      ; Value                                         ;
+-------------------------------------------+-----------------------------------------------+
; Number of entity instances                ; 1                                             ;
; Entity Instance                           ; memory:comb_4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                     ;
;     -- WIDTH_A                            ; 24                                            ;
;     -- NUMWORDS_A                         ; 16384                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                  ;
;     -- WIDTH_B                            ; 24                                            ;
;     -- NUMWORDS_B                         ; 16384                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                        ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ;
+-------------------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DriveLed:driveLed4"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; position ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DriveLed:driveLed3"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; position ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DriveLed:driveLed2"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; position ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DriveLed:driveLed1"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; position ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 13                          ;
; cycloneiii_ff         ; 3129                        ;
;     ENA               ; 1428                        ;
;     ENA SLD           ; 32                          ;
;     SCLR              ; 14                          ;
;     plain             ; 1655                        ;
; cycloneiii_lcell_comb ; 4440                        ;
;     arith             ; 323                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 172                         ;
;         3 data inputs ; 150                         ;
;     normal            ; 4117                        ;
;         0 data inputs ; 11                          ;
;         1 data inputs ; 8                           ;
;         2 data inputs ; 73                          ;
;         3 data inputs ; 994                         ;
;         4 data inputs ; 3031                        ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 15.80                       ;
; Average LUT depth     ; 6.92                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Apr 21 15:27:13 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PovDisplay -c PovDisplay
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file uart-rx.sv
    Info (12023): Found entity 1: UART_RX File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/UART-RX.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file povdisplay.sv
    Info (12023): Found entity 1: povDisplay File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: memory File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file driveled.sv
    Info (12023): Found entity 1: DriveLed File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/DriveLed.sv Line: 1
Critical Warning (10846): Verilog HDL Instantiation warning at povDisplay.sv(64): instance has no name File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 64
Critical Warning (10846): Verilog HDL Instantiation warning at povDisplay.sv(73): instance has no name File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 73
Info (12127): Elaborating entity "povDisplay" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at povDisplay.sv(11): object "position" assigned a value but never read File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 11
Warning (10036): Verilog HDL or VHDL warning at povDisplay.sv(12): object "position1" assigned a value but never read File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 12
Warning (10036): Verilog HDL or VHDL warning at povDisplay.sv(13): object "position2" assigned a value but never read File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 13
Warning (10036): Verilog HDL or VHDL warning at povDisplay.sv(14): object "position3" assigned a value but never read File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 14
Warning (10036): Verilog HDL or VHDL warning at povDisplay.sv(38): object "memPos" assigned a value but never read File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 38
Warning (10036): Verilog HDL or VHDL warning at povDisplay.sv(39): object "forCounter" assigned a value but never read File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 39
Warning (10036): Verilog HDL or VHDL warning at povDisplay.sv(47): object "prevLock" assigned a value but never read File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 47
Warning (10036): Verilog HDL or VHDL warning at povDisplay.sv(56): object "ledNum" assigned a value but never read File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 56
Warning (10230): Verilog HDL assignment warning at povDisplay.sv(130): truncated value with size 32 to match size of target (10) File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 130
Warning (10230): Verilog HDL assignment warning at povDisplay.sv(125): truncated value with size 32 to match size of target (10) File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 125
Warning (10230): Verilog HDL assignment warning at povDisplay.sv(137): truncated value with size 32 to match size of target (14) File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 137
Warning (10230): Verilog HDL assignment warning at povDisplay.sv(170): truncated value with size 32 to match size of target (5) File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 170
Warning (10230): Verilog HDL assignment warning at povDisplay.sv(213): truncated value with size 32 to match size of target (14) File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 213
Warning (10230): Verilog HDL assignment warning at povDisplay.sv(223): truncated value with size 32 to match size of target (14) File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 223
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_RX:comb_3" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 64
Warning (10230): Verilog HDL assignment warning at UART-RX.sv(64): truncated value with size 32 to match size of target (14) File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/UART-RX.sv Line: 64
Warning (10230): Verilog HDL assignment warning at UART-RX.sv(70): truncated value with size 32 to match size of target (2) File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/UART-RX.sv Line: 70
Warning (10230): Verilog HDL assignment warning at UART-RX.sv(75): truncated value with size 32 to match size of target (4) File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/UART-RX.sv Line: 75
Info (12128): Elaborating entity "memory" for hierarchy "memory:comb_4" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:comb_4|altsyncram:altsyncram_component" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv Line: 69
Info (12130): Elaborated megafunction instantiation "memory:comb_4|altsyncram:altsyncram_component" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv Line: 69
Info (12133): Instantiated megafunction "memory:comb_4|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/memory.sv Line: 69
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Stratix II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_b" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_t6q1.tdf
    Info (12023): Found entity 1: altsyncram_t6q1 File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_t6q1" for hierarchy "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_97a.tdf
    Info (12023): Found entity 1: decode_97a File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/decode_97a.tdf Line: 23
Info (12128): Elaborating entity "decode_97a" for hierarchy "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|decode_97a:decode2" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_2j9.tdf
    Info (12023): Found entity 1: decode_2j9 File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/decode_2j9.tdf Line: 23
Info (12128): Elaborating entity "decode_2j9" for hierarchy "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|decode_2j9:rden_decode_b" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_73b.tdf
    Info (12023): Found entity 1: mux_73b File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/mux_73b.tdf Line: 23
Info (12128): Elaborating entity "mux_73b" for hierarchy "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|mux_73b:mux3" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 49
Info (12128): Elaborating entity "DriveLed" for hierarchy "DriveLed:driveLed1" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 80
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a47" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1601
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a46" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1568
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a45" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1535
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a44" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1502
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a43" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1469
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a42" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1436
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a41" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1403
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a40" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1370
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a39" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1337
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a38" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1304
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a37" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1271
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a36" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1238
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a35" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1205
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a34" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1172
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a33" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1139
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a32" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1106
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a31" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1073
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a30" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1040
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a29" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 1007
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a28" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 974
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a27" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 941
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a26" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 908
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a25" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 875
        Warning (14320): Synthesized away node "memory:comb_4|altsyncram:altsyncram_component|altsyncram_t6q1:auto_generated|ram_block1a24" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/altsyncram_t6q1.tdf Line: 842
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 170
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div0" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 170
Info (12133): Instantiated megafunction "lpm_divide:Div0" with the following parameter: File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 170
    Info (12134): Parameter "LPM_WIDTHN" = "14"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf
    Info (12023): Found entity 1: lpm_divide_qtl File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/lpm_divide_qtl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf
    Info (12023): Found entity 1: sign_div_unsign_slh File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/sign_div_unsign_slh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf
    Info (12023): Found entity 1: alt_u_div_2ie File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/alt_u_div_2ie.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/db/add_sub_u3c.tdf Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/sgspe/Documents/project/Quartus_POV_Port/output_files/PovDisplay.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "hallSensor" File: C:/Users/sgspe/Documents/project/Quartus_POV_Port/povDisplay.sv Line: 2
Info (21057): Implemented 5897 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 5860 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 875 megabytes
    Info: Processing ended: Fri Apr 21 15:27:47 2017
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:35


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/sgspe/Documents/project/Quartus_POV_Port/output_files/PovDisplay.map.smsg.


