TimeQuest Timing Analyzer report for check
Tue May 26 02:32:37 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 12. Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 13. Slow Model Setup: 'CLK_SLOW[5]'
 14. Slow Model Hold: 'CLK_SLOW[5]'
 15. Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 16. Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 17. Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 18. Slow Model Minimum Pulse Width: 'CLK_SLOW[5]'
 19. Slow Model Minimum Pulse Width: 'iCLK_50'
 20. Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Fast Model Setup Summary
 26. Fast Model Hold Summary
 27. Fast Model Recovery Summary
 28. Fast Model Removal Summary
 29. Fast Model Minimum Pulse Width Summary
 30. Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 31. Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 32. Fast Model Setup: 'CLK_SLOW[5]'
 33. Fast Model Hold: 'CLK_SLOW[5]'
 34. Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 35. Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 36. Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'
 37. Fast Model Minimum Pulse Width: 'CLK_SLOW[5]'
 38. Fast Model Minimum Pulse Width: 'iCLK_50'
 39. Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Multicorner Timing Analysis Summary
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Setup Transfers
 50. Hold Transfers
 51. Report TCCS
 52. Report RSKM
 53. Unconstrained Paths
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; check                                                              ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                       ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                    ; Targets                                      ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+----------------------------------------------+
; CLK_SLOW[5]                              ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { CLK_SLOW[5] }                              ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLKPLL_inst|altpll_component|pll|inclk[0] ; { CLKPLL_inst|altpll_component|pll|clk[0] }  ;
; iCLK_50                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { iCLK_50 }                                  ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                           ; { SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] } ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                        ;
+------------+-----------------+------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                               ; Note ;
+------------+-----------------+------------------------------------------+------+
; 128.14 MHz ; 128.14 MHz      ; CLKPLL_inst|altpll_component|pll|clk[0]  ;      ;
; 296.21 MHz ; 296.21 MHz      ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;      ;
; 399.68 MHz ; 399.68 MHz      ; CLK_SLOW[5]                              ;      ;
+------------+-----------------+------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -5.139 ; -299.528      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -2.505 ; -44.603       ;
; CLK_SLOW[5]                              ; -1.502 ; -14.496       ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLK_SLOW[5]                              ; -1.758 ; -28.128       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -1.671 ; -2.170        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -0.049 ; -0.049        ;
+------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -0.500 ; -25.000       ;
; CLK_SLOW[5]                              ; -0.500 ; -16.000       ;
; iCLK_50                                  ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; 10.373 ; 0.000         ;
+------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                                                                                   ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -5.139 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.512     ; 2.592      ;
; -5.023 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.525     ; 2.463      ;
; -5.013 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.520     ; 2.458      ;
; -5.010 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.539     ; 2.436      ;
; -5.001 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.520     ; 2.446      ;
; -4.935 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.549     ; 2.351      ;
; -4.918 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.528     ; 2.355      ;
; -4.911 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.569     ; 2.307      ;
; -4.905 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.581     ; 2.289      ;
; -4.903 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.539     ; 2.329      ;
; -4.900 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.577     ; 2.288      ;
; -4.896 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.580     ; 2.281      ;
; -4.889 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.559     ; 2.295      ;
; -4.887 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.568     ; 2.284      ;
; -4.886 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.534     ; 2.317      ;
; -4.883 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.563     ; 2.285      ;
; -4.878 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.529     ; 2.314      ;
; -4.870 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.593     ; 2.242      ;
; -4.868 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.527     ; 2.306      ;
; -4.868 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.532     ; 2.301      ;
; -4.858 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.548     ; 2.275      ;
; -4.827 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.543     ; 2.249      ;
; -4.813 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.557     ; 2.221      ;
; -4.782 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.531     ; 2.216      ;
; -4.712 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.515     ; 2.162      ;
; -4.693 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.498     ; 2.160      ;
; -4.683 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.505     ; 2.143      ;
; -4.668 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.563     ; 2.070      ;
; -4.667 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.513     ; 2.119      ;
; -4.661 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.543     ; 2.083      ;
; -4.634 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.553     ; 2.046      ;
; -4.613 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.538     ; 2.040      ;
; -4.611 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.536     ; 2.040      ;
; -4.608 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.545     ; 2.028      ;
; -4.607 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.552     ; 2.020      ;
; -4.602 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.541     ; 2.026      ;
; -4.583 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.536     ; 2.012      ;
; -4.580 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.551     ; 1.994      ;
; -4.460 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.521     ; 1.904      ;
; -4.414 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.532     ; 1.847      ;
; -4.411 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.513     ; 1.863      ;
; -4.395 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.516     ; 1.844      ;
; -4.387 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.514     ; 1.838      ;
; -4.385 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.524     ; 1.826      ;
; -4.381 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.520     ; 1.826      ;
; -4.377 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.541     ; 1.801      ;
; -4.375 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.606     ; 1.734      ;
; -4.371 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.577     ; 1.759      ;
; -4.359 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.591     ; 1.733      ;
; -4.347 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.564     ; 1.748      ;
; -4.345 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.557     ; 1.753      ;
; -4.338 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.594     ; 1.709      ;
; -4.336 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.573     ; 1.728      ;
; -4.334 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.550     ; 1.749      ;
; -4.176 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.585     ; 1.556      ;
; -4.169 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.556     ; 1.578      ;
; -4.120 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.572     ; 1.513      ;
; -4.115 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.569     ; 1.511      ;
; -4.096 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.583     ; 1.478      ;
; -4.095 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.552     ; 1.508      ;
; -4.088 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.543     ; 1.510      ;
; -4.084 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.529     ; 1.520      ;
; -4.071 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.535     ; 1.501      ;
; -3.800 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -3.561     ; 1.204      ;
; -1.972 ; SPI_MASTER_UC:mbed_instant|FIN           ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.809      ;
; -1.971 ; SPI_MASTER_UC:mbed_instant|FIN           ; SPI_ON                                                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.808      ;
; -1.971 ; SPI_MASTER_UC:mbed_instant|FIN           ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.199     ; 0.808      ;
; 0.107  ; CLK_SLOW[5]                              ; wr                                                                                                                                                                                                        ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.149      ; 0.828      ;
; 0.110  ; CLK_SLOW[5]                              ; CLK_SLOW[5]                                                                                                                                                                                               ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.149      ; 0.825      ;
; 0.111  ; CLK_SLOW[5]                              ; clk_prev                                                                                                                                                                                                  ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.149      ; 0.824      ;
; 0.319  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.607  ; CLK_SLOW[5]                              ; wr                                                                                                                                                                                                        ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.149      ; 0.828      ;
; 0.610  ; CLK_SLOW[5]                              ; CLK_SLOW[5]                                                                                                                                                                                               ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.149      ; 0.825      ;
; 0.611  ; CLK_SLOW[5]                              ; clk_prev                                                                                                                                                                                                  ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.149      ; 0.824      ;
; 0.819  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.073      ; 7.842      ;
; 17.196 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_we_reg        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.089      ; 7.858      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
; 17.266 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.092      ; 7.791      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.505 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.154      ; 5.695      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.408 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.164      ; 5.608      ;
; -2.376 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; -0.028     ; 3.384      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.347 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.194      ; 5.577      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.339 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.115      ; 5.490      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.330 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.155      ; 5.521      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.278 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.116      ; 5.430      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.275 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.105      ; 5.416      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.272 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.129      ; 5.437      ;
; -2.271 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.178      ; 5.485      ;
; -2.271 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.178      ; 5.485      ;
; -2.271 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 2.178      ; 5.485      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_SLOW[5]'                                                                                        ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -1.502 ; sample_counter[0]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.538      ;
; -1.437 ; sample_counter[1]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.473      ;
; -1.431 ; sample_counter[0]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.467      ;
; -1.367 ; sample_counter[2]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.403      ;
; -1.366 ; sample_counter[1]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.402      ;
; -1.360 ; sample_counter[0]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.396      ;
; -1.331 ; sample_counter[3]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.367      ;
; -1.296 ; sample_counter[2]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.332      ;
; -1.295 ; sample_counter[1]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.331      ;
; -1.289 ; sample_counter[0]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.325      ;
; -1.260 ; sample_counter[3]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.296      ;
; -1.225 ; sample_counter[2]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.261      ;
; -1.224 ; sample_counter[1]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.260      ;
; -1.218 ; sample_counter[0]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.254      ;
; -1.217 ; sample_counter[4]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.253      ;
; -1.190 ; sample_counter[5]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.226      ;
; -1.189 ; sample_counter[3]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.225      ;
; -1.154 ; sample_counter[2]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.190      ;
; -1.153 ; sample_counter[1]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.189      ;
; -1.147 ; sample_counter[0]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.183      ;
; -1.146 ; sample_counter[4]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.182      ;
; -1.119 ; sample_counter[5]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.155      ;
; -1.118 ; sample_counter[3]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.154      ;
; -1.111 ; sample_counter[6]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.147      ;
; -1.083 ; sample_counter[2]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.119      ;
; -1.082 ; sample_counter[1]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.118      ;
; -1.076 ; sample_counter[0]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.112      ;
; -1.075 ; sample_counter[4]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.111      ;
; -1.048 ; sample_counter[5]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.084      ;
; -1.047 ; sample_counter[3]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.083      ;
; -1.040 ; sample_counter[6]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.076      ;
; -1.016 ; sample_counter[7]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.052      ;
; -1.012 ; sample_counter[2]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.048      ;
; -1.011 ; sample_counter[1]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.047      ;
; -1.005 ; sample_counter[0]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.041      ;
; -1.004 ; sample_counter[4]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.040      ;
; -0.977 ; sample_counter[5]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.013      ;
; -0.976 ; sample_counter[3]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.012      ;
; -0.969 ; sample_counter[6]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 2.005      ;
; -0.945 ; sample_counter[7]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.981      ;
; -0.941 ; sample_counter[2]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.977      ;
; -0.940 ; sample_counter[1]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.976      ;
; -0.933 ; sample_counter[4]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.969      ;
; -0.906 ; sample_counter[5]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.942      ;
; -0.905 ; sample_counter[3]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.941      ;
; -0.898 ; sample_counter[6]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.934      ;
; -0.888 ; sample_counter[8]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.924      ;
; -0.874 ; sample_counter[7]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.910      ;
; -0.870 ; sample_counter[2]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.906      ;
; -0.862 ; sample_counter[4]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.898      ;
; -0.846 ; sample_counter[0]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.882      ;
; -0.835 ; sample_counter[5]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.871      ;
; -0.834 ; sample_counter[3]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.870      ;
; -0.827 ; sample_counter[6]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.863      ;
; -0.817 ; sample_counter[8]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.853      ;
; -0.803 ; sample_counter[7]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.839      ;
; -0.791 ; sample_counter[4]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.827      ;
; -0.782 ; sample_counter[9]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.818      ;
; -0.781 ; sample_counter[1]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.817      ;
; -0.775 ; sample_counter[0]  ; sample_counter[6]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.811      ;
; -0.764 ; sample_counter[5]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.800      ;
; -0.756 ; sample_counter[6]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.792      ;
; -0.746 ; sample_counter[8]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.782      ;
; -0.738 ; sample_counter[10] ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.774      ;
; -0.732 ; sample_counter[7]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.768      ;
; -0.720 ; sample_counter[4]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.756      ;
; -0.711 ; sample_counter[9]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.747      ;
; -0.711 ; sample_counter[2]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.747      ;
; -0.710 ; sample_counter[1]  ; sample_counter[6]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.746      ;
; -0.704 ; sample_counter[0]  ; sample_counter[5]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.740      ;
; -0.693 ; sample_counter[5]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.729      ;
; -0.685 ; sample_counter[6]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.721      ;
; -0.675 ; sample_counter[8]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.711      ;
; -0.675 ; sample_counter[3]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.711      ;
; -0.667 ; sample_counter[10] ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.703      ;
; -0.661 ; sample_counter[7]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.697      ;
; -0.640 ; sample_counter[11] ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.676      ;
; -0.640 ; sample_counter[9]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.676      ;
; -0.640 ; sample_counter[2]  ; sample_counter[6]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.676      ;
; -0.639 ; sample_counter[1]  ; sample_counter[5]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.675      ;
; -0.633 ; sample_counter[0]  ; sample_counter[4]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.669      ;
; -0.614 ; sample_counter[6]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.650      ;
; -0.604 ; sample_counter[12] ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; sample_counter[8]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.640      ;
; -0.604 ; sample_counter[3]  ; sample_counter[6]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.640      ;
; -0.596 ; sample_counter[10] ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.632      ;
; -0.590 ; sample_counter[7]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.626      ;
; -0.569 ; sample_counter[11] ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; sample_counter[9]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.605      ;
; -0.569 ; sample_counter[2]  ; sample_counter[5]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.605      ;
; -0.568 ; sample_counter[1]  ; sample_counter[4]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.604      ;
; -0.562 ; sample_counter[0]  ; sample_counter[3]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.598      ;
; -0.561 ; sample_counter[4]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.597      ;
; -0.534 ; sample_counter[5]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.570      ;
; -0.533 ; sample_counter[12] ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; sample_counter[8]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.569      ;
; -0.533 ; sample_counter[3]  ; sample_counter[5]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.569      ;
; -0.525 ; sample_counter[10] ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.561      ;
; -0.519 ; sample_counter[7]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.555      ;
; -0.498 ; sample_counter[11] ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.534      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_SLOW[5]'                                                                                                                    ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.758 ; ADC_OFF            ; sample_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.758 ; ADC_OFF            ; sample_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.609      ; 2.117      ;
; -1.359 ; rst                ; sample_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; -1.359 ; rst                ; sample_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 3.598      ; 2.505      ;
; 0.539  ; sample_counter[15] ; sample_counter[15] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.805      ;
; 0.806  ; sample_counter[4]  ; sample_counter[4]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; sample_counter[13] ; sample_counter[13] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.072      ;
; 0.807  ; sample_counter[0]  ; sample_counter[0]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.073      ;
; 0.813  ; sample_counter[1]  ; sample_counter[1]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.079      ;
; 0.814  ; sample_counter[2]  ; sample_counter[2]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; sample_counter[7]  ; sample_counter[7]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; sample_counter[9]  ; sample_counter[9]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; sample_counter[11] ; sample_counter[11] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.080      ;
; 0.814  ; sample_counter[14] ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.080      ;
; 0.838  ; sample_counter[10] ; sample_counter[10] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.104      ;
; 0.839  ; sample_counter[6]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.105      ;
; 0.846  ; sample_counter[3]  ; sample_counter[3]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; sample_counter[8]  ; sample_counter[8]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; sample_counter[12] ; sample_counter[12] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.112      ;
; 0.847  ; sample_counter[5]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.113      ;
; 1.189  ; sample_counter[13] ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.455      ;
; 1.189  ; sample_counter[4]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.455      ;
; 1.190  ; sample_counter[0]  ; sample_counter[1]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.456      ;
; 1.196  ; sample_counter[1]  ; sample_counter[2]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.462      ;
; 1.197  ; sample_counter[14] ; sample_counter[15] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; sample_counter[9]  ; sample_counter[10] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; sample_counter[2]  ; sample_counter[3]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.463      ;
; 1.197  ; sample_counter[11] ; sample_counter[12] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.463      ;
; 1.224  ; sample_counter[10] ; sample_counter[11] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.490      ;
; 1.225  ; sample_counter[6]  ; sample_counter[7]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.491      ;
; 1.232  ; sample_counter[3]  ; sample_counter[4]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; sample_counter[12] ; sample_counter[13] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.498      ;
; 1.232  ; sample_counter[8]  ; sample_counter[9]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.498      ;
; 1.233  ; sample_counter[5]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.499      ;
; 1.260  ; sample_counter[13] ; sample_counter[15] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.526      ;
; 1.260  ; sample_counter[4]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.526      ;
; 1.261  ; sample_counter[0]  ; sample_counter[2]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.527      ;
; 1.267  ; sample_counter[1]  ; sample_counter[3]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.533      ;
; 1.268  ; sample_counter[9]  ; sample_counter[11] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; sample_counter[2]  ; sample_counter[4]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.534      ;
; 1.268  ; sample_counter[11] ; sample_counter[13] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.534      ;
; 1.289  ; sample_counter[7]  ; sample_counter[8]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.555      ;
; 1.295  ; sample_counter[10] ; sample_counter[12] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.561      ;
; 1.303  ; sample_counter[12] ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; sample_counter[3]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.569      ;
; 1.303  ; sample_counter[8]  ; sample_counter[10] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.569      ;
; 1.304  ; sample_counter[5]  ; sample_counter[7]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.570      ;
; 1.331  ; sample_counter[4]  ; sample_counter[7]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.597      ;
; 1.332  ; sample_counter[0]  ; sample_counter[3]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.598      ;
; 1.338  ; sample_counter[1]  ; sample_counter[4]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.604      ;
; 1.339  ; sample_counter[9]  ; sample_counter[12] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; sample_counter[11] ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.605      ;
; 1.339  ; sample_counter[2]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.605      ;
; 1.360  ; sample_counter[7]  ; sample_counter[9]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.626      ;
; 1.366  ; sample_counter[10] ; sample_counter[13] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.632      ;
; 1.374  ; sample_counter[12] ; sample_counter[15] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.640      ;
; 1.374  ; sample_counter[3]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.640      ;
; 1.374  ; sample_counter[8]  ; sample_counter[11] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.640      ;
; 1.384  ; sample_counter[6]  ; sample_counter[8]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.650      ;
; 1.403  ; sample_counter[0]  ; sample_counter[4]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.669      ;
; 1.409  ; sample_counter[1]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.675      ;
; 1.410  ; sample_counter[9]  ; sample_counter[13] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.676      ;
; 1.410  ; sample_counter[11] ; sample_counter[15] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.676      ;
; 1.410  ; sample_counter[2]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.676      ;
; 1.431  ; sample_counter[7]  ; sample_counter[10] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.697      ;
; 1.437  ; sample_counter[10] ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.703      ;
; 1.445  ; sample_counter[3]  ; sample_counter[7]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.711      ;
; 1.445  ; sample_counter[8]  ; sample_counter[12] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.711      ;
; 1.455  ; sample_counter[6]  ; sample_counter[9]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.721      ;
; 1.463  ; sample_counter[5]  ; sample_counter[8]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.729      ;
; 1.474  ; sample_counter[0]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.740      ;
; 1.480  ; sample_counter[1]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 1.746      ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.671 ; SPI_ON                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.199      ; 0.794      ;
; -1.112 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.204      ; 1.358      ;
; -0.200 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.205      ; 2.271      ;
; -0.196 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.205      ; 2.275      ;
; -0.103 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.205      ; 2.368      ;
; 0.005  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.184      ; 2.455      ;
; 0.034  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.184      ; 2.484      ;
; 0.045  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.184      ; 2.495      ;
; 0.152  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.188      ; 2.606      ;
; 0.329  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.205      ; 2.800      ;
; 0.329  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.205      ; 2.800      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.204      ; 2.841      ;
; 0.389  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.184      ; 2.839      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.430  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.188      ; 2.884      ;
; 0.434  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.188      ; 2.888      ;
; 0.434  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.205      ; 2.905      ;
; 0.530  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.184      ; 2.980      ;
; 0.571  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.184      ; 3.021      ;
; 0.587  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.173      ; 3.026      ;
; 0.619  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.181      ; 3.066      ;
; 0.653  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.919      ;
; 0.655  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.921      ;
; 0.676  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.188      ; 3.130      ;
; 0.678  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.188      ; 3.132      ;
; 0.688  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.954      ;
; 0.763  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.204      ; 3.233      ;
; 0.766  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.033      ;
; 0.767  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.034      ;
; 0.791  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.057      ;
; 0.793  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.793  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.059      ;
; 0.794  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.060      ;
; 0.803  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.069      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.165      ; 3.236      ;
; 0.821  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.188      ; 3.275      ;
; 0.828  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.828  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.094      ;
; 0.985  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.252      ;
; 0.992  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.152      ; 3.410      ;
; 0.992  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.259      ;
; 0.996  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.174      ; 3.436      ;
; 0.997  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.263      ;
; 1.036  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.302      ;
; 1.092  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.152      ; 3.510      ;
; 1.116  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.165      ; 3.547      ;
; 1.137  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.152      ; 3.555      ;
; 1.144  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.021     ; 1.389      ;
; 1.157  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.029     ; 1.394      ;
; 1.181  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.447      ;
; 1.195  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.461      ;
; 1.242  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.029      ; 1.537      ;
; 1.265  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.152      ; 3.683      ;
; 1.279  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.016     ; 1.529      ;
; 1.298  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.174      ; 3.738      ;
; 1.320  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.012      ; 1.598      ;
; 1.321  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.009     ; 1.578      ;
; 1.322  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.012      ; 1.600      ;
; 1.323  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.589      ;
; 1.323  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.589      ;
; 1.325  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.012      ; 1.603      ;
; 1.466  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.009     ; 1.723      ;
; 1.466  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.009     ; 1.723      ;
; 1.492  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.016      ; 1.774      ;
; 1.532  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.799      ;
; 1.532  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.799      ;
; 1.532  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.799      ;
; 1.532  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.799      ;
; 1.573  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.005     ; 1.834      ;
; 1.577  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.843      ;
; 1.577  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.005     ; 1.838      ;
; 1.635  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.173      ; 4.074      ;
; 1.662  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.929      ;
; 1.662  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.929      ;
; 1.662  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.929      ;
; 1.662  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 1.929      ;
; 1.701  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 1.967      ;
; 1.716  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 2.181      ; 4.163      ;
; 1.724  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.005     ; 1.985      ;
; 1.738  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.004      ;
; 1.756  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.021      ;
; 1.796  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.062      ;
; 1.800  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.066      ;
; 1.826  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.091      ;
; 1.858  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 2.124      ;
; 1.863  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.010      ; 2.139      ;
; 1.942  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.004      ; 2.212      ;
; 1.972  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.040     ; 2.198      ;
; 1.987  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.252      ;
; 2.046  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.009     ; 2.303      ;
; 2.046  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.009     ; 2.303      ;
; 2.046  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.009     ; 2.303      ;
; 2.049  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.314      ;
; 2.050  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.315      ;
; 2.066  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.011      ; 2.343      ;
; 2.108  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.028     ; 2.346      ;
; 2.119  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.053      ; 2.438      ;
; 2.120  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 2.385      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.049 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; 0.159  ; CLK_SLOW[5]                                                                                                                                          ; clk_prev                                                                                                                                                                                                 ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.149      ; 0.824      ;
; 0.160  ; CLK_SLOW[5]                                                                                                                                          ; CLK_SLOW[5]                                                                                                                                                                                              ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.149      ; 0.825      ;
; 0.163  ; CLK_SLOW[5]                                                                                                                                          ; wr                                                                                                                                                                                                       ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.149      ; 0.828      ;
; 0.391  ; SPI_ON                                                                                                                                               ; SPI_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; CLK_SLOW[0]                                                                                                                                          ; CLK_SLOW[0]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.451  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
; 0.521  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.529  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.531  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.797      ;
; 0.537  ; out_clk[13]                                                                                                                                          ; out_clk[13]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.803      ;
; 0.539  ; out_clk[13]                                                                                                                                          ; out_clk_prev                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.540  ; out_clk[13]                                                                                                                                          ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.806      ;
; 0.560  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_FULL_PREV                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.826      ;
; 0.572  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.838      ;
; 0.657  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.923      ;
; 0.658  ; clk_prev                                                                                                                                             ; wr                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.924      ;
; 0.659  ; CLK_SLOW[5]                                                                                                                                          ; clk_prev                                                                                                                                                                                                 ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.149      ; 0.824      ;
; 0.660  ; CLK_SLOW[5]                                                                                                                                          ; CLK_SLOW[5]                                                                                                                                                                                              ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.149      ; 0.825      ;
; 0.663  ; CLK_SLOW[5]                                                                                                                                          ; wr                                                                                                                                                                                                       ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.149      ; 0.828      ;
; 0.697  ; rst                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.963      ;
; 0.743  ; manual_wr_mbed_prev                                                                                                                                  ; manual_wr_mbed_edge                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.009      ;
; 0.744  ; manual_wr_prev                                                                                                                                       ; manual_wr_edge                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.010      ;
; 0.749  ; out_clk_prev                                                                                                                                         ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.015      ;
; 0.765  ; ADC_OFF                                                                                                                                              ; wr                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.031      ;
; 0.795  ; CLK_SLOW[3]                                                                                                                                          ; CLK_SLOW[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.795  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.061      ;
; 0.796  ; manual_rd_prev                                                                                                                                       ; manual_rd_edge                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.796  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.062      ;
; 0.799  ; out_clk[0]                                                                                                                                           ; out_clk[0]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[2]                                                                                                                                           ; out_clk[2]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[5]                                                                                                                                           ; out_clk[5]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[7]                                                                                                                                           ; out_clk[7]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.799  ; out_clk[9]                                                                                                                                           ; out_clk[9]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.065      ;
; 0.801  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802  ; CLK_SLOW[0]                                                                                                                                          ; CLK_SLOW[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.068      ;
; 0.805  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.071      ;
; 0.806  ; out_clk[11]                                                                                                                                          ; out_clk[11]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; out_clk[12]                                                                                                                                          ; out_clk[12]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.806  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.072      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.810  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.076      ;
; 0.813  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.813  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.079      ;
; 0.815  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.081      ;
; 0.816  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.816  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.082      ;
; 0.827  ; CLK_SLOW[1]                                                                                                                                          ; CLK_SLOW[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.093      ;
; 0.828  ; CLK_SLOW[2]                                                                                                                                          ; CLK_SLOW[2]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.094      ;
; 0.829  ; rst                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.095      ;
; 0.830  ; CLK_SLOW[4]                                                                                                                                          ; CLK_SLOW[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.096      ;
; 0.831  ; out_clk[1]                                                                                                                                           ; out_clk[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; out_clk[6]                                                                                                                                           ; out_clk[6]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; out_clk[8]                                                                                                                                           ; out_clk[8]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.831  ; out_clk[10]                                                                                                                                          ; out_clk[10]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.097      ;
; 0.832  ; out_clk[3]                                                                                                                                           ; out_clk[3]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; out_clk[4]                                                                                                                                           ; out_clk[4]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.832  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.098      ;
; 0.835  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.101      ;
; 0.836  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.102      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.104      ;
; 0.838  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.839  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.105      ;
; 0.841  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.107      ;
; 0.842  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.108      ;
; 0.843  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.109      ;
; 0.851  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.117      ;
; 0.852  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.118      ;
; 0.853  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.119      ;
; 0.942  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.245      ;
; 0.943  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.246      ;
; 0.957  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.260      ;
; 0.957  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.260      ;
; 0.959  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.262      ;
; 0.979  ; manual_wr_mbed                                                                                                                                       ; manual_wr_mbed_prev                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.236      ;
; 0.979  ; manual_wr_mbed                                                                                                                                       ; manual_wr_mbed_edge                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.009     ; 1.236      ;
; 0.985  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.251      ;
; 0.987  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.290      ;
; 0.999  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.302      ;
; 1.018  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.284      ;
; 1.022  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 1.289      ;
; 1.042  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.069      ; 1.345      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_SLOW[5]'                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[10]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[10]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[11]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[11]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[12]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[12]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[13]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[13]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[14]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[14]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[15]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[15]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[8]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[8]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[9]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[9]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[9]|clk        ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 6.639 ; 6.639 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 6.639 ; 6.639 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; 6.452 ; 6.452 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; 6.338 ; 6.338 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; 6.520 ; 6.520 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -6.108 ; -6.108 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -6.409 ; -6.409 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; -6.222 ; -6.222 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; -6.108 ; -6.108 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; -6.290 ; -6.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                  ; 13.916 ; 13.916 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 13.594 ; 13.594 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 13.594 ; 13.594 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 13.880 ; 13.880 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 13.883 ; 13.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 13.903 ; 13.903 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 13.916 ; 13.916 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 13.904 ; 13.904 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 15.679 ; 15.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 15.237 ; 15.237 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 15.076 ; 15.076 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 15.066 ; 15.066 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 15.352 ; 15.352 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 15.234 ; 15.234 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 15.374 ; 15.374 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 15.679 ; 15.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 14.429 ; 14.429 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 14.283 ; 14.283 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 14.429 ; 14.429 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 14.382 ; 14.382 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 14.410 ; 14.410 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 14.429 ; 14.429 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 14.409 ; 14.409 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 14.146 ; 14.146 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 16.220 ; 16.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 13.095 ; 13.095 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 15.551 ; 15.551 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 15.535 ; 15.535 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 15.599 ; 15.599 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 13.341 ; 13.341 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 15.940 ; 15.940 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 16.220 ; 16.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 8.302  ; 8.302  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 8.302  ; 8.302  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 6.587  ; 6.587  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[5]                              ; 13.722 ; 13.722 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[0] ; CLK_SLOW[5]                              ; 13.722 ; 13.722 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[1] ; CLK_SLOW[5]                              ; 13.023 ; 13.023 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[2] ; CLK_SLOW[5]                              ; 12.306 ; 12.306 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[3] ; CLK_SLOW[5]                              ; 12.780 ; 12.780 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[4] ; CLK_SLOW[5]                              ; 12.546 ; 12.546 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[5] ; CLK_SLOW[5]                              ; 12.497 ; 12.497 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[6] ; CLK_SLOW[5]                              ; 12.312 ; 12.312 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX1_D[*]  ; CLK_SLOW[5]                              ; 10.836 ; 10.836 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[0] ; CLK_SLOW[5]                              ; 10.836 ; 10.836 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[1] ; CLK_SLOW[5]                              ; 10.113 ; 10.113 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[2] ; CLK_SLOW[5]                              ; 9.846  ; 9.846  ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[3] ; CLK_SLOW[5]                              ; 10.129 ; 10.129 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[4] ; CLK_SLOW[5]                              ; 10.030 ; 10.030 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[5] ; CLK_SLOW[5]                              ; 10.311 ; 10.311 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[6] ; CLK_SLOW[5]                              ; 10.113 ; 10.113 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX2_D[*]  ; CLK_SLOW[5]                              ; 13.349 ; 13.349 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[0] ; CLK_SLOW[5]                              ; 12.433 ; 12.433 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[1] ; CLK_SLOW[5]                              ; 13.349 ; 13.349 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[2] ; CLK_SLOW[5]                              ; 12.570 ; 12.570 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[3] ; CLK_SLOW[5]                              ; 12.806 ; 12.806 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[4] ; CLK_SLOW[5]                              ; 12.776 ; 12.776 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[5] ; CLK_SLOW[5]                              ; 12.528 ; 12.528 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[6] ; CLK_SLOW[5]                              ; 13.027 ; 13.027 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX3_D[*]  ; CLK_SLOW[5]                              ; 13.658 ; 13.658 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[0] ; CLK_SLOW[5]                              ; 13.048 ; 13.048 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[1] ; CLK_SLOW[5]                              ; 12.750 ; 12.750 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[2] ; CLK_SLOW[5]                              ; 13.358 ; 13.358 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[3] ; CLK_SLOW[5]                              ; 13.326 ; 13.326 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[4] ; CLK_SLOW[5]                              ; 13.658 ; 13.658 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[5] ; CLK_SLOW[5]                              ; 13.348 ; 13.348 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[6] ; CLK_SLOW[5]                              ; 13.345 ; 13.345 ; Rise       ; CLK_SLOW[5]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.581  ; 8.581  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.581  ; 8.581  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.400  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.359  ; 8.359  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 7.313  ; 7.313  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 7.313  ; 7.313  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.400  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.400  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                  ; 8.710  ; 8.710  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 8.710  ; 8.710  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 8.716  ; 8.716  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 8.973  ; 8.973  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 9.003  ; 9.003  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 9.022  ; 9.022  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 9.031  ; 9.031  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 9.021  ; 9.021  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 9.975  ; 9.975  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 10.170 ; 10.170 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 10.008 ; 10.008 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 9.975  ; 9.975  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 10.283 ; 10.283 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 10.174 ; 10.174 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 10.286 ; 10.286 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 10.612 ; 10.612 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 9.523  ; 9.523  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 9.676  ; 9.676  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 9.806  ; 9.806  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 9.792  ; 9.792  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 9.795  ; 9.795  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 9.811  ; 9.811  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 9.817  ; 9.817  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 9.523  ; 9.523  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 8.042  ; 8.042  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 8.042  ; 8.042  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 10.497 ; 10.497 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 10.480 ; 10.480 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 10.546 ; 10.546 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 8.286  ; 8.286  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 10.886 ; 10.886 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 11.167 ; 11.167 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 6.587  ; 6.587  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 8.302  ; 8.302  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 6.587  ; 6.587  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[5]                              ; 10.642 ; 10.642 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[0] ; CLK_SLOW[5]                              ; 12.061 ; 12.061 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[1] ; CLK_SLOW[5]                              ; 11.367 ; 11.367 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[2] ; CLK_SLOW[5]                              ; 10.676 ; 10.676 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[3] ; CLK_SLOW[5]                              ; 11.122 ; 11.122 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[4] ; CLK_SLOW[5]                              ; 10.879 ; 10.879 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[5] ; CLK_SLOW[5]                              ; 10.864 ; 10.864 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[6] ; CLK_SLOW[5]                              ; 10.642 ; 10.642 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX1_D[*]  ; CLK_SLOW[5]                              ; 9.453  ; 9.453  ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[0] ; CLK_SLOW[5]                              ; 10.415 ; 10.415 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[1] ; CLK_SLOW[5]                              ; 9.693  ; 9.693  ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[2] ; CLK_SLOW[5]                              ; 9.453  ; 9.453  ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[3] ; CLK_SLOW[5]                              ; 9.701  ; 9.701  ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[4] ; CLK_SLOW[5]                              ; 9.609  ; 9.609  ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[5] ; CLK_SLOW[5]                              ; 9.882  ; 9.882  ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[6] ; CLK_SLOW[5]                              ; 9.682  ; 9.682  ; Rise       ; CLK_SLOW[5]                              ;
; oHEX2_D[*]  ; CLK_SLOW[5]                              ; 11.181 ; 11.181 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[0] ; CLK_SLOW[5]                              ; 11.181 ; 11.181 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[1] ; CLK_SLOW[5]                              ; 12.098 ; 12.098 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[2] ; CLK_SLOW[5]                              ; 11.310 ; 11.310 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[3] ; CLK_SLOW[5]                              ; 11.544 ; 11.544 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[4] ; CLK_SLOW[5]                              ; 11.510 ; 11.510 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[5] ; CLK_SLOW[5]                              ; 11.260 ; 11.260 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[6] ; CLK_SLOW[5]                              ; 11.770 ; 11.770 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX3_D[*]  ; CLK_SLOW[5]                              ; 11.098 ; 11.098 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[0] ; CLK_SLOW[5]                              ; 11.393 ; 11.393 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[1] ; CLK_SLOW[5]                              ; 11.098 ; 11.098 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[2] ; CLK_SLOW[5]                              ; 11.704 ; 11.704 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[3] ; CLK_SLOW[5]                              ; 11.668 ; 11.668 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[4] ; CLK_SLOW[5]                              ; 12.005 ; 12.005 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[5] ; CLK_SLOW[5]                              ; 11.690 ; 11.690 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[6] ; CLK_SLOW[5]                              ; 11.687 ; 11.687 ; Rise       ; CLK_SLOW[5]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.400  ; 8.359  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.581  ; 8.581  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.400  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.359  ; 8.359  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 7.313  ; 7.313  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 7.313  ; 7.313  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.400  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.400  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -2.282 ; -131.618      ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -0.798 ; -10.965       ;
; CLK_SLOW[5]                              ; -0.167 ; -0.485        ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLK_SLOW[5]                              ; -1.203 ; -19.248       ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -1.142 ; -5.009        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; -0.030 ; -0.030        ;
+------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -0.500 ; -25.000       ;
; CLK_SLOW[5]                              ; -0.500 ; -16.000       ;
; iCLK_50                                  ; 10.000 ; 0.000         ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; 10.373 ; 0.000         ;
+------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                ; To Node                                                                                                                                                                                                   ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -2.282 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a41~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.008     ; 1.273      ;
; -2.251 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a57~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.015     ; 1.235      ;
; -2.225 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.021     ; 1.203      ;
; -2.221 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a48~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.035     ; 1.185      ;
; -2.216 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a32~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.016     ; 1.199      ;
; -2.209 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a47~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.076     ; 1.132      ;
; -2.208 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.042     ; 1.165      ;
; -2.207 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a40~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.070     ; 1.136      ;
; -2.199 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.024     ; 1.174      ;
; -2.198 ; sample_counter[9]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a9~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.072     ; 1.125      ;
; -2.198 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a27~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.061     ; 1.136      ;
; -2.195 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a8~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.053     ; 1.141      ;
; -2.191 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a43~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.054     ; 1.136      ;
; -2.189 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a11~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.085     ; 1.103      ;
; -2.188 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a15~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.063     ; 1.124      ;
; -2.186 ; sample_counter[11]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.033     ; 1.152      ;
; -2.175 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.023     ; 1.151      ;
; -2.171 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a26~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.021     ; 1.149      ;
; -2.167 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.025     ; 1.141      ;
; -2.165 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.044     ; 1.120      ;
; -2.150 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.036     ; 1.113      ;
; -2.150 ; sample_counter[15]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a31~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.053     ; 1.096      ;
; -2.132 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a51~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.029     ; 1.102      ;
; -2.120 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.028     ; 1.091      ;
; -2.064 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.046     ; 1.017      ;
; -2.063 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a62~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.010     ; 1.052      ;
; -2.048 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a55~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.056     ; 0.991      ;
; -2.047 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a38~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.996     ; 1.050      ;
; -2.046 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a52~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.002     ; 1.043      ;
; -2.042 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a39~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.037     ; 1.004      ;
; -2.039 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a58~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.030     ; 1.008      ;
; -2.037 ; sample_counter[10]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a42~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.044     ; 0.992      ;
; -2.028 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.047     ; 0.980      ;
; -2.023 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a46~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.009     ; 1.013      ;
; -2.012 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a33~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.033     ; 0.978      ;
; -2.010 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a35~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.031     ; 0.978      ;
; -2.007 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.039     ; 0.967      ;
; -2.004 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a3~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.036     ; 0.967      ;
; -1.949 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a7~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.018     ; 0.930      ;
; -1.925 ; sample_counter[0]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.099     ; 0.825      ;
; -1.921 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a6~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.027     ; 0.893      ;
; -1.918 ; sample_counter[6]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a22~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.009     ; 0.908      ;
; -1.913 ; sample_counter[8]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a56~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.084     ; 0.828      ;
; -1.911 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a53~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.069     ; 0.841      ;
; -1.909 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a28~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.013     ; 0.895      ;
; -1.906 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a45~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.011     ; 0.894      ;
; -1.900 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a21~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.036     ; 0.863      ;
; -1.900 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a44~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.019     ; 0.880      ;
; -1.899 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a12~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.015     ; 0.883      ;
; -1.894 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a17~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.086     ; 0.807      ;
; -1.891 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a34~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.058     ; 0.832      ;
; -1.890 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.051     ; 0.838      ;
; -1.884 ; sample_counter[3]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a19~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.044     ; 0.839      ;
; -1.884 ; sample_counter[14]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a30~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.067     ; 0.816      ;
; -1.838 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a36~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.079     ; 0.758      ;
; -1.821 ; sample_counter[7]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a23~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.048     ; 0.772      ;
; -1.793 ; sample_counter[4]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a4~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.066     ; 0.726      ;
; -1.791 ; sample_counter[1]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a1~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.076     ; 0.714      ;
; -1.790 ; sample_counter[5]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a5~portb_datain_reg0    ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.064     ; 0.725      ;
; -1.770 ; sample_counter[12]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a60~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.047     ; 0.722      ;
; -1.766 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a29~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.038     ; 0.727      ;
; -1.764 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a13~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.024     ; 0.739      ;
; -1.755 ; sample_counter[2]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a50~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.030     ; 0.724      ;
; -1.640 ; sample_counter[13]                       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a61~portb_datain_reg0   ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -2.055     ; 0.584      ;
; -0.778 ; SPI_MASTER_UC:mbed_instant|FIN           ; MBED_FIN_PREV                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.404      ;
; -0.778 ; SPI_MASTER_UC:mbed_instant|FIN           ; MBED_FIN_EDGE                                                                                                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.404      ;
; -0.777 ; SPI_MASTER_UC:mbed_instant|FIN           ; SPI_ON                                                                                                                                                                                                    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; -1.406     ; 0.403      ;
; 0.324  ; CLK_SLOW[5]                              ; wr                                                                                                                                                                                                        ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.066      ; 0.415      ;
; 0.328  ; CLK_SLOW[5]                              ; CLK_SLOW[5]                                                                                                                                                                                               ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.066      ; 0.411      ;
; 0.328  ; CLK_SLOW[5]                              ; clk_prev                                                                                                                                                                                                  ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.066      ; 0.411      ;
; 0.410  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.824  ; CLK_SLOW[5]                              ; wr                                                                                                                                                                                                        ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.066      ; 0.415      ;
; 0.828  ; CLK_SLOW[5]                              ; CLK_SLOW[5]                                                                                                                                                                                               ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.066      ; 0.411      ;
; 0.828  ; CLK_SLOW[5]                              ; clk_prev                                                                                                                                                                                                  ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.066      ; 0.411      ;
; 0.910  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_address_reg0  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_datain_reg0   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.065      ; 3.864      ;
; 21.200 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a54~portb_we_reg        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.067      ; 3.866      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg11 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg8  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
; 21.246 ; manual_wr_edge                           ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a63~portb_address_reg1  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 25.000       ; 0.070      ; 3.823      ;
+--------+------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                 ; To Node                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.798 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a20~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.357      ; 3.187      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.717 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a16~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.396      ; 3.145      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.709 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a18~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.337      ; 3.078      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.706 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a14~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.368      ; 3.106      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.700 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a25~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.322      ; 3.054      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.687 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a24~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.323      ; 3.042      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.684 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a59~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.313      ; 3.029      ;
; -0.679 ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                                          ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; -0.028     ; 1.683      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg3  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg4  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg5  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg6  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg7  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg8  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg9  ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg10 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.672 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a37~porta_address_reg11 ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.358      ; 3.062      ;
; -0.663 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg0  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.040      ;
; -0.663 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg1  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.040      ;
; -0.663 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a49~porta_address_reg2  ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 1.000        ; 1.345      ; 3.040      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_SLOW[5]'                                                                                        ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+
; -0.167 ; sample_counter[0]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.199      ;
; -0.134 ; sample_counter[1]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.166      ;
; -0.132 ; sample_counter[0]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.164      ;
; -0.100 ; sample_counter[2]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.132      ;
; -0.099 ; sample_counter[1]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.131      ;
; -0.097 ; sample_counter[0]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.129      ;
; -0.078 ; sample_counter[3]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.110      ;
; -0.065 ; sample_counter[2]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.097      ;
; -0.064 ; sample_counter[1]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.096      ;
; -0.062 ; sample_counter[0]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.094      ;
; -0.043 ; sample_counter[3]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.075      ;
; -0.030 ; sample_counter[2]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.062      ;
; -0.029 ; sample_counter[1]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.061      ;
; -0.028 ; sample_counter[4]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.060      ;
; -0.027 ; sample_counter[0]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.059      ;
; -0.009 ; sample_counter[5]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.041      ;
; -0.008 ; sample_counter[3]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.040      ;
; 0.005  ; sample_counter[2]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.027      ;
; 0.006  ; sample_counter[1]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.026      ;
; 0.007  ; sample_counter[4]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.025      ;
; 0.008  ; sample_counter[0]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.024      ;
; 0.026  ; sample_counter[5]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.006      ;
; 0.027  ; sample_counter[3]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.005      ;
; 0.029  ; sample_counter[6]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 1.003      ;
; 0.040  ; sample_counter[2]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.992      ;
; 0.041  ; sample_counter[1]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.991      ;
; 0.042  ; sample_counter[4]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.990      ;
; 0.043  ; sample_counter[0]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.989      ;
; 0.061  ; sample_counter[5]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.971      ;
; 0.062  ; sample_counter[3]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.970      ;
; 0.064  ; sample_counter[6]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.968      ;
; 0.075  ; sample_counter[2]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.957      ;
; 0.076  ; sample_counter[1]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.956      ;
; 0.077  ; sample_counter[4]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.955      ;
; 0.078  ; sample_counter[0]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.954      ;
; 0.078  ; sample_counter[7]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.954      ;
; 0.096  ; sample_counter[5]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.936      ;
; 0.097  ; sample_counter[3]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.935      ;
; 0.099  ; sample_counter[6]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.933      ;
; 0.110  ; sample_counter[2]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.922      ;
; 0.111  ; sample_counter[1]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.921      ;
; 0.112  ; sample_counter[4]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.920      ;
; 0.113  ; sample_counter[7]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.919      ;
; 0.131  ; sample_counter[5]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.901      ;
; 0.132  ; sample_counter[3]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.900      ;
; 0.134  ; sample_counter[6]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.898      ;
; 0.145  ; sample_counter[2]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.887      ;
; 0.147  ; sample_counter[4]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.885      ;
; 0.148  ; sample_counter[7]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.884      ;
; 0.156  ; sample_counter[8]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.876      ;
; 0.166  ; sample_counter[5]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.866      ;
; 0.167  ; sample_counter[3]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.865      ;
; 0.169  ; sample_counter[6]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.863      ;
; 0.172  ; sample_counter[0]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.860      ;
; 0.182  ; sample_counter[4]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.850      ;
; 0.183  ; sample_counter[7]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.849      ;
; 0.191  ; sample_counter[8]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.841      ;
; 0.201  ; sample_counter[5]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.831      ;
; 0.204  ; sample_counter[9]  ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.828      ;
; 0.204  ; sample_counter[6]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.828      ;
; 0.205  ; sample_counter[1]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.827      ;
; 0.207  ; sample_counter[0]  ; sample_counter[6]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.825      ;
; 0.217  ; sample_counter[4]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.815      ;
; 0.218  ; sample_counter[7]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.814      ;
; 0.226  ; sample_counter[8]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.806      ;
; 0.229  ; sample_counter[10] ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.803      ;
; 0.236  ; sample_counter[5]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.796      ;
; 0.239  ; sample_counter[9]  ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; sample_counter[6]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.793      ;
; 0.239  ; sample_counter[2]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.793      ;
; 0.240  ; sample_counter[1]  ; sample_counter[6]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.792      ;
; 0.242  ; sample_counter[0]  ; sample_counter[5]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.790      ;
; 0.253  ; sample_counter[7]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.779      ;
; 0.261  ; sample_counter[8]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.771      ;
; 0.261  ; sample_counter[3]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.771      ;
; 0.264  ; sample_counter[10] ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.768      ;
; 0.274  ; sample_counter[11] ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; sample_counter[9]  ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; sample_counter[6]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.758      ;
; 0.274  ; sample_counter[2]  ; sample_counter[6]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.758      ;
; 0.275  ; sample_counter[1]  ; sample_counter[5]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.757      ;
; 0.277  ; sample_counter[0]  ; sample_counter[4]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.755      ;
; 0.288  ; sample_counter[7]  ; sample_counter[9]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.744      ;
; 0.295  ; sample_counter[12] ; sample_counter[15] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.737      ;
; 0.296  ; sample_counter[8]  ; sample_counter[11] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.736      ;
; 0.296  ; sample_counter[3]  ; sample_counter[6]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.736      ;
; 0.299  ; sample_counter[10] ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.733      ;
; 0.309  ; sample_counter[11] ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.723      ;
; 0.309  ; sample_counter[9]  ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.723      ;
; 0.309  ; sample_counter[2]  ; sample_counter[5]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.723      ;
; 0.310  ; sample_counter[1]  ; sample_counter[4]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.722      ;
; 0.311  ; sample_counter[4]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.721      ;
; 0.312  ; sample_counter[0]  ; sample_counter[3]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.720      ;
; 0.323  ; sample_counter[7]  ; sample_counter[8]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.709      ;
; 0.330  ; sample_counter[12] ; sample_counter[14] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.702      ;
; 0.330  ; sample_counter[5]  ; sample_counter[7]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.702      ;
; 0.331  ; sample_counter[8]  ; sample_counter[10] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.701      ;
; 0.331  ; sample_counter[3]  ; sample_counter[5]  ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.701      ;
; 0.334  ; sample_counter[10] ; sample_counter[12] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.698      ;
; 0.344  ; sample_counter[11] ; sample_counter[13] ; CLK_SLOW[5]  ; CLK_SLOW[5] ; 1.000        ; 0.000      ; 0.688      ;
+--------+--------------------+--------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_SLOW[5]'                                                                                                                    ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node          ; To Node            ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -1.203 ; ADC_OFF            ; sample_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.203 ; ADC_OFF            ; sample_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.097      ; 1.046      ;
; -1.004 ; rst                ; sample_counter[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[1]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[2]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[3]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[4]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[5]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[6]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[7]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[8]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[9]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[10] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[11] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[12] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[13] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[14] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; -1.004 ; rst                ; sample_counter[15] ; CLKPLL_inst|altpll_component|pll|clk[0] ; CLK_SLOW[5] ; 0.000        ; 2.085      ; 1.233      ;
; 0.246  ; sample_counter[15] ; sample_counter[15] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.398      ;
; 0.360  ; sample_counter[0]  ; sample_counter[0]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; sample_counter[4]  ; sample_counter[4]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; sample_counter[13] ; sample_counter[13] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; sample_counter[1]  ; sample_counter[1]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; sample_counter[2]  ; sample_counter[2]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; sample_counter[9]  ; sample_counter[9]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; sample_counter[11] ; sample_counter[11] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; sample_counter[7]  ; sample_counter[7]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; sample_counter[14] ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.516      ;
; 0.371  ; sample_counter[10] ; sample_counter[10] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; sample_counter[6]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; sample_counter[3]  ; sample_counter[3]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; sample_counter[8]  ; sample_counter[8]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; sample_counter[5]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; sample_counter[12] ; sample_counter[12] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.527      ;
; 0.498  ; sample_counter[0]  ; sample_counter[1]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499  ; sample_counter[13] ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.651      ;
; 0.499  ; sample_counter[4]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.651      ;
; 0.500  ; sample_counter[1]  ; sample_counter[2]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.652      ;
; 0.501  ; sample_counter[9]  ; sample_counter[10] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; sample_counter[2]  ; sample_counter[3]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.653      ;
; 0.501  ; sample_counter[11] ; sample_counter[12] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.653      ;
; 0.502  ; sample_counter[14] ; sample_counter[15] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.654      ;
; 0.511  ; sample_counter[10] ; sample_counter[11] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.663      ;
; 0.512  ; sample_counter[6]  ; sample_counter[7]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.664      ;
; 0.514  ; sample_counter[3]  ; sample_counter[4]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; sample_counter[8]  ; sample_counter[9]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; sample_counter[12] ; sample_counter[13] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; sample_counter[5]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.667      ;
; 0.533  ; sample_counter[0]  ; sample_counter[2]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534  ; sample_counter[13] ; sample_counter[15] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; sample_counter[4]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.686      ;
; 0.535  ; sample_counter[1]  ; sample_counter[3]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.687      ;
; 0.536  ; sample_counter[9]  ; sample_counter[11] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; sample_counter[2]  ; sample_counter[4]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.688      ;
; 0.536  ; sample_counter[11] ; sample_counter[13] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.688      ;
; 0.546  ; sample_counter[10] ; sample_counter[12] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.698      ;
; 0.549  ; sample_counter[3]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.701      ;
; 0.549  ; sample_counter[8]  ; sample_counter[10] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; sample_counter[12] ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; sample_counter[5]  ; sample_counter[7]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.702      ;
; 0.557  ; sample_counter[7]  ; sample_counter[8]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.709      ;
; 0.568  ; sample_counter[0]  ; sample_counter[3]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; sample_counter[4]  ; sample_counter[7]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.721      ;
; 0.570  ; sample_counter[1]  ; sample_counter[4]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; sample_counter[9]  ; sample_counter[12] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; sample_counter[2]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; sample_counter[11] ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.723      ;
; 0.581  ; sample_counter[10] ; sample_counter[13] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.733      ;
; 0.584  ; sample_counter[3]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.736      ;
; 0.584  ; sample_counter[8]  ; sample_counter[11] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.736      ;
; 0.585  ; sample_counter[12] ; sample_counter[15] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.737      ;
; 0.592  ; sample_counter[7]  ; sample_counter[9]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.744      ;
; 0.603  ; sample_counter[0]  ; sample_counter[4]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.755      ;
; 0.605  ; sample_counter[1]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.757      ;
; 0.606  ; sample_counter[6]  ; sample_counter[8]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; sample_counter[9]  ; sample_counter[13] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; sample_counter[2]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.758      ;
; 0.606  ; sample_counter[11] ; sample_counter[15] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.758      ;
; 0.616  ; sample_counter[10] ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.768      ;
; 0.619  ; sample_counter[3]  ; sample_counter[7]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.771      ;
; 0.619  ; sample_counter[8]  ; sample_counter[12] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.771      ;
; 0.627  ; sample_counter[7]  ; sample_counter[10] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.779      ;
; 0.638  ; sample_counter[0]  ; sample_counter[5]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.790      ;
; 0.640  ; sample_counter[1]  ; sample_counter[6]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.792      ;
; 0.641  ; sample_counter[6]  ; sample_counter[9]  ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.793      ;
; 0.641  ; sample_counter[9]  ; sample_counter[14] ; CLK_SLOW[5]                             ; CLK_SLOW[5] ; 0.000        ; 0.000      ; 0.793      ;
+--------+--------------------+--------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                ; To Node                                 ; Launch Clock                             ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+
; -1.142 ; SPI_ON                                                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.406      ; 0.416      ;
; -0.923 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                         ; SPI_MASTER_UC:mbed_instant|CSbar        ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.412      ; 0.641      ;
; -0.523 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.412      ; 1.041      ;
; -0.509 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.412      ; 1.055      ;
; -0.460 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.412      ; 1.104      ;
; -0.417 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.392      ; 1.127      ;
; -0.410 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.392      ; 1.134      ;
; -0.404 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.392      ; 1.140      ;
; -0.323 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.394      ; 1.223      ;
; -0.299 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[13] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.412      ; 1.265      ;
; -0.271 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[14] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.412      ; 1.293      ;
; -0.259 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.392      ; 1.285      ;
; -0.236 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[12] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.412      ; 1.328      ;
; -0.230 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.409      ; 1.331      ;
; -0.206 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.392      ; 1.338      ;
; -0.204 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.394      ; 1.342      ;
; -0.201 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.394      ; 1.345      ;
; -0.189 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.392      ; 1.355      ;
; -0.111 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.394      ; 1.435      ;
; -0.109 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.394      ; 1.437      ;
; -0.084 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.383      ; 1.451      ;
; -0.074 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.409      ; 1.487      ;
; -0.073 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.391      ; 1.470      ;
; -0.041 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.394      ; 1.505      ;
; -0.029 ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.372      ; 1.495      ;
; 0.047  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.380      ; 1.579      ;
; 0.093  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.363      ; 1.608      ;
; 0.097  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[15] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.372      ; 1.621      ;
; 0.154  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[11] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.363      ; 1.669      ;
; 0.162  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.380      ; 1.694      ;
; 0.172  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.363      ; 1.687      ;
; 0.213  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0] ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.363      ; 1.728      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.291  ; SPI_MASTER_UC:mbed_instant|data_out[12]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.443      ;
; 0.294  ; SPI_MASTER_UC:mbed_instant|data_out[13]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.446      ;
; 0.320  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.472      ;
; 0.355  ; SPI_MASTER_UC:mbed_instant|data_out[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[8]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.383      ; 1.891      ;
; 0.356  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.509      ;
; 0.356  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.509      ;
; 0.362  ; SPI_MASTER_UC:mbed_instant|data_out[15]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|MOSI         ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.514      ;
; 0.364  ; SPI_MASTER_UC:mbed_instant|data_out[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.516      ;
; 0.368  ; SPI_MASTER_UC:mbed_instant|data_out[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.520      ;
; 0.385  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|FIN          ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.537      ;
; 0.400  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1] ; SPI_MASTER_UC:mbed_instant|data_out[10] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 1.391      ; 1.943      ;
; 0.427  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.579      ;
; 0.427  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.579      ;
; 0.450  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.602      ;
; 0.463  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.615      ;
; 0.469  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.622      ;
; 0.474  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.627      ;
; 0.517  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.669      ;
; 0.527  ; SPI_MASTER_UC:mbed_instant|data_out[8]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[9]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.020     ; 0.659      ;
; 0.527  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.679      ;
; 0.541  ; SPI_MASTER_UC:mbed_instant|data_out[10]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[11] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.028     ; 0.665      ;
; 0.548  ; SPI_MASTER_UC:mbed_instant|data_out[9]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[10] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.028      ; 0.728      ;
; 0.590  ; SPI_MASTER_UC:mbed_instant|data_out[6]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.015     ; 0.727      ;
; 0.594  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.008     ; 0.738      ;
; 0.598  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.750      ;
; 0.600  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[13] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.012      ; 0.764      ;
; 0.602  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.012      ; 0.766      ;
; 0.604  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[14] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.012      ; 0.768      ;
; 0.604  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.756      ;
; 0.665  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.817      ;
; 0.666  ; SPI_MASTER_UC:mbed_instant|data_out[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.015      ; 0.833      ;
; 0.676  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.008     ; 0.820      ;
; 0.680  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.008     ; 0.824      ;
; 0.735  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.887      ;
; 0.742  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 0.893      ;
; 0.744  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.006     ; 0.890      ;
; 0.751  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[7]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.006     ; 0.897      ;
; 0.751  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.903      ;
; 0.762  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.915      ;
; 0.762  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.915      ;
; 0.762  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.915      ;
; 0.762  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.915      ;
; 0.777  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 0.928      ;
; 0.789  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.941      ;
; 0.793  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.945      ;
; 0.809  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.962      ;
; 0.809  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.962      ;
; 0.809  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.962      ;
; 0.809  ; SPI_MASTER_UC:mbed_instant|icounter[5]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.001      ; 0.962      ;
; 0.827  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.006     ; 0.973      ;
; 0.831  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.000      ; 0.983      ;
; 0.863  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 1.014      ;
; 0.875  ; SPI_MASTER_UC:mbed_instant|icounter[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 1.026      ;
; 0.880  ; SPI_MASTER_UC:mbed_instant|data_out[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.012      ; 1.044      ;
; 0.896  ; SPI_MASTER_UC:mbed_instant|data_out[3]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.002      ; 1.050      ;
; 0.901  ; SPI_MASTER_UC:mbed_instant|icounter[0]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[4]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 1.052      ;
; 0.910  ; SPI_MASTER_UC:mbed_instant|icounter[2]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 1.061      ;
; 0.966  ; SPI_MASTER_UC:mbed_instant|data_out[14]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[15] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.040     ; 1.078      ;
; 0.967  ; SPI_MASTER_UC:mbed_instant|CSbar                                                                                                                                                         ; SPI_MASTER_UC:mbed_instant|data_out[6]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.009      ; 1.128      ;
; 0.989  ; SPI_MASTER_UC:mbed_instant|data_out[11]                                                                                                                                                  ; SPI_MASTER_UC:mbed_instant|data_out[12] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; 0.049      ; 1.190      ;
; 0.996  ; SPI_MASTER_UC:mbed_instant|icounter[1]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|icounter[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.001     ; 1.147      ;
; 1.000  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.008     ; 1.144      ;
; 1.000  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[2]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.008     ; 1.144      ;
; 1.000  ; SPI_MASTER_UC:mbed_instant|icounter[4]                                                                                                                                                   ; SPI_MASTER_UC:mbed_instant|data_out[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 0.000        ; -0.008     ; 1.144      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+------------------------------------------+------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                  ; Launch Clock                             ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.030 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; 0.052  ; CLK_SLOW[5]                                                                                                                                          ; CLK_SLOW[5]                                                                                                                                                                                              ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.411      ;
; 0.052  ; CLK_SLOW[5]                                                                                                                                          ; clk_prev                                                                                                                                                                                                 ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.411      ;
; 0.056  ; CLK_SLOW[5]                                                                                                                                          ; wr                                                                                                                                                                                                       ; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.066      ; 0.415      ;
; 0.215  ; SPI_ON                                                                                                                                               ; SPI_ON                                                                                                                                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; CLK_SLOW[0]                                                                                                                                          ; CLK_SLOW[0]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; ADC_OFF                                                                                                                                              ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                                                                         ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.238  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[13]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.241  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[13]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.243  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.249  ; out_clk[13]                                                                                                                                          ; out_clk[13]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.401      ;
; 0.252  ; out_clk[13]                                                                                                                                          ; out_clk_prev                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.252  ; out_clk[13]                                                                                                                                          ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.404      ;
; 0.259  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; FIFO_FULL_PREV                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.411      ;
; 0.270  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                          ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.422      ;
; 0.291  ; MBED_FIN_PREV                                                                                                                                        ; MBED_FIN_EDGE                                                                                                                                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.443      ;
; 0.292  ; clk_prev                                                                                                                                             ; wr                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.444      ;
; 0.318  ; rst                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.470      ;
; 0.355  ; manual_wr_mbed_prev                                                                                                                                  ; manual_wr_mbed_edge                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.355  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.507      ;
; 0.356  ; CLK_SLOW[3]                                                                                                                                          ; CLK_SLOW[3]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356  ; manual_wr_prev                                                                                                                                       ; manual_wr_edge                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357  ; out_clk_prev                                                                                                                                         ; out_clk_edge                                                                                                                                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358  ; out_clk[0]                                                                                                                                           ; out_clk[0]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; out_clk[7]                                                                                                                                           ; out_clk[7]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; out_clk[9]                                                                                                                                           ; out_clk[9]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[7]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[9]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359  ; out_clk[2]                                                                                                                                           ; out_clk[2]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; out_clk[5]                                                                                                                                           ; out_clk[5]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359  ; FIFO_FULL_PREV                                                                                                                                       ; ADC_OFF                                                                                                                                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[11]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[11]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; CLK_SLOW[0]                                                                                                                                          ; CLK_SLOW[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.514      ;
; 0.363  ; out_clk[11]                                                                                                                                          ; out_clk[11]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; out_clk[12]                                                                                                                                          ; out_clk[12]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[1]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[3]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[0]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.363  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[2]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.515      ;
; 0.364  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[0]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.364  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[5]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.516      ;
; 0.365  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[8]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; ADC_OFF                                                                                                                                              ; wr                                                                                                                                                                                                       ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[6]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.366  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[10]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.518      ;
; 0.367  ; CLK_SLOW[2]                                                                                                                                          ; CLK_SLOW[2]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; CLK_SLOW[1]                                                                                                                                          ; CLK_SLOW[1]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.368  ; CLK_SLOW[4]                                                                                                                                          ; CLK_SLOW[4]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.368  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[8]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; out_clk[1]                                                                                                                                           ; out_clk[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; out_clk[6]                                                                                                                                           ; out_clk[6]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; out_clk[8]                                                                                                                                           ; out_clk[8]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[12]                                                                                  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; out_clk[3]                                                                                                                                           ; out_clk[3]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; out_clk[4]                                                                                                                                           ; out_clk[4]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.370  ; out_clk[10]                                                                                                                                          ; out_clk[10]                                                                                                                                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[2]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[6]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[8]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[10]                                                                            ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[5]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[1]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[3]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                         ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[4]                                                                             ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_non_empty                     ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|b_full                                                                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.527      ;
; 0.379  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[7]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[9]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.531      ;
; 0.380  ; manual_rd_prev                                                                                                                                       ; manual_rd_edge                                                                                                                                                                                           ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.380  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[11]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.532      ;
; 0.394  ; rst                                                                                                                                                  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.546      ;
; 0.408  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[13]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[1]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.561      ;
; 0.427  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[2]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg2  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.615      ;
; 0.430  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[10]                              ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg10 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.618      ;
; 0.436  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[4]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg4  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.624      ;
; 0.436  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[3]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg3  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.624      ;
; 0.438  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[5]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg5  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.626      ;
; 0.444  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[4]                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.596      ;
; 0.454  ; manual_wr_mbed                                                                                                                                       ; manual_wr_mbed_edge                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.599      ;
; 0.455  ; manual_wr_mbed                                                                                                                                       ; manual_wr_mbed_prev                                                                                                                                                                                      ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; -0.007     ; 0.600      ;
; 0.456  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12] ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|a_fefifo_nce:fifo_state|cntr_al7:count_usedw|safe_q[12]                                                     ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.608      ;
; 0.456  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[9]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg9  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.644      ;
; 0.461  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[6]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg6  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.649      ;
; 0.468  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:rd_ptr_count|safe_q[12]                        ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|address_reg_a[0]                 ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.621      ;
; 0.470  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                             ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]                                                                                                                                                                 ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
; 0.489  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[7]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a2~portb_address_reg7  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.050      ; 0.677      ;
; 0.493  ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[0]                               ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|cntr_ukb:wr_ptr|safe_q[1]                                                                                   ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.645      ;
; 0.496  ; out_clk[0]                                                                                                                                           ; out_clk[1]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.496  ; out_clk[7]                                                                                                                                           ; out_clk[8]                                                                                                                                                                                               ; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]'                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                      ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|CSbar            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|FIN              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|MOSI             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[10]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[11]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[12]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[13]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[14]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[15]     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[5]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[6]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[7]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[8]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|data_out[9]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[0]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[1]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[2]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[3]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[4]      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; SPI_MASTER_UC:mbed_instant|icounter[5]      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|CSbar|clk                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|FIN|clk                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|MOSI|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|SPI_CLK_10[1]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[10]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[11]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[12]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[13]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[14]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[15]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[3]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[4]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[5]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[6]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[7]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[8]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|data_out[9]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; Rise       ; mbed_instant|icounter[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_SLOW[5]'                                                                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[0]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[0]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[10]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[10]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[11]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[11]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[12]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[12]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[13]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[13]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[14]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[14]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[15]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[15]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[1]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[1]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[2]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[2]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[3]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[3]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[4]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[4]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[5]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[5]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[6]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[6]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[7]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[7]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[8]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[8]            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[9]            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[9]            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; CLK_SLOW[5]~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[10]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[11]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[12]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[13]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[14]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[8]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_SLOW[5] ; Rise       ; sample_counter[9]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_SLOW[5] ; Rise       ; sample_counter[9]|clk        ;
+--------+--------------+----------------+------------------+-------------+------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLKPLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                           ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                   ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLKPLL_inst|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_datain_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_memory_reg0    ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a0~portb_we_reg         ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; CLKPLL_inst|altpll_component|pll|clk[0] ; Rise       ; FIFO_IP:FIFO_IP_inst|scfifo:scfifo_component|scfifo_qf31:auto_generated|a_dpfifo_d731:dpfifo|dpram_s011:FIFOram|altsyncram_22k1:altsyncram2|altsyncram_3sc1:altsyncram3|ram_block4a10~portb_address_reg8  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 3.803 ; 3.803 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 3.803 ; 3.803 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; 3.740 ; 3.740 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; 3.676 ; 3.676 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; 3.786 ; 3.786 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -3.556 ; -3.556 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -3.683 ; -3.683 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; -3.620 ; -3.620 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; -3.556 ; -3.556 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; -3.647 ; -3.647 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                  ; 7.376 ; 7.376 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 7.218 ; 7.218 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 7.215 ; 7.215 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 7.341 ; 7.341 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 7.344 ; 7.344 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 7.358 ; 7.358 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 7.376 ; 7.376 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 7.367 ; 7.367 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 8.187 ; 8.187 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 7.983 ; 7.983 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 7.913 ; 7.913 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 7.912 ; 7.912 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 8.030 ; 8.030 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 7.985 ; 7.985 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 8.053 ; 8.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 8.187 ; 8.187 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 7.559 ; 7.559 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 7.473 ; 7.473 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 7.546 ; 7.546 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 7.533 ; 7.533 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 7.529 ; 7.529 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 7.555 ; 7.555 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 7.559 ; 7.559 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 7.427 ; 7.427 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 8.405 ; 8.405 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 6.916 ; 6.916 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 8.143 ; 8.143 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 8.070 ; 8.070 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 7.988 ; 7.988 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 7.013 ; 7.013 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 8.290 ; 8.290 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 8.405 ; 8.405 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 4.151 ; 4.151 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 4.151 ; 4.151 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 3.439 ; 3.439 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[5]                              ; 7.025 ; 7.025 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[0] ; CLK_SLOW[5]                              ; 7.025 ; 7.025 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[1] ; CLK_SLOW[5]                              ; 6.712 ; 6.712 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[2] ; CLK_SLOW[5]                              ; 6.407 ; 6.407 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[3] ; CLK_SLOW[5]                              ; 6.600 ; 6.600 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[4] ; CLK_SLOW[5]                              ; 6.494 ; 6.494 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[5] ; CLK_SLOW[5]                              ; 6.479 ; 6.479 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[6] ; CLK_SLOW[5]                              ; 6.387 ; 6.387 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX1_D[*]  ; CLK_SLOW[5]                              ; 5.714 ; 5.714 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[0] ; CLK_SLOW[5]                              ; 5.714 ; 5.714 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[1] ; CLK_SLOW[5]                              ; 5.378 ; 5.378 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[2] ; CLK_SLOW[5]                              ; 5.267 ; 5.267 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[3] ; CLK_SLOW[5]                              ; 5.390 ; 5.390 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[4] ; CLK_SLOW[5]                              ; 5.318 ; 5.318 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[5] ; CLK_SLOW[5]                              ; 5.466 ; 5.466 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[6] ; CLK_SLOW[5]                              ; 5.368 ; 5.368 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX2_D[*]  ; CLK_SLOW[5]                              ; 6.986 ; 6.986 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[0] ; CLK_SLOW[5]                              ; 6.598 ; 6.598 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[1] ; CLK_SLOW[5]                              ; 6.986 ; 6.986 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[2] ; CLK_SLOW[5]                              ; 6.662 ; 6.662 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[3] ; CLK_SLOW[5]                              ; 6.776 ; 6.776 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[4] ; CLK_SLOW[5]                              ; 6.754 ; 6.754 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[5] ; CLK_SLOW[5]                              ; 6.638 ; 6.638 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[6] ; CLK_SLOW[5]                              ; 6.869 ; 6.869 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX3_D[*]  ; CLK_SLOW[5]                              ; 7.143 ; 7.143 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[0] ; CLK_SLOW[5]                              ; 6.840 ; 6.840 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[1] ; CLK_SLOW[5]                              ; 6.716 ; 6.716 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[2] ; CLK_SLOW[5]                              ; 7.001 ; 7.001 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[3] ; CLK_SLOW[5]                              ; 6.967 ; 6.967 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[4] ; CLK_SLOW[5]                              ; 7.143 ; 7.143 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[5] ; CLK_SLOW[5]                              ; 6.987 ; 6.987 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[6] ; CLK_SLOW[5]                              ; 6.984 ; 6.984 ; Rise       ; CLK_SLOW[5]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.738 ; 4.738 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.738 ; 4.738 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 2.253 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.641 ; 4.641 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.117 ; 4.117 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.117 ; 4.117 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.253 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.253 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                  ; 4.299 ; 4.299 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 4.301 ; 4.301 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 4.299 ; 4.299 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 4.423 ; 4.423 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 4.427 ; 4.427 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 4.436 ; 4.436 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 4.459 ; 4.459 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 4.445 ; 4.445 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 4.959 ; 4.959 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 5.028 ; 5.028 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 4.959 ; 4.959 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 4.960 ; 4.960 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 5.077 ; 5.077 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 5.031 ; 5.031 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 5.096 ; 5.096 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 5.233 ; 5.233 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 4.799 ; 4.799 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 4.856 ; 4.856 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 4.916 ; 4.916 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 4.904 ; 4.904 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 4.906 ; 4.906 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 4.925 ; 4.925 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 4.927 ; 4.927 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 4.799 ; 4.799 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 4.053 ; 4.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 4.053 ; 4.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 5.283 ; 5.283 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 5.204 ; 5.204 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 5.127 ; 5.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 4.153 ; 4.153 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 5.430 ; 5.430 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 5.543 ; 5.543 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 3.439 ; 3.439 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 4.151 ; 4.151 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 3.439 ; 3.439 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[5]                              ; 5.665 ; 5.665 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[0] ; CLK_SLOW[5]                              ; 6.309 ; 6.309 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[1] ; CLK_SLOW[5]                              ; 6.003 ; 6.003 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[2] ; CLK_SLOW[5]                              ; 5.693 ; 5.693 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[3] ; CLK_SLOW[5]                              ; 5.884 ; 5.884 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[4] ; CLK_SLOW[5]                              ; 5.774 ; 5.774 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[5] ; CLK_SLOW[5]                              ; 5.758 ; 5.758 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[6] ; CLK_SLOW[5]                              ; 5.665 ; 5.665 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX1_D[*]  ; CLK_SLOW[5]                              ; 5.084 ; 5.084 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[0] ; CLK_SLOW[5]                              ; 5.529 ; 5.529 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[1] ; CLK_SLOW[5]                              ; 5.196 ; 5.196 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[2] ; CLK_SLOW[5]                              ; 5.084 ; 5.084 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[3] ; CLK_SLOW[5]                              ; 5.200 ; 5.200 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[4] ; CLK_SLOW[5]                              ; 5.138 ; 5.138 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[5] ; CLK_SLOW[5]                              ; 5.267 ; 5.267 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[6] ; CLK_SLOW[5]                              ; 5.181 ; 5.181 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX2_D[*]  ; CLK_SLOW[5]                              ; 5.976 ; 5.976 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[0] ; CLK_SLOW[5]                              ; 5.976 ; 5.976 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[1] ; CLK_SLOW[5]                              ; 6.367 ; 6.367 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[2] ; CLK_SLOW[5]                              ; 6.044 ; 6.044 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[3] ; CLK_SLOW[5]                              ; 6.146 ; 6.146 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[4] ; CLK_SLOW[5]                              ; 6.117 ; 6.117 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[5] ; CLK_SLOW[5]                              ; 6.003 ; 6.003 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[6] ; CLK_SLOW[5]                              ; 6.238 ; 6.238 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX3_D[*]  ; CLK_SLOW[5]                              ; 5.878 ; 5.878 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[0] ; CLK_SLOW[5]                              ; 6.004 ; 6.004 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[1] ; CLK_SLOW[5]                              ; 5.878 ; 5.878 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[2] ; CLK_SLOW[5]                              ; 6.159 ; 6.159 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[3] ; CLK_SLOW[5]                              ; 6.124 ; 6.124 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[4] ; CLK_SLOW[5]                              ; 6.309 ; 6.309 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[5] ; CLK_SLOW[5]                              ; 6.147 ; 6.147 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[6] ; CLK_SLOW[5]                              ; 6.142 ; 6.142 ; Rise       ; CLK_SLOW[5]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 2.253 ; 4.641 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.738 ; 4.738 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 2.253 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.641 ; 4.641 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.117 ; 4.117 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.117 ; 4.117 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.253 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.253 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                     ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                          ; -5.139   ; -1.758  ; N/A      ; N/A     ; -0.500              ;
;  CLKPLL_inst|altpll_component|pll|clk[0]  ; -5.139   ; -0.049  ; N/A      ; N/A     ; 10.373              ;
;  CLK_SLOW[5]                              ; -1.502   ; -1.758  ; N/A      ; N/A     ; -0.500              ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -2.505   ; -1.671  ; N/A      ; N/A     ; -0.500              ;
;  iCLK_50                                  ; N/A      ; N/A     ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                           ; -358.627 ; -30.347 ; 0.0      ; 0.0     ; -41.0               ;
;  CLKPLL_inst|altpll_component|pll|clk[0]  ; -299.528 ; -0.049  ; N/A      ; N/A     ; 0.000               ;
;  CLK_SLOW[5]                              ; -14.496  ; -28.128 ; N/A      ; N/A     ; -16.000             ;
;  SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; -44.603  ; -5.009  ; N/A      ; N/A     ; -25.000             ;
;  iCLK_50                                  ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+----------+---------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------+
; Setup Times                                                                                   ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+-----------+------------+-------+-------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; 6.639 ; 6.639 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; 6.639 ; 6.639 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; 6.452 ; 6.452 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; 6.338 ; 6.338 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; 6.520 ; 6.520 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+-------+-------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Hold Times                                                                                      ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-----------+------------+--------+--------+------------+-----------------------------------------+
; iKEY[*]   ; iCLK_50    ; -3.556 ; -3.556 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[0]  ; iCLK_50    ; -3.683 ; -3.683 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[1]  ; iCLK_50    ; -3.620 ; -3.620 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[2]  ; iCLK_50    ; -3.556 ; -3.556 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
;  iKEY[3]  ; iCLK_50    ; -3.647 ; -3.647 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0] ;
+-----------+------------+--------+--------+------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise   ; Fall   ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                  ; 13.916 ; 13.916 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 13.594 ; 13.594 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 13.594 ; 13.594 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 13.880 ; 13.880 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 13.883 ; 13.883 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 13.903 ; 13.903 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 13.916 ; 13.916 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 13.904 ; 13.904 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 15.679 ; 15.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 15.237 ; 15.237 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 15.076 ; 15.076 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 15.066 ; 15.066 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 15.352 ; 15.352 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 15.234 ; 15.234 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 15.374 ; 15.374 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 15.679 ; 15.679 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 14.429 ; 14.429 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 14.283 ; 14.283 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 14.429 ; 14.429 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 14.382 ; 14.382 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 14.410 ; 14.410 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 14.429 ; 14.429 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 14.409 ; 14.409 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 14.146 ; 14.146 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 16.220 ; 16.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 13.095 ; 13.095 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 15.551 ; 15.551 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 15.535 ; 15.535 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 15.599 ; 15.599 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 13.341 ; 13.341 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 15.940 ; 15.940 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 16.220 ; 16.220 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 8.302  ; 8.302  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 8.302  ; 8.302  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 6.587  ; 6.587  ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[5]                              ; 13.722 ; 13.722 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[0] ; CLK_SLOW[5]                              ; 13.722 ; 13.722 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[1] ; CLK_SLOW[5]                              ; 13.023 ; 13.023 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[2] ; CLK_SLOW[5]                              ; 12.306 ; 12.306 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[3] ; CLK_SLOW[5]                              ; 12.780 ; 12.780 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[4] ; CLK_SLOW[5]                              ; 12.546 ; 12.546 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[5] ; CLK_SLOW[5]                              ; 12.497 ; 12.497 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[6] ; CLK_SLOW[5]                              ; 12.312 ; 12.312 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX1_D[*]  ; CLK_SLOW[5]                              ; 10.836 ; 10.836 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[0] ; CLK_SLOW[5]                              ; 10.836 ; 10.836 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[1] ; CLK_SLOW[5]                              ; 10.113 ; 10.113 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[2] ; CLK_SLOW[5]                              ; 9.846  ; 9.846  ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[3] ; CLK_SLOW[5]                              ; 10.129 ; 10.129 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[4] ; CLK_SLOW[5]                              ; 10.030 ; 10.030 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[5] ; CLK_SLOW[5]                              ; 10.311 ; 10.311 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[6] ; CLK_SLOW[5]                              ; 10.113 ; 10.113 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX2_D[*]  ; CLK_SLOW[5]                              ; 13.349 ; 13.349 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[0] ; CLK_SLOW[5]                              ; 12.433 ; 12.433 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[1] ; CLK_SLOW[5]                              ; 13.349 ; 13.349 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[2] ; CLK_SLOW[5]                              ; 12.570 ; 12.570 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[3] ; CLK_SLOW[5]                              ; 12.806 ; 12.806 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[4] ; CLK_SLOW[5]                              ; 12.776 ; 12.776 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[5] ; CLK_SLOW[5]                              ; 12.528 ; 12.528 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[6] ; CLK_SLOW[5]                              ; 13.027 ; 13.027 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX3_D[*]  ; CLK_SLOW[5]                              ; 13.658 ; 13.658 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[0] ; CLK_SLOW[5]                              ; 13.048 ; 13.048 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[1] ; CLK_SLOW[5]                              ; 12.750 ; 12.750 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[2] ; CLK_SLOW[5]                              ; 13.358 ; 13.358 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[3] ; CLK_SLOW[5]                              ; 13.326 ; 13.326 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[4] ; CLK_SLOW[5]                              ; 13.658 ; 13.658 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[5] ; CLK_SLOW[5]                              ; 13.348 ; 13.348 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[6] ; CLK_SLOW[5]                              ; 13.345 ; 13.345 ; Rise       ; CLK_SLOW[5]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.581  ; 8.581  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.581  ; 8.581  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.400  ;        ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 8.359  ; 8.359  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 7.313  ; 7.313  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 7.313  ; 7.313  ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.400  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;        ; 4.400  ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+--------+--------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; Data Port   ; Clock Port                               ; Rise  ; Fall  ; Clock Edge ; Clock Reference                          ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+
; oHEX4_D[*]  ; iCLK_50                                  ; 4.299 ; 4.299 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[0] ; iCLK_50                                  ; 4.301 ; 4.301 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[1] ; iCLK_50                                  ; 4.299 ; 4.299 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[2] ; iCLK_50                                  ; 4.423 ; 4.423 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[3] ; iCLK_50                                  ; 4.427 ; 4.427 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[4] ; iCLK_50                                  ; 4.436 ; 4.436 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[5] ; iCLK_50                                  ; 4.459 ; 4.459 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX4_D[6] ; iCLK_50                                  ; 4.445 ; 4.445 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX5_D[*]  ; iCLK_50                                  ; 4.959 ; 4.959 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[0] ; iCLK_50                                  ; 5.028 ; 5.028 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[1] ; iCLK_50                                  ; 4.959 ; 4.959 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[2] ; iCLK_50                                  ; 4.960 ; 4.960 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[3] ; iCLK_50                                  ; 5.077 ; 5.077 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[4] ; iCLK_50                                  ; 5.031 ; 5.031 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[5] ; iCLK_50                                  ; 5.096 ; 5.096 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX5_D[6] ; iCLK_50                                  ; 5.233 ; 5.233 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX6_D[*]  ; iCLK_50                                  ; 4.799 ; 4.799 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[0] ; iCLK_50                                  ; 4.856 ; 4.856 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[1] ; iCLK_50                                  ; 4.916 ; 4.916 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[2] ; iCLK_50                                  ; 4.904 ; 4.904 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[3] ; iCLK_50                                  ; 4.906 ; 4.906 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[4] ; iCLK_50                                  ; 4.925 ; 4.925 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[5] ; iCLK_50                                  ; 4.927 ; 4.927 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX6_D[6] ; iCLK_50                                  ; 4.799 ; 4.799 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX7_D[*]  ; iCLK_50                                  ; 4.053 ; 4.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[0] ; iCLK_50                                  ; 4.053 ; 4.053 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[1] ; iCLK_50                                  ; 5.283 ; 5.283 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[2] ; iCLK_50                                  ; 5.204 ; 5.204 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[3] ; iCLK_50                                  ; 5.127 ; 5.127 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[4] ; iCLK_50                                  ; 4.153 ; 4.153 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[5] ; iCLK_50                                  ; 5.430 ; 5.430 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oHEX7_D[6] ; iCLK_50                                  ; 5.543 ; 5.543 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oLEDR[*]    ; iCLK_50                                  ; 3.439 ; 3.439 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[16]  ; iCLK_50                                  ; 4.151 ; 4.151 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
;  oLEDR[17]  ; iCLK_50                                  ; 3.439 ; 3.439 ; Rise       ; CLKPLL_inst|altpll_component|pll|clk[0]  ;
; oHEX0_D[*]  ; CLK_SLOW[5]                              ; 5.665 ; 5.665 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[0] ; CLK_SLOW[5]                              ; 6.309 ; 6.309 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[1] ; CLK_SLOW[5]                              ; 6.003 ; 6.003 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[2] ; CLK_SLOW[5]                              ; 5.693 ; 5.693 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[3] ; CLK_SLOW[5]                              ; 5.884 ; 5.884 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[4] ; CLK_SLOW[5]                              ; 5.774 ; 5.774 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[5] ; CLK_SLOW[5]                              ; 5.758 ; 5.758 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX0_D[6] ; CLK_SLOW[5]                              ; 5.665 ; 5.665 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX1_D[*]  ; CLK_SLOW[5]                              ; 5.084 ; 5.084 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[0] ; CLK_SLOW[5]                              ; 5.529 ; 5.529 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[1] ; CLK_SLOW[5]                              ; 5.196 ; 5.196 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[2] ; CLK_SLOW[5]                              ; 5.084 ; 5.084 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[3] ; CLK_SLOW[5]                              ; 5.200 ; 5.200 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[4] ; CLK_SLOW[5]                              ; 5.138 ; 5.138 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[5] ; CLK_SLOW[5]                              ; 5.267 ; 5.267 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX1_D[6] ; CLK_SLOW[5]                              ; 5.181 ; 5.181 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX2_D[*]  ; CLK_SLOW[5]                              ; 5.976 ; 5.976 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[0] ; CLK_SLOW[5]                              ; 5.976 ; 5.976 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[1] ; CLK_SLOW[5]                              ; 6.367 ; 6.367 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[2] ; CLK_SLOW[5]                              ; 6.044 ; 6.044 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[3] ; CLK_SLOW[5]                              ; 6.146 ; 6.146 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[4] ; CLK_SLOW[5]                              ; 6.117 ; 6.117 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[5] ; CLK_SLOW[5]                              ; 6.003 ; 6.003 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX2_D[6] ; CLK_SLOW[5]                              ; 6.238 ; 6.238 ; Rise       ; CLK_SLOW[5]                              ;
; oHEX3_D[*]  ; CLK_SLOW[5]                              ; 5.878 ; 5.878 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[0] ; CLK_SLOW[5]                              ; 6.004 ; 6.004 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[1] ; CLK_SLOW[5]                              ; 5.878 ; 5.878 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[2] ; CLK_SLOW[5]                              ; 6.159 ; 6.159 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[3] ; CLK_SLOW[5]                              ; 6.124 ; 6.124 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[4] ; CLK_SLOW[5]                              ; 6.309 ; 6.309 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[5] ; CLK_SLOW[5]                              ; 6.147 ; 6.147 ; Rise       ; CLK_SLOW[5]                              ;
;  oHEX3_D[6] ; CLK_SLOW[5]                              ; 6.142 ; 6.142 ; Rise       ; CLK_SLOW[5]                              ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 2.253 ; 4.641 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[1]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.738 ; 4.738 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 2.253 ;       ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[5]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.641 ; 4.641 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; oLEDG[*]    ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.117 ; 4.117 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  oLEDG[8]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 4.117 ; 4.117 ; Rise       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
; GPIO_1[*]   ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.253 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
;  GPIO_1[3]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;       ; 2.253 ; Fall       ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ;
+-------------+------------------------------------------+-------+-------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                 ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLK_SLOW[5]                              ; CLK_SLOW[5]                              ; 136      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLK_SLOW[5]                              ; 32       ; 0        ; 0        ; 0        ;
; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 67       ; 3        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 13639    ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 127      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                  ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; From Clock                               ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
; CLK_SLOW[5]                              ; CLK_SLOW[5]                              ; 136      ; 0        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLK_SLOW[5]                              ; 32       ; 0        ; 0        ; 0        ;
; CLK_SLOW[5]                              ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 67       ; 3        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 13639    ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; CLKPLL_inst|altpll_component|pll|clk[0]  ; 4        ; 1        ; 0        ; 0        ;
; CLKPLL_inst|altpll_component|pll|clk[0]  ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 818      ; 0        ; 0        ; 0        ;
; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] ; 127      ; 0        ; 0        ; 0        ;
+------------------------------------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 62    ; 62   ;
; Unconstrained Output Port Paths ; 5550  ; 5550 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue May 26 02:32:35 2015
Info: Command: quartus_sta check -c check
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Critical Warning (332012): Synopsys Design Constraints File file not found: 'check.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLKPLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLKPLL_inst|altpll_component|pll|clk[0]} {CLKPLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1]
    Info (332105): create_clock -period 1.000 -name CLK_SLOW[5] CLK_SLOW[5]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.139
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.139      -299.528 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -2.505       -44.603 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -1.502       -14.496 CLK_SLOW[5] 
Info (332146): Worst-case hold slack is -1.758
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.758       -28.128 CLK_SLOW[5] 
    Info (332119):    -1.671        -2.170 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.049        -0.049 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.500       -16.000 CLK_SLOW[5] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    10.373         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.282
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.282      -131.618 CLKPLL_inst|altpll_component|pll|clk[0] 
    Info (332119):    -0.798       -10.965 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.167        -0.485 CLK_SLOW[5] 
Info (332146): Worst-case hold slack is -1.203
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.203       -19.248 CLK_SLOW[5] 
    Info (332119):    -1.142        -5.009 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.030        -0.030 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -0.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.500       -25.000 SPI_MASTER_UC:mbed_instant|SPI_CLK_10[1] 
    Info (332119):    -0.500       -16.000 CLK_SLOW[5] 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    10.373         0.000 CLKPLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 456 megabytes
    Info: Processing ended: Tue May 26 02:32:37 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


