// Seed: 606138352
module module_0 (
    input wor id_0,
    inout wor id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri1 id_4,
    input supply1 id_5,
    input wor id_6,
    input wor id_7
);
  wire id_9, id_10;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output logic id_1,
    input tri0 id_2
    , id_15,
    input uwire id_3,
    output tri1 id_4,
    output wire id_5,
    output tri id_6,
    output tri0 id_7,
    input tri0 id_8,
    input supply1 id_9,
    inout tri0 id_10,
    output tri0 id_11,
    input wand id_12,
    output wand id_13
);
  initial
    if (id_9) id_1 <= id_10 - id_12;
    else $display(id_12 == 1 & id_2 & 1'h0, 1, "");
  module_0 modCall_1 (
      id_8,
      id_10,
      id_12,
      id_4,
      id_9,
      id_2,
      id_0,
      id_8
  );
endmodule
