{"vcs1":{"timestamp_begin":1739438050.813834782, "rt":0.26, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739438051.150443870, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739438051.464259663, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739438050.585283564}
{"VCS_COMP_START_TIME": 1739438050.585283564}
{"VCS_COMP_END_TIME": 1739438051.688314763}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265536}}
{"vcselab": {"peak_mem": 150348}}
