#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Jun 22 10:19:11 2024
# Process ID: 15896
# Current directory: E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1
# Command line: vivado.exe -log SF51_JR6101_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SF51_JR6101_top.tcl
# Log file: E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/SF51_JR6101_top.vds
# Journal file: E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1\vivado.jou
# Running On: DESKTOP-PF8MJD1, OS: Windows, CPU Frequency: 3600 MHz, CPU Physical cores: 10, Host memory: 34163 MB
#-----------------------------------------------------------
source SF51_JR6101_top.tcl -notrace
Command: synth_design -top SF51_JR6101_top -part xc7vx690tffg1157-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Device 21-403] Loading part xc7vx690tffg1157-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1152
CRITICAL WARNING: [Synth 8-976] pix_rdata1_odd has already been declared [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:514]
CRITICAL WARNING: [Synth 8-2654] second declaration of pix_rdata1_odd ignored [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:514]
INFO: [Synth 8-994] pix_rdata1_odd is declared here [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:441]
CRITICAL WARNING: [Synth 8-976] pix_rdata1_even has already been declared [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:515]
CRITICAL WARNING: [Synth 8-2654] second declaration of pix_rdata1_even ignored [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:515]
INFO: [Synth 8-994] pix_rdata1_even is declared here [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:442]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1661.660 ; gain = 94.805
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SF51_JR6101_top' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/new/SF51_JR6101_top.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (2#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pixl_top' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:23]
	Parameter VA bound to: 500 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:127]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57300]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (3#1) [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57300]
INFO: [Synth 8-6157] synthesizing module 'vio_1' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/vio_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_1' (4#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/vio_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pixl_receive' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_receive.v:23]
	Parameter DATA_WIDTH bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (5#1) [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57313]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VAR_LOAD - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (6#1) [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:57313]
INFO: [Synth 8-6157] synthesizing module 'ISERDESE2' [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62115]
	Parameter DATA_RATE bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 5 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: NETWORKING - type: string 
	Parameter IOBDELAY bound to: BOTH - type: string 
	Parameter NUM_CE bound to: 1 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'ISERDESE2' (7#1) [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:62115]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized0' [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
	Parameter DIFF_TERM bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: LVDS - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized0' (7#1) [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6157] synthesizing module 'BUFIO' [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6155] done synthesizing module 'BUFIO' (8#1) [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1344]
INFO: [Synth 8-6157] synthesizing module 'BUFR' [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1410]
	Parameter BUFR_DIVIDE bound to: 5 - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'BUFR' (9#1) [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1410]
WARNING: [Synth 8-6014] Unused sequential element pins[20].data_out_25bit_reg[20] was removed.  [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_receive.v:317]
INFO: [Synth 8-6155] done synthesizing module 'pixl_receive' (10#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_receive.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:422]
INFO: [Synth 8-6157] synthesizing module 'pp_pix' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pp_pix.v:7]
	Parameter VA bound to: 500 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pp_ram2_r_w_ctrl' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pp_ram2_r_w_ctrl.v:4]
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DATA_WIDTH bound to: 512 - type: integer 
	Parameter NUM_WORDS bound to: 500 - type: integer 
	Parameter PPRAM_DEPTH bound to: 4 - type: integer 
	Parameter WRITE_BIT_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pp_ram2_r_w_ctrl' (11#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pp_ram2_r_w_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'mem_1r1w_2000x512' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/mem_1r1w_2000x509.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mem_1r1w_2000x512' (12#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/mem_1r1w_2000x509.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pp_pix' (13#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pp_pix.v:7]
WARNING: [Synth 8-689] width (1) of port connection 'pix_rdata_o' does not match port width (512) of module 'pp_pix' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:545]
WARNING: [Synth 8-689] width (1) of port connection 'pix_rdata_o' does not match port width (512) of module 'pp_pix' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:559]
INFO: [Synth 8-6157] synthesizing module 'fifo512bit_1k' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/fifo512bit_1k_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fifo512bit_1k' (14#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/fifo512bit_1k_stub.v:6]
WARNING: [Synth 8-567] referenced signal 'delay_cnt' should be on the sensitivity list [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:821]
INFO: [Synth 8-155] case statement is not full and has no default [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:849]
INFO: [Synth 8-6157] synthesizing module 'spi_config' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/imports/code/spi_config.v:24]
WARNING: [Synth 8-567] referenced signal 'reload' should be on the sensitivity list [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/imports/code/spi_config.v:193]
INFO: [Synth 8-6157] synthesizing module 'vio_2' [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/vio_2/synth/vio_2.v:59]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity vio_2 does not have driver. [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/vio_2/synth/vio_2.v:137]
INFO: [Synth 8-6155] done synthesizing module 'vio_2' (21#1) [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/vio_2/synth/vio_2.v:59]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/imports/code/spi_config.v:344]
INFO: [Synth 8-6157] synthesizing module 'ila_2' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ila_2' (22#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/ila_2_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_2_inst'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/imports/code/spi_config.v:307]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'SPI_ILA'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/imports/code/spi_config.v:344]
INFO: [Synth 8-6155] done synthesizing module 'spi_config' (23#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/imports/code/spi_config.v:24]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lvds1_fifo512bit_1k'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:733]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lvds2_fifo512bit_1k'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:752]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lvds3_fifo512bit_1k'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:771]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lvds4_fifo512bit_1k'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:790]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pp_pix4_downSampling'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:693]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pp_pix4'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:679]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pp_pix3_downSampling'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:620]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pp_pix3'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:606]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pp_pix2_downSampling'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:547]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pp_pix2'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:533]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pp_pix1_downSampling'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:474]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_pp_pix1'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:460]
WARNING: [Synth 8-3848] Net miso in module/entity pixl_top does not have driver. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:85]
INFO: [Synth 8-6155] done synthesizing module 'pixl_top' (24#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'vio_0' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vio_0' (25#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/.Xil/Vivado-15896-DESKTOP-PF8MJD1/realtime/vio_0_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vio_0'. This will prevent further optimization [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/new/SF51_JR6101_top.v:466]
INFO: [Synth 8-6155] done synthesizing module 'SF51_JR6101_top' (26#1) [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/new/SF51_JR6101_top.v:24]
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[13] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[12] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[11] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[10] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[9] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[8] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[7] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[6] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[5] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[4] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[3] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[2] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[1] in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized30 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized28 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized26 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized22 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized20 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized18 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[15] in module vio_v3_0_22_probe_out_one__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_Data_in[14] in module vio_v3_0_22_probe_out_one__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Internal_cnt_rst in module vio_v3_0_22_probe_out_one__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_rst in module vio_v3_0_22_probe_out_one__parameterized14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port Read in module vio_v3_0_22_probe_out_one__parameterized14 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1768.863 ; gain = 202.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1786.770 ; gain = 219.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1786.770 ; gain = 219.914
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1786.770 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 260 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0'
Finished Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/vio_0/vio_0/vio_0_in_context.xdc] for cell 'vio_0'
Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'u_pixl_top/u_spi_config/SPI_ILA'
Finished Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/ila_2/ila_2/ila_2_in_context.xdc] for cell 'u_pixl_top/u_spi_config/SPI_ILA'
Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/fifo512bit_1k/fifo512bit_1k/fifo512bit_1k_in_context.xdc] for cell 'u_pixl_top/lvds1_fifo512bit_1k'
Finished Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/fifo512bit_1k/fifo512bit_1k/fifo512bit_1k_in_context.xdc] for cell 'u_pixl_top/lvds1_fifo512bit_1k'
Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/fifo512bit_1k/fifo512bit_1k/fifo512bit_1k_in_context.xdc] for cell 'u_pixl_top/lvds2_fifo512bit_1k'
Finished Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/fifo512bit_1k/fifo512bit_1k/fifo512bit_1k_in_context.xdc] for cell 'u_pixl_top/lvds2_fifo512bit_1k'
Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/fifo512bit_1k/fifo512bit_1k/fifo512bit_1k_in_context.xdc] for cell 'u_pixl_top/lvds3_fifo512bit_1k'
Finished Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/fifo512bit_1k/fifo512bit_1k/fifo512bit_1k_in_context.xdc] for cell 'u_pixl_top/lvds3_fifo512bit_1k'
Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/fifo512bit_1k/fifo512bit_1k/fifo512bit_1k_in_context.xdc] for cell 'u_pixl_top/lvds4_fifo512bit_1k'
Finished Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/fifo512bit_1k/fifo512bit_1k/fifo512bit_1k_in_context.xdc] for cell 'u_pixl_top/lvds4_fifo512bit_1k'
Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_wiz_1_inst'
Finished Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'clk_wiz_1_inst'
Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Finished Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0'
Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/vio_1/vio_1/vio_1_in_context.xdc] for cell 'u_pixl_top/vio_1_inst'
Finished Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/vio_1/vio_1/vio_1_in_context.xdc] for cell 'u_pixl_top/vio_1_inst'
Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/vio_2/vio_2.xdc] for cell 'u_pixl_top/u_spi_config/vio_2_inst'
Finished Parsing XDC File [e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/vio_2/vio_2.xdc] for cell 'u_pixl_top/u_spi_config/vio_2_inst'
Parsing XDC File [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_wiz_0/inst/clk_in1_clk_wiz_0'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'MGT117_P'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:3]
WARNING: [Vivado 12-508] No pins matched 'vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[*].PROBE_OUT0_INST/Probe_out_reg[*]/C'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:5]
WARNING: [Vivado 12-508] No pins matched 'aurora_64b66b_0_block_i/support_reset_logic_i/gt_rst_r_reg/C'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:6]
WARNING: [Vivado 12-508] No pins matched 'vio_0/inst/PROBE_IN_INST/probe_in_reg_reg[*]/D'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:7]
WARNING: [Vivado 12-508] No pins matched 'aurora_64b66b_0_test/support_reset_logic_i/gt_rst_r_reg/C'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'MGT117_P'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'MGT117_N'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_P[0]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_P[1]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'QSFP1_TX_P[2]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_P[0]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_P[1]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'QSFP2_TX_P[2]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:26]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[165]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:236]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[55]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:237]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[186]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:238]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[323]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:239]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[445]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:240]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[45]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:241]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[199]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:242]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[354]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:243]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[463]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:244]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[230]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:245]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[121]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:246]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[342]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:247]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[449]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:248]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[54]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:249]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[218]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:250]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[327]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:251]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[487]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:252]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[108]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:253]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[220]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:254]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[10]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:255]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[329]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:256]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[484]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:257]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[95]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:258]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[232]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:259]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[330]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:260]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[453]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:261]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[264]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:262]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[32]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:263]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[369]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:264]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[31]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:265]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[149]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:266]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[245]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:267]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[418]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:268]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[142]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:269]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[9]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:270]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[189]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:271]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[306]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:272]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[473]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:273]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[84]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:274]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[212]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:275]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[305]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:276]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[481]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:277]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[275]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:278]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[77]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:279]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[413]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:280]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[9]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:281]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[141]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:282]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[275]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:283]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[401]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:284]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[506]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:285]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[36]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:286]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[254]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:287]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[400]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:288]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[25]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:289]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[166]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:290]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[262]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:291]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[416]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:292]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[204]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:293]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[24]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:294]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[171]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:295]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[357]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:296]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[468]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:297]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[73]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:298]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[179]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:299]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[333]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:300]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[447]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:301]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[89]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:302]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[235]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:303]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[341]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:304]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[492]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:305]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[51]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:306]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[223]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:307]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[325]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:308]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[479]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:309]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[43]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:310]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[271]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:311]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[373]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:312]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[8]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:313]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[114]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:314]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[267]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:315]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[421]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:316]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[147]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:317]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[231]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:318]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[17]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:319]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[354]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:320]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[453]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:321]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[97]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:322]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[191]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:323]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[342]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:324]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[464]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:325]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[284]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:326]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[48]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:327]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[381]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:328]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[504]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:329]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[148]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:330]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[243]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:331]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata4[367]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:332]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[42]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:333]
WARNING: [Vivado 12-507] No nets matched 'u_pixl_top/pix_rdata3[268]'. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:334]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc:334]
Finished Parsing XDC File [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/SF51_JR6101_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SF51_JR6101_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SF51_JR6101_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1924.066 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1924.066 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'vio_0' at clock pin 'clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_pixl_top/lvds1_fifo512bit_1k' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_pixl_top/lvds2_fifo512bit_1k' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_pixl_top/lvds3_fifo512bit_1k' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'u_pixl_top/lvds4_fifo512bit_1k' at clock pin 'rd_clk' is different from the actual clock period '8.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1157-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for F1_EMCCLK. (constraint file  e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for F1_EMCCLK. (constraint file  e:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property MARK_DEBUG = false for u_pixl_top/c_state[0]. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 202).
Applied set_property MARK_DEBUG = false for u_pixl_top/c_state[1]. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 203).
Applied set_property MARK_DEBUG = false for u_pixl_top/c_state[2]. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 204).
Applied set_property MARK_DEBUG = true for u_pixl_top/cnt_rd[0]. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 205).
Applied set_property MARK_DEBUG = true for u_pixl_top/cnt_line[0]. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 214).
Applied set_property MARK_DEBUG = true for u_pixl_top/pix_raddr1[3]. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 225).
Applied set_property MARK_DEBUG = true for u_pixl_top/pix_empty1. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 231).
Applied set_property MARK_DEBUG = true for u_pixl_top/pix_empty2. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 232).
Applied set_property MARK_DEBUG = true for u_pixl_top/pix_empty3. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 233).
Applied set_property MARK_DEBUG = true for u_pixl_top/pix_empty4. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 234).
Applied set_property MARK_DEBUG = false for u_pixl_top/nstate[1]. (constraint file  E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/constrs_1/new/SF51_JR6101.xdc, line 413).
Applied set_property KEEP_HIERARCHY = SOFT for u_pixl_top/u_spi_config/vio_2_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for vio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_pixl_top/u_spi_config/SPI_ILA. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_pixl_top/lvds1_fifo512bit_1k. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_pixl_top/lvds2_fifo512bit_1k. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_pixl_top/lvds3_fifo512bit_1k. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_pixl_top/lvds4_fifo512bit_1k. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_1_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_pixl_top/vio_1_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'pixl_receive'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'spi_config'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'pixl_top'
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'pixl_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                         00000000
                  iSTATE |                               01 |                         00000001
                 iSTATE1 |                               10 |                         00000010
                 iSTATE0 |                               11 |                         00000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'pixl_receive'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                              000 |                         00000000
                 iSTATE6 |                              001 |                         00000001
                  iSTATE |                              010 |                         00001011
                 iSTATE4 |                              011 |                         00000010
                 iSTATE0 |                              100 |                         00000011
                 iSTATE3 |                              101 |                         00000100
                 iSTATE1 |                              110 |                         00001110
                 iSTATE5 |                              111 |                         00000101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'spi_config'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                      FR |                              001 |                              001
               PRE_UPPER |                              010 |                              010
                  MIDDLE |                              011 |                              011
               PRE_LOWER |                              100 |                              100
                      LR |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'pixl_top'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:825]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_n_state_reg' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:825]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE3 |                              000 |                              000
                 iSTATE2 |                              001 |                              101
                 iSTATE4 |                              010 |                              001
                  iSTATE |                              011 |                              010
                 iSTATE0 |                              100 |                              011
                 iSTATE1 |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'sequential' in module 'pixl_top'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_n_state_reg' [E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.srcs/sources_1/imports/sources_1/new/pixl_top.v:825]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 6     
	   2 Input    8 Bit       Adders := 8     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 16    
+---Registers : 
	             1920 Bit    Registers := 1     
	              512 Bit    Registers := 12    
	              128 Bit    Registers := 1     
	               25 Bit    Registers := 84    
	               16 Bit    Registers := 44    
	               14 Bit    Registers := 33    
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 5     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 86    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 85    
+---RAMs : 
	            1000K Bit	(2000 X 512 bit)          RAMs := 8     
+---Muxes : 
	   7 Input 1920 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 2     
	   8 Input   14 Bit        Muxes := 1     
	  33 Input   14 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 3     
	  17 Input   12 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 5     
	   3 Input    8 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 4     
	   8 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	  33 Input    5 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 13    
	   8 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 4     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 36    
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 48    
	   4 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 8     
	   6 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pp_pix:     | u_mem_pix/mem_reg | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 
|pp_pix:     | u_mem_pix/mem_reg | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 
|pp_pix:     | u_mem_pix/mem_reg | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 
|pp_pix:     | u_mem_pix/mem_reg | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object        | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|pp_pix:     | u_mem_pix/mem_reg | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 
|pp_pix:     | u_mem_pix/mem_reg | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 
|pp_pix:     | u_mem_pix/mem_reg | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 
|pp_pix:     | u_mem_pix/mem_reg | 1 K x 512(READ_FIRST)  | W |   | 1 K x 512(WRITE_FIRST) |   | R | Port A and B     | 1      | 28     | 
+------------+-------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1/u_mem_pix/mem_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix1_downSampling/u_mem_pix/mem_reg_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix2/u_mem_pix/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_pixl_top/u_pp_pix2_downSampling/u_mem_pix/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin lane_up_aurora_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin lane_up_aurora_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin lane_up_aurora_inferred:in0[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_2         |         1|
|2     |vio_1         |         1|
|3     |fifo512bit_1k |         4|
|4     |clk_wiz_0     |         1|
|5     |clk_wiz_1     |         1|
|6     |vio_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |clk_wiz       |     2|
|3     |fifo512bit_1k |     4|
|7     |ila           |     1|
|8     |vio           |     2|
|10    |BUFIO         |     4|
|11    |BUFR          |     4|
|12    |CARRY4        |    53|
|13    |IDELAYCTRL    |     1|
|14    |IDELAYE2      |    84|
|15    |ISERDESE2     |    84|
|16    |LUT1          |   551|
|17    |LUT2          |   657|
|18    |LUT3          |  1086|
|19    |LUT4          |   157|
|20    |LUT5          |   125|
|21    |LUT6          |   517|
|22    |MUXF7         |    70|
|23    |MUXF8         |     2|
|24    |RAMB18E1      |     2|
|25    |RAMB36E1      |    58|
|26    |FDCE          |  2060|
|27    |FDPE          |     6|
|28    |FDRE          |  5628|
|29    |FDSE          |   325|
|30    |LD            |     3|
|31    |IBUFDS        |    88|
|32    |OBUF          |    11|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1931.570 ; gain = 364.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 306 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 1931.570 ; gain = 219.914
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1931.570 ; gain = 364.715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.162 . Memory (MB): peak = 1931.570 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 448 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_pixl_top/u_spi_config/vio_2_inst UUID: 63d0e97a-5f79-5261-b498-0cbc4aae72ac 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1931.570 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

Synth Design complete, checksum: e7bd0e93
INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 272 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1931.570 ; gain = 364.715
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/shixi/prj/HA_CJ_690t_match/HA_CJ_690t_match_front_or/HA_CJ_690t_match_front_or.runs/synth_1/SF51_JR6101_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SF51_JR6101_top_utilization_synth.rpt -pb SF51_JR6101_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jun 22 10:20:12 2024...
