From 72e2501050b826607e5bbe87118b74194164524b Mon Sep 17 00:00:00 2001
From: Devang Patel <dpatel@hach.com>
Date: Wed, 10 Jan 2018 13:15:45 -0700
Subject: [PATCH 1/4] Adding r1701 device trees

---
 arch/arm/boot/dts/Makefile            |   4 +-
 arch/arm/boot/dts/imx6ul-r1701-wb.dts | 327 ++++++++++++++++++++++++++++++++++
 arch/arm/boot/dts/imx6ul-r1701.dts    | 317 ++++++++++++++++++++++++++++++++
 3 files changed, 647 insertions(+), 1 deletion(-)
 create mode 100644 arch/arm/boot/dts/imx6ul-r1701-wb.dts
 create mode 100644 arch/arm/boot/dts/imx6ul-r1701.dts

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index ff8eee5..2c1fb9a 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -530,7 +530,9 @@ dtb-$(CONFIG_SOC_IMX6UL) += \
 	imx6ul-ccimx6ulstarter.dtb \
 	imx6ul-ccimx6ulstarter-id129.dtb \
 	imx6ul-ccimx6ulstarter-wb.dtb \
-	imx6ul-ccimx6ulstarter-wb-mfg.dtb
+	imx6ul-ccimx6ulstarter-wb-mfg.dtb \
+	imx6ul-r1701-wb.dtb \
+	imx6ul-r1701.dtb
 dtb-$(CONFIG_SOC_IMX6ULL) += \
 	imx6ull-14x14-ddr3-arm2.dtb \
 	imx6ull-14x14-ddr3-arm2-adc.dtb \
diff --git a/arch/arm/boot/dts/imx6ul-r1701-wb.dts b/arch/arm/boot/dts/imx6ul-r1701-wb.dts
new file mode 100644
index 0000000..c8bca35
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ul-r1701-wb.dts
@@ -0,0 +1,327 @@
+/*
+ * Copyright 2016, 2017 Digi International, Inc.
+ * Copyright 2017, 2018 HACH Company
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+/* i.MX6 UltraLite CPU */
+#include "imx6ul.dtsi"
+/* ConnectCore 6UL (wireless/bluetooth variant) */
+#include "imx6ul-ccimx6ul-wb.dtsi"
+
+/ {
+	model = "Hach r1701";
+	compatible = "hach,r1701", "digi,ccimx6ul", "fsl,imx6ul";
+	hach,machine,name = "r1701";
+
+	/* Set boot console output with a stdout-path property */
+	chosen {
+		/* serial4 = &uart5 for starter board hardware */
+		stdout-path = "serial4:115200n8";
+	};
+
+	/* Gpio based matrix Keyboard */
+	matrix_keypad: matrix-keypad@0 {
+		compatible = "gpio-matrix-keypad";
+		col-gpios = <
+				&gpio1 10 GPIO_ACTIVE_LOW
+				&gpio1 11 GPIO_ACTIVE_LOW
+			    >;
+		row-gpios = <
+				&gpio1 12 GPIO_ACTIVE_HIGH
+				&gpio1 13 GPIO_ACTIVE_HIGH
+				&gpio1 14 GPIO_ACTIVE_HIGH
+				&gpio1 15 GPIO_ACTIVE_HIGH
+			    >;
+
+		/* Actual MATRIX keys MAP formation based on ROWS and COLUMNS on NXL keypad hardware
+		 * 		COL_0		COL_1
+		 * --------------||--------------||--------
+		 * 		 ||
+		 * ROW_0 ----- Left Softkey --- Info Key --
+		 * 		 ||		 ||
+		 * ROW_1 ----- UP Key --------- Left Key --
+		 * 		 ||		 ||
+		 * ROW_2 ----- Right key ------ Down key --
+		 * 		 ||		 ||
+		 * ROW_3 ----- Right Softkey -- Menu Key --
+		 * 		 ||		 ||
+		 * --------------||--------------||--------
+		 *
+		 * key assignment MACRO definition - MATRIX_KEY(row, col, code)
+		 */
+		linux,keymap = <
+				MATRIX_KEY(0, 0, KEY_LEFTCTRL)
+				MATRIX_KEY(0, 1, KEY_INFO)
+				MATRIX_KEY(1, 0, KEY_UP)
+				MATRIX_KEY(1, 1, KEY_LEFT)
+				MATRIX_KEY(2, 0, KEY_RIGHT)
+				MATRIX_KEY(2, 1, KEY_DOWN)
+				MATRIX_KEY(3, 0, KEY_RIGHTCTRL)
+				MATRIX_KEY(3, 1, KEY_MENU)
+			       >;
+
+		/* Debounce time and column scan time can be adjusted based on our need. These values are the defaults
+		 * to start with.
+		 */
+		debounce-delay-ms = <100>;
+		col-scan-delay-us = <50000>;
+	};
+};
+
+/* CAAM (Cryptographic Accelerator and Assurance Module), The i.MX6 processors offer hardware encryption through NXP's
+ * Cryptographic Accelerator and Assurance Module (CAAM, also known as SEC4). The CAAM combines functions to create a
+ * modular and scalable acceleration and assurance engine.
+ * See this link - "https://www.digi.com/resources/documentation/digidocs/90001546/reference/android/r_caam_android.htm"
+ * NOTE - Disable this module if not needed.
+ */
+#if 0
+&caam_keyblob {
+	status = "okay";
+};
+
+/* MCA IO0 connected to Grove ADC connector, it is defined under i2c1 node in imx6ul-ccimx6ul.dtsi file.
+ * NOTE - If we do not want this ADC then we have to delete this node by using "/delete-node/mca_adc;" under main '/'
+ * node OR see below example,
+ * &i2c1 {
+ * 	// Remove unused drivers
+ * 	/delete-node/mca_adc;
+ * }
+ */
+&mca_adc {
+	digi,adc-ch-list = <0>;
+	digi,adc-vref = <3000000>;
+};
+#endif
+
+/* Ethernet */
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	phy-reset-gpios = <&mca_gpio 7 GPIO_ACTIVE_LOW>;
+	phy-reset-duration = <26>;
+	digi,phy-reset-in-suspend;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			smsc,disable-energy-detect;
+			reg = <0>;
+		};
+	};
+};
+
+/* UART5 (Console) */
+&uart5 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5>;
+	status = "okay";
+};
+
+/* USB Client for Mass Storage and ethernet over USB */
+&usbotg1 {
+	dr_mode = "peripheral";
+	digi,power-line-active-high;
+	disable-over-current;
+	status = "okay";
+};
+
+/* USB host port for attaching memory stick */
+#if 0
+&usbotg2 {
+	dr_mode = "host";
+	digi,power-line-active-high;
+	disable-over-current;
+	status = "disabled";
+};
+#endif
+
+/* USDHC2 (microSD) */
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	broken-cd;      /* no carrier detect line (use polling) */
+	no-1-8-v;
+	status = "okay";
+};
+
+/* SPI port for MIP display */
+&ecspi3 {
+
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio1 20 GPIO_ACTIVE_LOW>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi3_master>;
+	status      = "okay";
+
+	/* 2.7" Landscape MIP Display */
+	/*
+	mipDisplay: ecspi@0{
+		compatible          = "sharp,ls027b7dh01";
+		reg                 = <0>;
+		spi-max-frequency   = <2000000>;
+		spi-cs-high;
+		gpios               = <&gpio3 4  GPIO_ACTIVE_HIGH>,  // DISP PIN
+				      <&gpio3 10 GPIO_ACTIVE_HIGH>;  // EXTCOMIN PIN
+		status = "okay";
+	};
+	*/
+
+	/* 3.2" Portrait MIP Display */
+	mipDisplay: ecspi@0{
+		compatible 		= "sharp,ls032b7dd02";
+		reg                 = <0>;
+		spi-max-frequency   = <2000000>;
+		spi-cs-high;
+		gpios               = <&gpio3 4  GPIO_ACTIVE_HIGH>,  // DISP PIN
+				      <&gpio3 10 GPIO_ACTIVE_HIGH>;  // EXTCOMIN PIN
+		status = "okay";
+	};
+};
+
+/* All PWM channels are not disabled by default in main imx6ul.dtsi file, hence disable them all here */
+&pwm1 {
+	status = "disabled";
+};
+
+&pwm2 {
+	status = "disabled";
+};
+
+&pwm3 {
+	status = "disabled";
+};
+
+&pwm4 {
+	status = "disabled";
+};
+
+&pwm5 {
+	status = "disabled";
+};
+
+&pwm6 {
+	status = "disabled";
+};
+
+&pwm7 {
+	status = "disabled";
+};
+
+&pwm8 {
+	status = "disabled";
+};
+
+/* UART1 (Bluetooth) - Keep it disabled since we are not using it on LPP or MPP product */
+&uart1 {
+	status = "disabled";
+};
+
+/* USDHC1 (Wireless) - Keep it disabled since we are not using it on LPP or MPP product*/
+&usdhc1 {
+	status = "disabled";
+};
+
+/* Pin mux configuration */
+&iomuxc {
+	
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+	
+	imx6ul-ccimx6ul {
+		
+		/* Ethernet pins */
+		pinctrl_enet1: enet1grp {
+			fsl,pins = <
+				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
+				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
+				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x40017051
+			>;
+		};
+		
+		/* Console UART pins */
+		pinctrl_uart5: uart5grp {
+			fsl,pins = <
+				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	0x1b0b1
+				MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	0x1b0b1
+			>;
+		};
+		
+		/* micro SD card peripheral port pins */
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX6UL_PAD_CSI_HSYNC__USDHC2_CMD		0x17059
+				MX6UL_PAD_CSI_VSYNC__USDHC2_CLK		0x10071
+				MX6UL_PAD_CSI_DATA00__USDHC2_DATA0	0x17059
+				MX6UL_PAD_CSI_DATA01__USDHC2_DATA1	0x17059
+				MX6UL_PAD_CSI_DATA02__USDHC2_DATA2	0x17059
+				MX6UL_PAD_CSI_DATA03__USDHC2_DATA3	0x17059
+			>;
+		};
+		
+		/* SPI 3 port pins */
+		pinctrl_ecspi3_master: ecspi3grp1 {
+			fsl,pins = <
+				MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK    0x10b0
+				MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI      0x10b0
+				MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO      0x10b0
+				MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20     0x30b0
+			>;
+		};
+		
+		/* General purpose pinctrl */
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				// MIP display control lines
+				MX6UL_PAD_LCD_RESET__GPIO3_IO04		0x3031
+				MX6UL_PAD_LCD_DATA05__GPIO3_IO10	0x3031
+				
+				// Expansion header pin 7 - ADC/GPIO1_4
+				//MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x10b0
+				
+				// Expansion header pin 29 - GPIO1_5
+				//MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0x10b0
+				
+				// I2C_2 bus line used as GPIO on expansion header Pin 5
+				//MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0x10b0
+				
+				// I2C_2 bus line used as GPIO on expansion header Pin 3
+				//MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x10b0
+				
+				/* Column (strobe) lines as outputs, 22k pull up, 100Mhz speed, fast slew rate */
+				/* NOTE: pull up must be removed for revision 1 board */
+				MX6UL_PAD_JTAG_MOD__GPIO1_IO10		0xf0b0
+				MX6UL_PAD_JTAG_TMS__GPIO1_IO11		0xf0b0
+				
+				/* Row lines as inputs, 100k pull down, 100Mhz speed, fast slew rate*/
+				/* NOTE: pull down must be removed for revision 1 board */
+				MX6UL_PAD_JTAG_TDO__GPIO1_IO12		0x30b0
+				MX6UL_PAD_JTAG_TDI__GPIO1_IO13		0x30b0
+				MX6UL_PAD_JTAG_TCK__GPIO1_IO14		0x30b0
+				MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15	0x30b0
+			>;
+		};
+	};
+};
diff --git a/arch/arm/boot/dts/imx6ul-r1701.dts b/arch/arm/boot/dts/imx6ul-r1701.dts
new file mode 100644
index 0000000..52ca11d
--- /dev/null
+++ b/arch/arm/boot/dts/imx6ul-r1701.dts
@@ -0,0 +1,317 @@
+/*
+ * Copyright 2016, 2017 Digi International, Inc.
+ * Copyright 2017, 2018 HACH Company
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include <dt-bindings/input/input.h>
+#include <dt-bindings/interrupt-controller/irq.h>
+/* i.MX6 UltraLite CPU */
+#include "imx6ul.dtsi"
+/* ConnectCore 6UL (common) */
+#include "imx6ul-ccimx6ul.dtsi"
+
+/ {
+	model = "Hach r1701";
+	compatible = "hach,r1701", "digi,ccimx6ul", "fsl,imx6ul";
+	hach,machine,name = "r1701";
+
+	/* Set boot console output with a stdout-path property */
+	chosen {
+		/* serial4 = &uart5 for starter board hardware */
+		stdout-path = "serial4:115200n8";
+	};
+
+	/* Gpio based matrix Keyboard */
+	matrix_keypad: matrix-keypad@0 {
+		compatible = "gpio-matrix-keypad";
+		col-gpios = <
+				&gpio1 10 GPIO_ACTIVE_LOW
+				&gpio1 11 GPIO_ACTIVE_LOW
+			    >;
+		row-gpios = <
+				&gpio1 12 GPIO_ACTIVE_HIGH
+				&gpio1 13 GPIO_ACTIVE_HIGH
+				&gpio1 14 GPIO_ACTIVE_HIGH
+				&gpio1 15 GPIO_ACTIVE_HIGH
+			    >;
+
+		/* Actual MATRIX keys MAP formation based on ROWS and COLUMNS on NXL keypad hardware
+		 * 		COL_0		COL_1
+		 * --------------||--------------||--------
+		 * 		 ||
+		 * ROW_0 ----- Left Softkey --- Info Key --
+		 * 		 ||		 ||
+		 * ROW_1 ----- UP Key --------- Left Key --
+		 * 		 ||		 ||
+		 * ROW_2 ----- Right key ------ Down key --
+		 * 		 ||		 ||
+		 * ROW_3 ----- Right Softkey -- Menu Key --
+		 * 		 ||		 ||
+		 * --------------||--------------||--------
+		 *
+		 * key assignment MACRO definition - MATRIX_KEY(row, col, code)
+		 */
+		linux,keymap = <
+				MATRIX_KEY(0, 0, KEY_LEFTCTRL)
+				MATRIX_KEY(0, 1, KEY_INFO)
+				MATRIX_KEY(1, 0, KEY_UP)
+				MATRIX_KEY(1, 1, KEY_LEFT)
+				MATRIX_KEY(2, 0, KEY_RIGHT)
+				MATRIX_KEY(2, 1, KEY_DOWN)
+				MATRIX_KEY(3, 0, KEY_RIGHTCTRL)
+				MATRIX_KEY(3, 1, KEY_MENU)
+			       >;
+
+		/* Debounce time and column scan time can be adjusted based on our need. These values are the defaults
+		 * to start with.
+		 */
+		debounce-delay-ms = <100>;
+		col-scan-delay-us = <50000>;
+	};
+};
+
+/* CAAM (Cryptographic Accelerator and Assurance Module), The i.MX6 processors offer hardware encryption through NXP's
+ * Cryptographic Accelerator and Assurance Module (CAAM, also known as SEC4). The CAAM combines functions to create a
+ * modular and scalable acceleration and assurance engine.
+ * See this link - "https://www.digi.com/resources/documentation/digidocs/90001546/reference/android/r_caam_android.htm"
+ * NOTE - Disable this module if not needed.
+ */
+#if 0
+&caam_keyblob {
+	status = "okay";
+};
+
+/* MCA IO0 connected to Grove ADC connector, it is defined under i2c1 node in imx6ul-ccimx6ul.dtsi file.
+ * NOTE - If we do not want this ADC then we have to delete this node by using "/delete-node/mca_adc;" under main '/'
+ * node OR see below example,
+ * &i2c1 {
+ * 	// Remove unused drivers
+ * 	/delete-node/mca_adc;
+ * }
+ */
+&mca_adc {
+	digi,adc-ch-list = <0>;
+	digi,adc-vref = <3000000>;
+};
+#endif
+
+/* Ethernet */
+&fec1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet1>;
+	phy-mode = "rmii";
+	phy-handle = <&ethphy0>;
+	phy-reset-gpios = <&mca_gpio 7 GPIO_ACTIVE_LOW>;
+	phy-reset-duration = <26>;
+	digi,phy-reset-in-suspend;
+	status = "okay";
+
+	mdio {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		ethphy0: ethernet-phy@0 {
+			compatible = "ethernet-phy-ieee802.3-c22";
+			smsc,disable-energy-detect;
+			reg = <0>;
+		};
+	};
+};
+
+/* UART5 (Console) */
+&uart5 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart5>;
+	status = "okay";
+};
+
+/* USB Client for Mass Storage and ethernet over USB */
+&usbotg1 {
+	dr_mode = "peripheral";
+	digi,power-line-active-high;
+	disable-over-current;
+	status = "okay";
+};
+
+/* USB host port for attaching memory stick */
+#if 0
+&usbotg2 {
+	dr_mode = "host";
+	digi,power-line-active-high;
+	disable-over-current;
+	status = "disabled";
+};
+#endif
+
+/* USDHC2 (microSD) */
+&usdhc2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc2>;
+	broken-cd;      /* no carrier detect line (use polling) */
+	no-1-8-v;
+	status = "okay";
+};
+
+/* SPI port for MIP display */
+&ecspi3 {
+
+	fsl,spi-num-chipselects = <1>;
+	cs-gpios = <&gpio1 20 GPIO_ACTIVE_LOW>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi3_master>;
+	status      = "okay";
+
+	/* 2.7" Landscape MIP Display */
+	/*
+	mipDisplay: ecspi@0{
+		compatible          = "sharp,ls027b7dh01";
+		reg                 = <0>;
+		spi-max-frequency   = <2000000>;
+		spi-cs-high;
+		gpios               = <&gpio3 4  GPIO_ACTIVE_HIGH>,  // DISP PIN
+				      <&gpio3 10 GPIO_ACTIVE_HIGH>;  // EXTCOMIN PIN
+		status = "okay";
+	};
+	*/
+
+	/* 3.2" Portrait MIP Display */
+	mipDisplay: ecspi@0{
+		compatible 		= "sharp,ls032b7dd02";
+		reg                 = <0>;
+		spi-max-frequency   = <2000000>;
+		spi-cs-high;
+		gpios               = <&gpio3 4  GPIO_ACTIVE_HIGH>,  // DISP PIN
+				      <&gpio3 10 GPIO_ACTIVE_HIGH>;  // EXTCOMIN PIN
+		status = "okay";
+	};
+};
+
+/* All PWM channels are not disabled by default in main imx6ul.dtsi file, hence disable them all here */
+&pwm1 {
+	status = "disabled";
+};
+
+&pwm2 {
+	status = "disabled";
+};
+
+&pwm3 {
+	status = "disabled";
+};
+
+&pwm4 {
+	status = "disabled";
+};
+
+&pwm5 {
+	status = "disabled";
+};
+
+&pwm6 {
+	status = "disabled";
+};
+
+&pwm7 {
+	status = "disabled";
+};
+
+&pwm8 {
+	status = "disabled";
+};
+
+/* Pin mux configuration */
+&iomuxc {
+
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	imx6ul-ccimx6ul {
+
+		/* Ethernet pins */
+		pinctrl_enet1: enet1grp {
+			fsl,pins = <
+				MX6UL_PAD_GPIO1_IO07__ENET1_MDC		0x1b0b0
+				MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	0x1b0b0
+				MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	0x1b0b0
+				MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	0x1b0b0
+				MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	0x1b0b0
+				MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	0x1b0b0
+				MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	0x1b0b0
+				MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	0x1b0b0
+				MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	0x1b0b0
+				MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	0x40017051
+			>;
+		};
+
+		/* Console UART pins */
+		pinctrl_uart5: uart5grp {
+			fsl,pins = <
+				MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	0x1b0b1
+				MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	0x1b0b1
+			>;
+		};
+
+		/* micro SD card peripheral port pins */
+		pinctrl_usdhc2: usdhc2grp {
+			fsl,pins = <
+				MX6UL_PAD_CSI_HSYNC__USDHC2_CMD		0x17059
+				MX6UL_PAD_CSI_VSYNC__USDHC2_CLK		0x10071
+				MX6UL_PAD_CSI_DATA00__USDHC2_DATA0	0x17059
+				MX6UL_PAD_CSI_DATA01__USDHC2_DATA1	0x17059
+				MX6UL_PAD_CSI_DATA02__USDHC2_DATA2	0x17059
+				MX6UL_PAD_CSI_DATA03__USDHC2_DATA3	0x17059
+			>;
+		};
+
+		/* SPI 3 port pins */
+		pinctrl_ecspi3_master: ecspi3grp1 {
+			fsl,pins = <
+				MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK    0x10b0
+				MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI      0x10b0
+				MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO      0x10b0
+				MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20     0x30b0
+			>;
+		};
+
+		/* General purpose pinctrl */
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				// MIP display control lines
+				MX6UL_PAD_LCD_RESET__GPIO3_IO04		0x3031
+				MX6UL_PAD_LCD_DATA05__GPIO3_IO10	0x3031
+
+				// Expansion header pin 7 - ADC/GPIO1_4
+				//MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	0x10b0
+
+				// Expansion header pin 29 - GPIO1_5
+				//MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	0x10b0
+
+				// I2C_2 bus line used as GPIO on expansion header Pin 5
+				//MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	0x10b0
+
+				// I2C_2 bus line used as GPIO on expansion header Pin 3
+				//MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	0x10b0
+
+				/* Column (strobe) lines as outputs, 22k pull up, 100Mhz speed, fast slew rate */
+				/* NOTE: pull up must be removed for revision 1 board */
+				MX6UL_PAD_JTAG_MOD__GPIO1_IO10		0xf0b0
+				MX6UL_PAD_JTAG_TMS__GPIO1_IO11		0xf0b0
+
+				/* Row lines as inputs, 100k pull down, 100Mhz speed, fast slew rate*/
+				/* NOTE: pull down must be removed for revision 1 board */
+				MX6UL_PAD_JTAG_TDO__GPIO1_IO12		0x30b0
+				MX6UL_PAD_JTAG_TDI__GPIO1_IO13		0x30b0
+				MX6UL_PAD_JTAG_TCK__GPIO1_IO14		0x30b0
+				MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15	0x30b0
+			>;
+		};
+	};
+};
-- 
2.7.4

