{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1443895682644 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "slc3 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"slc3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1443895682730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443895682765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443895682766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1443895682766 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1443895682939 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443895683510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443895683510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443895683510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443895683510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443895683510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443895683510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443895683510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443895683510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1443895683510 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1443895683510 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 422 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443895683516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 424 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443895683516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 426 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443895683516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 428 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443895683516 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 430 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1443895683516 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1443895683516 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1443895683520 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "slc3.sdc " "Synopsys Design Constraints File file not found: 'slc3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1443895685027 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1443895685028 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1443895685031 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1443895685032 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1443895685032 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node Clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1443895685047 ""}  } { { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 20 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 415 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1443895685047 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1443895687012 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1443895687012 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1443895687013 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1443895687014 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1443895687015 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1443895687016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1443895687016 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1443895687016 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1443895687038 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1443895687038 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1443895687038 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443895687117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1443895691158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443895691419 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1443895691432 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1443895695750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443895695751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1443895696373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1443895699507 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1443895699507 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443895700467 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1443895700467 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1443895700467 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1443895700483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1443895700610 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1443895701102 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1443895701291 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1443895701748 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1443895702206 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[0\] a permanently disabled " "Pin Data\[0\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[0] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[0\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[1\] a permanently disabled " "Pin Data\[1\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[1] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[1\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[2\] a permanently disabled " "Pin Data\[2\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[2] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[2\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[3\] a permanently disabled " "Pin Data\[3\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[3] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[3\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[4\] a permanently disabled " "Pin Data\[4\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[4] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[4\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[5\] a permanently disabled " "Pin Data\[5\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[5] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[5\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[6\] a permanently disabled " "Pin Data\[6\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[6] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[6\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[7\] a permanently disabled " "Pin Data\[7\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[7] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[7\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[8\] a permanently disabled " "Pin Data\[8\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[8] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[8\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[9\] a permanently disabled " "Pin Data\[9\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[9] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[9\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[10\] a permanently disabled " "Pin Data\[10\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[10] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[10\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[11\] a permanently disabled " "Pin Data\[11\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[11] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[11\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[12\] a permanently disabled " "Pin Data\[12\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[12] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[12\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[13\] a permanently disabled " "Pin Data\[13\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[13] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[13\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[14\] a permanently disabled " "Pin Data\[14\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[14] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[14\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "Data\[15\] a permanently disabled " "Pin Data\[15\] has a permanently disabled output enable" {  } { { "/software/altera/13.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/software/altera/13.1/quartus/linux/pin_planner.ppl" { Data[15] } } } { "/software/altera/13.1/quartus/linux/Assignment Editor.qase" "" { Assignment "/software/altera/13.1/quartus/linux/Assignment Editor.qase" 1 { { 0 "Data\[15\]" } } } } { "slc3.sv" "" { Text "/home/wirjo2/slc3/SLC3/slc3.sv" 26 0 0 } } { "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/software/altera/13.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/wirjo2/slc3/SLC3/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1443895702731 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1443895702731 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1443895704295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct  3 13:08:24 2015 " "Processing ended: Sat Oct  3 13:08:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1443895704295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1443895704295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1443895704295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1443895704295 ""}
