Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: THANHGHI8BIT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "THANHGHI8BIT.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "THANHGHI8BIT"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : THANHGHI8BIT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "THANHGHI8BIT.v" in library work
Compiling verilog include file "SHIFT_REG_8BIT.v"
Compiling verilog include file "sw1_2.v"
Module <SHIFT_REG_8BIT> compiled
Module <sw1_2> compiled
Module <THANHGHI8BIT> compiled
No errors in compilation
Analysis of file <"THANHGHI8BIT.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <THANHGHI8BIT> in library <work>.

Analyzing hierarchy for module <sw1_2> in library <work>.

Analyzing hierarchy for module <SHIFT_REG_8BIT> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <THANHGHI8BIT>.
Module <THANHGHI8BIT> is correct for synthesis.
 
Analyzing module <sw1_2> in library <work>.
Module <sw1_2> is correct for synthesis.
 
Analyzing module <SHIFT_REG_8BIT> in library <work>.
Module <SHIFT_REG_8BIT> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sw1_2>.
    Related source file is "sw1_2.v".
    Found 1-bit register for signal <Clk_O>.
    Found 32-bit register for signal <COUNT>.
    Found 32-bit adder for signal <COUNT$add0000> created at line 48.
    Found 32-bit comparator greater for signal <old_COUNT_2$cmp_gt0000> created at line 41.
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <sw1_2> synthesized.


Synthesizing Unit <SHIFT_REG_8BIT>.
    Related source file is "SHIFT_REG_8BIT.v".
    Found 8-bit register for signal <Q>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <SHIFT_REG_8BIT> synthesized.


Synthesizing Unit <THANHGHI8BIT>.
    Related source file is "THANHGHI8BIT.v".
Unit <THANHGHI8BIT> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 32-bit register                                       : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 41
 Flip-Flops                                            : 41
# Comparators                                          : 1
 32-bit comparator greater                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <THANHGHI8BIT> ...

Optimizing unit <sw1_2> ...

Optimizing unit <SHIFT_REG_8BIT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block THANHGHI8BIT, actual ratio is 1.
FlipFlop srg8bit/Q_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 42
 Flip-Flops                                            : 42

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : THANHGHI8BIT.ngr
Top Level Output File Name         : THANHGHI8BIT
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 150
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 4
#      LUT2                        : 40
#      LUT4                        : 14
#      MUXCY                       : 53
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 42
#      FDE                         : 1
#      FDR                         : 41
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       33  out of   4656     0%  
 Number of Slice Flip Flops:             41  out of   9312     0%  
 Number of 4 input LUTs:                 63  out of   9312     0%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 33    |
Pl_div/Clk_O                       | NONE(srg8bit/Q_7)      | 9     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.823ns (Maximum Frequency: 127.830MHz)
   Minimum input arrival time before clock: 2.598ns
   Maximum output required time after clock: 4.063ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 7.823ns (frequency: 127.830MHz)
  Total number of paths / destination ports: 26929 / 66
-------------------------------------------------------------------------
Delay:               7.823ns (Levels of Logic = 48)
  Source:            Pl_div/COUNT_0 (FF)
  Destination:       Pl_div/COUNT_31 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: Pl_div/COUNT_0 to Pl_div/COUNT_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.603  Pl_div/COUNT_0 (Pl_div/COUNT_0)
     LUT4:I0->O            1   0.612   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_lut<0> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<0> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<1> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<2> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<3> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<4> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<5> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<6> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<7> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<8> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<9> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<10> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<11> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<12> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<12>)
     MUXCY:CI->O          40   0.399   1.144  Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<13> (Pl_div/Mcompar_old_COUNT_2_cmp_gt0000_cy<13>)
     LUT2:I1->O            1   0.612   0.000  Pl_div/Madd_COUNT_add0000_lut<0> (Pl_div/Madd_COUNT_add0000_lut<0>)
     MUXCY:S->O            1   0.404   0.000  Pl_div/Madd_COUNT_add0000_cy<0> (Pl_div/Madd_COUNT_add0000_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Pl_div/Madd_COUNT_add0000_cy<1> (Pl_div/Madd_COUNT_add0000_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Pl_div/Madd_COUNT_add0000_cy<2> (Pl_div/Madd_COUNT_add0000_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Pl_div/Madd_COUNT_add0000_cy<3> (Pl_div/Madd_COUNT_add0000_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Pl_div/Madd_COUNT_add0000_cy<4> (Pl_div/Madd_COUNT_add0000_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Pl_div/Madd_COUNT_add0000_cy<5> (Pl_div/Madd_COUNT_add0000_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Pl_div/Madd_COUNT_add0000_cy<6> (Pl_div/Madd_COUNT_add0000_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Pl_div/Madd_COUNT_add0000_cy<7> (Pl_div/Madd_COUNT_add0000_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Pl_div/Madd_COUNT_add0000_cy<8> (Pl_div/Madd_COUNT_add0000_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Pl_div/Madd_COUNT_add0000_cy<9> (Pl_div/Madd_COUNT_add0000_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Pl_div/Madd_COUNT_add0000_cy<10> (Pl_div/Madd_COUNT_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<11> (Pl_div/Madd_COUNT_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<12> (Pl_div/Madd_COUNT_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<13> (Pl_div/Madd_COUNT_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<14> (Pl_div/Madd_COUNT_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<15> (Pl_div/Madd_COUNT_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<16> (Pl_div/Madd_COUNT_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<17> (Pl_div/Madd_COUNT_add0000_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<18> (Pl_div/Madd_COUNT_add0000_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<19> (Pl_div/Madd_COUNT_add0000_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<20> (Pl_div/Madd_COUNT_add0000_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<21> (Pl_div/Madd_COUNT_add0000_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<22> (Pl_div/Madd_COUNT_add0000_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<23> (Pl_div/Madd_COUNT_add0000_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<24> (Pl_div/Madd_COUNT_add0000_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<25> (Pl_div/Madd_COUNT_add0000_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<26> (Pl_div/Madd_COUNT_add0000_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<27> (Pl_div/Madd_COUNT_add0000_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<28> (Pl_div/Madd_COUNT_add0000_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<29> (Pl_div/Madd_COUNT_add0000_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Pl_div/Madd_COUNT_add0000_cy<30> (Pl_div/Madd_COUNT_add0000_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Pl_div/Madd_COUNT_add0000_xor<31> (Pl_div/COUNT_add0000<31>)
     FDR:D                     0.268          Pl_div/COUNT_31
    ----------------------------------------
    Total                      7.823ns (6.075ns logic, 1.747ns route)
                                       (77.7% logic, 22.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Pl_div/Clk_O'
  Clock period: 1.162ns (frequency: 860.622MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               1.162ns (Levels of Logic = 0)
  Source:            srg8bit/Q_6 (FF)
  Destination:       srg8bit/Q_7 (FF)
  Source Clock:      Pl_div/Clk_O rising
  Destination Clock: Pl_div/Clk_O rising

  Data Path: srg8bit/Q_6 to srg8bit/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.380  srg8bit/Q_6 (srg8bit/Q_6)
     FDR:D                     0.268          srg8bit/Q_7
    ----------------------------------------
    Total                      1.162ns (0.782ns logic, 0.380ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Pl_div/Clk_O'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              2.598ns (Levels of Logic = 1)
  Source:            RST (PAD)
  Destination:       srg8bit/Q_7 (FF)
  Destination Clock: Pl_div/Clk_O rising

  Data Path: RST to srg8bit/Q_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.106   0.697  RST_IBUF (RST_IBUF)
     FDR:R                     0.795          srg8bit/Q_0
    ----------------------------------------
    Total                      2.598ns (1.901ns logic, 0.697ns route)
                                       (73.2% logic, 26.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Pl_div/Clk_O'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              4.063ns (Levels of Logic = 1)
  Source:            srg8bit/Q_6 (FF)
  Destination:       Q<6> (PAD)
  Source Clock:      Pl_div/Clk_O rising

  Data Path: srg8bit/Q_6 to Q<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.380  srg8bit/Q_6 (srg8bit/Q_6)
     OBUF:I->O                 3.169          Q_6_OBUF (Q<6>)
    ----------------------------------------
    Total                      4.063ns (3.683ns logic, 0.380ns route)
                                       (90.6% logic, 9.4% route)

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 2.03 secs
 
--> 


Total memory usage is 607792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

