Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun May  1 16:09:27 2022
| Host         : Youssef-Dell running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xczu7ev
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              11 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             524 |          147 |
| Yes          | No                    | Yes                    |             549 |          242 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+
|   Clock Signal   |                    Enable Signal                   |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+
|  i_clk_IBUF_BUFG | u_viterbiControlUnit/r_rateDematcherRepeat_i_1_n_0 | i_rstn_IBUF_inst/O                            |                1 |              1 |
|  i_clk_IBUF_BUFG | u_viterbiControlUnit/r_enter[1]_i_1_n_0            | i_rstn_IBUF_inst/O                            |                1 |              2 |
|  i_clk_IBUF_BUFG | u_viterbiControlUnit/r_operationCounter            | i_rstn_IBUF_inst/O                            |                1 |              2 |
|  i_clk_IBUF_BUFG |                                                    | u_viterbiControlUnit/r_pathMetricsReset_reg_0 |                1 |              3 |
|  i_clk_IBUF_BUFG | u_traceBackUnit/r_currState[2]_i_1__0_n_0          | i_rstn_IBUF_inst/O                            |                2 |              3 |
|  i_clk_IBUF_BUFG | u_viterbiControlUnit/r_currState[3]_i_1_n_0        | i_rstn_IBUF_inst/O                            |                3 |              4 |
|  i_clk_IBUF_BUFG | u_traceBackUnit/r_rowGenerator                     | i_rstn_IBUF_inst/O                            |                3 |              6 |
|  i_clk_IBUF_BUFG | u_traceBackUnit/r_cuValid                          | i_rstn_IBUF_inst/O                            |                3 |              7 |
|  i_clk_IBUF_BUFG |                                                    | i_rstn_IBUF_inst/O                            |                5 |              8 |
|  i_clk_IBUF_BUFG | u_lifoMemory/r_counterWrite[11]_i_1_n_0            |                                               |                4 |             12 |
|  i_clk_IBUF_BUFG | u_lifoMemory/r_counterRead[11]_i_1_n_0             | u_traceBackUnit/r_dataOut                     |                3 |             12 |
|  i_clk_IBUF_BUFG | u_viterbiControlUnit/r_columnAddress[11]_i_1_n_0   | i_rstn_IBUF_inst/O                            |                3 |             12 |
|  i_clk_IBUF_BUFG | u_viterbiControlUnit/cu_pathMetricsEnable          | u_viterbiControlUnit/r_pathMetricsReset_reg_0 |              231 |            512 |
|  i_clk_IBUF_BUFG | u_viterbiControlUnit/E[0]                          |                                               |              143 |            512 |
+------------------+----------------------------------------------------+-----------------------------------------------+------------------+----------------+


