Time resolution is 1 ps
Output =  80 + j   0 (hex: 0050)
$finish called at time : 170 ns : File "D:/Verilog/FPGA_Mini/FPGA_Mini.srcs/sim_1/new/PE_Generic_tb.v" Line 85
