Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Mar  5 16:19:48 2021
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   609 |
|    Minimum number of control sets                        |   609 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1462 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   609 |
| >= 0 to < 4        |    47 |
| >= 4 to < 6        |   167 |
| >= 6 to < 8        |    33 |
| >= 8 to < 10       |    19 |
| >= 10 to < 12      |    27 |
| >= 12 to < 14      |    12 |
| >= 14 to < 16      |     4 |
| >= 16              |   300 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7692 |         1977 |
| No           | No                    | Yes                    |             139 |           43 |
| No           | Yes                   | No                     |            2323 |          822 |
| Yes          | No                    | No                     |            4424 |         1317 |
| Yes          | No                    | Yes                    |             123 |           28 |
| Yes          | Yes                   | No                     |            1253 |          339 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                    |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                                                 Set/Reset Signal                                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                             |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                       | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_id_fifo/id_fifo_write                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                    | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del/i_pipe/first_q                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                     | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                    | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                     | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                       | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_trigger_table.b_read_from_trigger_registers_del.i_read_from_trigger_registers_del/i_pipe/vsm_addr_reg[4]                                                                                               |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                             |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                    | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del/i_pipe/vsm_addr_reg[2]_0                                                                                                   |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                       | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                             |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                             |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_selector/VALID_DEL/i_pipe/fifo_write                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                         | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                      | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                    | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                      | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                          |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                          |                2 |              3 |         1.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                                                                                |                1 |              3 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                           |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                             | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[2][0]                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |              4 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                             | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                    | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_trigger_table.b_start_axi_read_del.i_start_axi_read_del/i_pipe/opt_has_pipe.first_q_reg[0]_9                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                      | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                              | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                      |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[4]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                               | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                          | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/FSM_onehot_current_state[4]_i_1_n_0                                                                                                                                                                      | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_fifo/reset_0                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                         | BD/design_2_i/hp_ila_3/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[4]_i_1_n_0                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | BD/design_2_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                 |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                  | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                               |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                3 |              6 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/first_q                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |              6 |         1.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                         |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_2_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                               | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mem_rlast_0                                                        |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                                      |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                    | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                    | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_reset_ah                                                                                                                                                                                                                            |                6 |              7 |         1.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                    | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                           | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                4 |              7 |         1.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                           |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                     | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                       | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                       | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                3 |              7 |         2.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                    | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                          |                4 |              7 |         1.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                     | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                 |                2 |              8 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                             | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/E[0]                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                 | BD/design_2_i/dfx_controller_0/U0/i_cp0/blk_id_fifo.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                                                                                 |                3 |              8 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                              | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                                                |                6 |              9 |         1.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                               | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                     |                3 |              9 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                       | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                2 |              9 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                              | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                                  |                3 |              9 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                           |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]   | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                                         |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                                    |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                7 |             10 |         1.43 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                     |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                   | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                4 |             10 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                      |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                5 |             10 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                              |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                     |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                   | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                        |                3 |             10 |         3.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_01                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_211_in                                                                                                                                                                                                    |                5 |             10 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                           |                2 |             12 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             12 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                                  |                4 |             12 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             12 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |             12 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                3 |             12 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                 |                                                                                                                                                                                                                                                                                  |                2 |             12 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                           |                2 |             12 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_read_from_rm_info_registers_del.i_read_from_rm_info_registers_del/i_pipe/vsm_addr_reg[2]                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_rm_id_valid_del.i_rm_id_valid_del/i_pipe/reg_rdata_rm_table_ctrl                                                                                                                             | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_rm_info.b_in_shutdown_del.i_in_shutdown_del/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                                                                               |                4 |             13 |         3.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                4 |             13 |         3.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                  |                4 |             14 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                            | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                               |                4 |             15 |         3.75 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                              |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                      | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                           | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                           |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                                 |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                                 |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                           |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                              |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |                6 |             16 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                                                                  |                7 |             17 |         2.43 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                                                                  |                5 |             17 |         3.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                                                                  |                7 |             17 |         2.43 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             17 |         3.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             17 |         3.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |                7 |             17 |         2.43 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                    | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_start_axi_read_del.i_start_axi_read_del/i_pipe/reset_0                                                                                                                                                               |                7 |             18 |         2.57 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                           |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                3 |             18 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                           |                3 |             18 |         6.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                4 |             18 |         4.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/rst_ps7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |                9 |             19 |         2.11 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             20 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                        | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                7 |             21 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                         | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                              |                6 |             21 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                         |               17 |             21 |         1.24 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                        |               11 |             21 |         1.91 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |               11 |             23 |         2.09 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                                                                  |                3 |             24 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                                  |                9 |             24 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             24 |         2.18 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               11 |             25 |         2.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               11 |             25 |         2.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             25 |         2.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               10 |             25 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             25 |         2.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               11 |             25 |         2.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               14 |             25 |         1.79 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                5 |             25 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                7 |             25 |         3.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             25 |         2.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                6 |             25 |         4.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_2_n_0                                                                                                                                                                                       | BD/design_2_i/dfx_controller_0/U0/i_cp0/icap_o_preswap[24]_i_1_n_0                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                          |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                           |               10 |             31 |         3.10 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/vsm_addr_reg[2]_1[0]                                                                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/SR[0]                                                                                                                                                                   |                5 |             32 |         6.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                             | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/vsm_addr_reg[3]_1[0]                                                                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/SR[0]                                                                                                                                                                   |                6 |             32 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_req_fifo/rd_avail_2_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                          |                6 |             32 |         5.33 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                   | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |                9 |             32 |         3.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                            | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                5 |             32 |         6.40 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del/i_pipe/opt_has_pipe.first_q_reg[0]_0                                                                                       |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_read_from_bs_info_registers_del.i_read_from_bs_info_registers_del/i_pipe/I44                                                                                                                 |                                                                                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                8 |             32 |         4.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                8 |             33 |         4.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               11 |             33 |         3.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_axi_lite_if/E[0]                                                                                                                                                                                                     | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_fifo/reset_0                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                8 |             33 |         4.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                                  |                9 |             34 |         3.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                |                                                                                                                                                                                                                                                                                  |               13 |             34 |         2.62 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/E[0]                                                                                                                                                                                                             | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |               13 |             34 |         2.62 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |               16 |             34 |         2.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                      | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |                9 |             34 |         3.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             34 |         3.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                              |                                                                                                                                                                                                                                                                                  |                7 |             34 |         4.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                                      |                9 |             34 |         3.78 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               13 |             35 |         2.69 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                           | BD/design_2_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                        |               14 |             35 |         2.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                    |               12 |             39 |         3.25 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |               13 |             40 |         3.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |                9 |             41 |         4.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               13 |             41 |         3.15 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                                  |                6 |             43 |         7.17 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                   | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                     |                7 |             46 |         6.57 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                        |               37 |             46 |         1.24 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                           |               22 |             47 |         2.14 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                                  |               10 |             47 |         4.70 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                                  |               10 |             47 |         4.70 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |               14 |             47 |         3.36 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_cp0/i_bs_fifo/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                            |                                                                                                                                                                                                                                                                                  |                6 |             48 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               13 |             49 |         3.77 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               14 |             49 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               14 |             49 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               13 |             49 |         3.77 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               12 |             49 |         4.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               15 |             49 |         3.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             49 |         4.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               12 |             49 |         4.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               12 |             49 |         4.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               15 |             49 |         3.27 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                                  |               14 |             49 |         3.50 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               12 |             49 |         4.08 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                            |                                                                                                                                                                                                                                                                                  |               11 |             55 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                                                                  |                9 |             55 |         6.11 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |               13 |             55 |         4.23 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                                  |               11 |             55 |         5.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/FSM_sequential_b_fsm.fsm_cs_reg[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |                7 |             56 |         8.00 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_cmd_fifo/E[0]                                                                                                                                                                                               | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_dma/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                 |               13 |             57 |         4.38 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                           | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               18 |             62 |         3.44 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                |               27 |             64 |         2.37 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/b_bs_info.b_rm_info_valid_del.i_rm_info_valid_del/i_pipe/first_q                                                                                                                                         |                                                                                                                                                                                                                                                                                  |               18 |             64 |         3.56 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                                  |               18 |             65 |         3.61 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_controller_0/U0/i_fetch0/i_req_fifo/fifo_write                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                  |                9 |             65 |         7.22 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                  |               18 |             65 |         3.61 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                   |                                                                                                                                                                                                                                                                                  |               20 |             67 |         3.35 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                               |                                                                                                                                                                                                                                                                                  |               17 |             67 |         3.94 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i            |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               32 |             69 |         2.16 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_controller_0/U0/i_vsm_shifter/i_trigger_manager/i_trigger_fifo/reset_0                                                                                                                                                                                         |               32 |             79 |         2.47 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               23 |             81 |         3.52 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |               21 |             81 |         3.86 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                              |               25 |             90 |         3.60 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/gpio_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                  |               25 |            103 |         4.12 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               26 |            103 |         3.96 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                  |               29 |            103 |         3.55 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                  |               24 |            103 |         4.29 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                               |               53 |            114 |         2.15 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                  |               53 |            116 |         2.19 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_s_ila_1/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                             |               35 |            136 |         3.89 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/dfx_m_ila_2/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                             |               67 |            202 |         3.01 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          | BD/design_2_i/hp_ila_3/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                |               85 |            259 |         3.05 |
|  BD/design_2_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                  |             1946 |           8387 |         4.31 |
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


