# Loading project Arqui
vsim work.Testbench
# vsim work.Testbench 
# Start time: 11:41:58 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
add wave -position end  sim:/Testbench/UUT/U_PC/pc
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time: 0 -> Reset desactivado. Procesador arrancando...
# Time:   0 ns | PC:          X | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  10 ns | PC:          x | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
run
vsim work.Testbench
# End time: 11:42:52 on Dec 01,2025, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1
# vsim work.Testbench 
# Start time: 11:42:52 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
add wave -position end  sim:/Testbench/UUT/w_pc_actual
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time: 0 -> Reset desactivado. Procesador arrancando...
# Time:   0 ns | PC:          X | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  10 ns | PC:          x | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
run
# Compile of Mux1.v was successful.
# Compile of _and.v was successful.
# Compile of adder.v was successful.
# Compile of Alu.v was successful.
# Compile of AluControl.v was successful.
# Compile of Burrito.v was successful with warnings.
# Compile of DataPath.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of MemoriaDatos.v was successful with warnings.
# Compile of Mux2.v was successful.
# Compile of Mux3.v was successful.
# Compile of Mux4.v was successful.
# Compile of Mux5.v was successful.
# Compile of pc.v was successful.
# Compile of Quesadilla.v was successful with warnings.
# Compile of RegisterBank.v was successful with warnings.
# Compile of ShiftLeft.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of signExtend.v was successful.
# Compile of UnidadControl.v was successful.
# 20 compiles, 0 failed with no errors.
vsim work.Testbench
# End time: 11:45:35 on Dec 01,2025, Elapsed time: 0:02:43
# Errors: 0, Warnings: 2
# vsim work.Testbench 
# Start time: 11:45:35 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
add wave -position end  sim:/Testbench/UUT/U_PC/pc
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time: 0 -> Reset desactivado. Procesador arrancando...
# Time:   0 ns | PC:          z | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: x
run
run
run
run
run
run
# Compile of Mux1.v was successful.
# Compile of _and.v was successful.
# Compile of adder.v was successful.
# Compile of Alu.v was successful.
# Compile of AluControl.v was successful.
# Compile of Burrito.v was successful with warnings.
# Compile of DataPath.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of MemoriaDatos.v was successful with warnings.
# Compile of Mux2.v was successful.
# Compile of Mux3.v was successful.
# Compile of Mux4.v was successful.
# Compile of Mux5.v was successful.
# Compile of pc.v was successful.
# Compile of Quesadilla.v was successful with warnings.
# Compile of RegisterBank.v was successful with warnings.
# Compile of ShiftLeft.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of signExtend.v was successful.
# Compile of UnidadControl.v was successful.
# 20 compiles, 0 failed with no errors.
vsim work.Testbench
# End time: 11:47:49 on Dec 01,2025, Elapsed time: 0:02:14
# Errors: 0, Warnings: 2
# vsim work.Testbench 
# Start time: 11:47:49 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
add wave -position end  sim:/Testbench/UUT/U_PC/pc
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: 00620820 | ALU Res:       3412 | WriteReg:  1 | WriteData:       3412 | MemWrite: 0
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 00611022 | ALU Res: 4294965590 | WriteReg:  2 | WriteData: 4294965590 | MemWrite: 0
# Time:  60 ns | PC:          8 | Instr: 20410003 | ALU Res: 4294965593 | WriteReg:  1 | WriteData: 4294965593 | MemWrite: 0
# Time:  70 ns | PC:         12 | Instr: 10630002 | ALU Res:          0 | WriteReg:  3 | WriteData:          0 | MemWrite: 0
# Time:  80 ns | PC:         24 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  90 ns | PC:         28 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 100 ns | PC:         32 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 110 ns | PC:         36 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 120 ns | PC:         40 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 130 ns | PC:         44 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 140 ns | PC:         48 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 150 ns | PC:         52 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 160 ns | PC:         56 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 170 ns | PC:         60 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 180 ns | PC:         64 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 190 ns | PC:         68 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 200 ns | PC:         72 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 210 ns | PC:         76 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 220 ns | PC:         80 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 230 ns | PC:         84 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 240 ns | PC:         88 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 250 ns | PC:         92 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 260 ns | PC:         96 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 270 ns | PC:        100 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 280 ns | PC:        104 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 290 ns | PC:        108 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
vsim work.Testbench
# End time: 11:49:39 on Dec 01,2025, Elapsed time: 0:01:50
# Errors: 0, Warnings: 1
# vsim work.Testbench 
# Start time: 11:49:39 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
add wave -position end  sim:/Testbench/UUT/U_PC/pc
add wave -position end  sim:/Testbench/UUT/U_IM/instruction
add wave -position end  sim:/Testbench/UUT/U_IM/memory
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: 00620820 | ALU Res:       3412 | WriteReg:  1 | WriteData:       3412 | MemWrite: 0
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 00611022 | ALU Res: 4294965590 | WriteReg:  2 | WriteData: 4294965590 | MemWrite: 0
# Time:  60 ns | PC:          8 | Instr: 20410003 | ALU Res: 4294965593 | WriteReg:  1 | WriteData: 4294965593 | MemWrite: 0
# Time:  70 ns | PC:         12 | Instr: 10630002 | ALU Res:          0 | WriteReg:  3 | WriteData:          0 | MemWrite: 0
# Time:  80 ns | PC:         24 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  90 ns | PC:         28 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Compile of Mux1.v was successful.
# Compile of _and.v was successful.
# Compile of adder.v was successful.
# Compile of Alu.v was successful.
# Compile of AluControl.v was successful.
# Compile of Burrito.v was successful with warnings.
# Compile of DataPath.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of MemoriaDatos.v was successful with warnings.
# Compile of Mux2.v was successful.
# Compile of Mux3.v was successful.
# Compile of Mux4.v was successful.
# Compile of Mux5.v was successful.
# Compile of pc.v was successful.
# Compile of Quesadilla.v was successful with warnings.
# Compile of RegisterBank.v was successful with warnings.
# Compile of ShiftLeft.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of signExtend.v was successful.
# Compile of UnidadControl.v was successful.
# 20 compiles, 0 failed with no errors.
vsim work.Testbench
# End time: 11:53:32 on Dec 01,2025, Elapsed time: 0:03:53
# Errors: 0, Warnings: 2
# vsim work.Testbench 
# Start time: 11:53:32 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
add wave -position end sim:/Testbench/UUT/U_RegBank/*
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "data.txt". (Current address [32], address range [0:31])    : /home/anglonchas/Programming/ArquitecturaDeComputadoras/RegisterBank.v(16)
#    Time: 0 ns  Iteration: 0  Instance: /Testbench/UUT/U_RegBank
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: 00620820 | ALU Res:          0 | WriteReg:  1 | WriteData:          0 | MemWrite: 0
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 00611022 | ALU Res:          0 | WriteReg:  2 | WriteData:          0 | MemWrite: 0
# Time:  60 ns | PC:          8 | Instr: 20410003 | ALU Res:          3 | WriteReg:  1 | WriteData:          3 | MemWrite: 0
# Time:  70 ns | PC:         12 | Instr: 10630002 | ALU Res:          0 | WriteReg:  3 | WriteData:          0 | MemWrite: 0
# Time:  80 ns | PC:         24 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  90 ns | PC:         28 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
add wave -position end  sim:/Testbench/UUT/U_RegBank/Bank
run
# Time: 100 ns | PC:         32 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 110 ns | PC:         36 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 120 ns | PC:         40 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 130 ns | PC:         44 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 140 ns | PC:         48 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 150 ns | PC:         52 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 160 ns | PC:         56 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 170 ns | PC:         60 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 180 ns | PC:         64 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 190 ns | PC:         68 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 200 ns | PC:         72 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 210 ns | PC:         76 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 220 ns | PC:         80 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 230 ns | PC:         84 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 240 ns | PC:         88 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 250 ns | PC:         92 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 260 ns | PC:         96 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 270 ns | PC:        100 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 280 ns | PC:        104 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 290 ns | PC:        108 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 300 ns | PC:        112 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 310 ns | PC:        116 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 320 ns | PC:        120 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 330 ns | PC:        124 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 340 ns | PC:        128 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 350 ns | PC:        132 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 360 ns | PC:        136 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 370 ns | PC:        140 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 380 ns | PC:        144 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 390 ns | PC:        148 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 400 ns | PC:        152 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 410 ns | PC:        156 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 420 ns | PC:        160 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 430 ns | PC:        164 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 440 ns | PC:        168 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 450 ns | PC:        172 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 460 ns | PC:        176 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 470 ns | PC:        180 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 480 ns | PC:        184 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 490 ns | PC:        188 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 500 ns | PC:        192 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 510 ns | PC:        196 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 520 ns | PC:        200 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 530 ns | PC:        204 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 540 ns | PC:        208 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 550 ns | PC:        212 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 560 ns | PC:        216 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 570 ns | PC:        220 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 580 ns | PC:        224 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 590 ns | PC:        228 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 600 ns | PC:        232 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 610 ns | PC:        236 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 620 ns | PC:        240 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 630 ns | PC:        244 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 640 ns | PC:        248 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 650 ns | PC:        252 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 660 ns | PC:        256 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 670 ns | PC:        260 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 680 ns | PC:        264 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 690 ns | PC:        268 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Compile of Mux1.v was successful.
# Compile of _and.v was successful.
# Compile of adder.v was successful.
# Compile of Alu.v was successful.
# Compile of AluControl.v was successful.
# Compile of Burrito.v was successful with warnings.
# Compile of DataPath.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of MemoriaDatos.v was successful with warnings.
# Compile of Mux2.v was successful.
# Compile of Mux3.v was successful.
# Compile of Mux4.v was successful.
# Compile of Mux5.v was successful.
# Compile of pc.v was successful.
# Compile of Quesadilla.v was successful with warnings.
# Compile of RegisterBank.v was successful with warnings.
# Compile of ShiftLeft.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of signExtend.v was successful.
# Compile of UnidadControl.v was successful.
# 20 compiles, 0 failed with no errors.
vsim work.testbench
# End time: 11:55:30 on Dec 01,2025, Elapsed time: 0:01:58
# Errors: 0, Warnings: 3
# vsim work.testbench 
# Start time: 11:55:30 on Dec 01,2025
# Loading work.testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
vsim work.Testbench
# End time: 11:55:35 on Dec 01,2025, Elapsed time: 0:00:05
# Errors: 0, Warnings: 1
# vsim work.Testbench 
# Start time: 11:55:35 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "data.txt". (Current address [32], address range [0:31])    : /home/anglonchas/Programming/ArquitecturaDeComputadoras/RegisterBank.v(16)
#    Time: 0 ns  Iteration: 0  Instance: /Testbench/UUT/U_RegBank
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ns ###############
#   Active process: /Testbench/UUT/U_ALU/#IMPLICIT-WIRE(zeroFlag)#159 @ sub-iteration 1
#     Source: /home/anglonchas/Programming/ArquitecturaDeComputadoras/DataPath.v:159
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
vsim work.Testbench
# End time: 11:57:09 on Dec 01,2025, Elapsed time: 0:01:34
# Errors: 5, Warnings: 2
# vsim work.Testbench 
# Start time: 11:57:09 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "data.txt". (Current address [32], address range [0:31])    : /home/anglonchas/Programming/ArquitecturaDeComputadoras/RegisterBank.v(16)
#    Time: 0 ns  Iteration: 0  Instance: /Testbench/UUT/U_RegBank
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ns ###############
#   Active process: /Testbench/UUT/U_ALU/#IMPLICIT-WIRE(zeroFlag)#159 @ sub-iteration 1
#     Source: /home/anglonchas/Programming/ArquitecturaDeComputadoras/DataPath.v:159
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
# Compile of Mux1.v was successful.
# Compile of _and.v was successful.
# Compile of adder.v was successful.
# Compile of Alu.v was successful.
# Compile of AluControl.v was successful.
# Compile of Burrito.v was successful with warnings.
# Compile of DataPath.v was successful.
# Compile of InstructionMemory.v was successful.
# Compile of MemoriaDatos.v was successful with warnings.
# Compile of Mux2.v was successful.
# Compile of Mux3.v was successful.
# Compile of Mux4.v was successful.
# Compile of Mux5.v was successful.
# Compile of pc.v was successful.
# Compile of Quesadilla.v was successful with warnings.
# Compile of RegisterBank.v was successful with warnings.
# Compile of ShiftLeft.v was successful.
# Compile of ShiftLeft2.v was successful.
# Compile of signExtend.v was successful.
# Compile of UnidadControl.v was successful.
# 20 compiles, 0 failed with no errors.
vsim work.Testbench
# End time: 12:00:34 on Dec 01,2025, Elapsed time: 0:03:25
# Errors: 1, Warnings: 3
# vsim work.Testbench 
# Start time: 12:00:34 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "data.txt". (Current address [32], address range [0:31])    : /home/anglonchas/Programming/ArquitecturaDeComputadoras/RegisterBank.v(16)
#    Time: 0 ns  Iteration: 0  Instance: /Testbench/UUT/U_RegBank
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: ac000023 | ALU Res:         35 | WriteReg:  0 | WriteData:         35 | MemWrite: 1
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 13bc0001 | ALU Res:          0 | WriteReg: 28 | WriteData:          0 | MemWrite: 0
# Time:  60 ns | PC:         12 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  70 ns | PC:         16 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  80 ns | PC:         20 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  90 ns | PC:         24 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 100 ns | PC:         28 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 110 ns | PC:         32 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 120 ns | PC:         36 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 130 ns | PC:         40 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 140 ns | PC:         44 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 150 ns | PC:         48 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 160 ns | PC:         52 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 170 ns | PC:         56 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 180 ns | PC:         60 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 190 ns | PC:         64 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 200 ns | PC:         68 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 210 ns | PC:         72 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 220 ns | PC:         76 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 230 ns | PC:         80 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 240 ns | PC:         84 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 250 ns | PC:         88 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 260 ns | PC:         92 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 270 ns | PC:         96 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 280 ns | PC:        100 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 290 ns | PC:        104 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 300 ns | PC:        108 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 310 ns | PC:        112 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 320 ns | PC:        116 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 330 ns | PC:        120 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 340 ns | PC:        124 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 350 ns | PC:        128 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 360 ns | PC:        132 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 370 ns | PC:        136 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 380 ns | PC:        140 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 390 ns | PC:        144 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
run
# Time: 400 ns | PC:        148 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 410 ns | PC:        152 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 420 ns | PC:        156 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 430 ns | PC:        160 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 440 ns | PC:        164 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 450 ns | PC:        168 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 460 ns | PC:        172 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 470 ns | PC:        176 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 480 ns | PC:        180 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time: 490 ns | PC:        184 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
vsim work.Testbench
# End time: 12:10:31 on Dec 01,2025, Elapsed time: 0:09:57
# Errors: 0, Warnings: 2
# vsim work.Testbench 
# Start time: 12:10:31 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 33 of file "data.txt". (Current address [32], address range [0:31])    : /home/anglonchas/Programming/ArquitecturaDeComputadoras/RegisterBank.v(16)
#    Time: 0 ns  Iteration: 0  Instance: /Testbench/UUT/U_RegBank
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: ac000023 | ALU Res:         35 | WriteReg:  0 | WriteData:         35 | MemWrite: 1
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 13bc0001 | ALU Res:          0 | WriteReg: 28 | WriteData:          0 | MemWrite: 0
#############  Autofindloop Analysis  ###############
#############  Loop found at time 60 ns ###############
#   Active process: /Testbench/UUT/U_ALU/#IMPLICIT-WIRE(out)#159 @ sub-iteration 1
#     Source: /home/anglonchas/Programming/ArquitecturaDeComputadoras/DataPath.v:159
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 60 ns.
vsim work.Testbench
# End time: 12:14:16 on Dec 01,2025, Elapsed time: 0:03:45
# Errors: 5, Warnings: 2
# vsim work.Testbench 
# Start time: 12:14:16 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: ac000023 | ALU Res:         35 | WriteReg:  0 | WriteData:         35 | MemWrite: 1
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 11ac0008 | ALU Res:          2 | WriteReg: 12 | WriteData:          2 | MemWrite: 0
# Time:  60 ns | PC:          8 | Instr: 11cc0007 | ALU Res:         12 | WriteReg: 12 | WriteData:         12 | MemWrite: 0
# Time:  70 ns | PC:         12 | Instr: 11ec0006 | ALU Res: 4294967292 | WriteReg: 12 | WriteData: 4294967292 | MemWrite: 0
# Time:  80 ns | PC:         16 | Instr: 120c0005 | ALU Res: 4294967289 | WriteReg: 12 | WriteData: 4294967289 | MemWrite: 0
# Time:  90 ns | PC:         20 | Instr: 122c0004 | ALU Res: 4294967288 | WriteReg: 12 | WriteData: 4294967288 | MemWrite: 0
run
# Time: 100 ns | PC:         24 | Instr: 124c0003 | ALU Res:         12 | WriteReg: 12 | WriteData:         12 | MemWrite: 0
# Time: 110 ns | PC:         28 | Instr: 126c0002 | ALU Res:         32 | WriteReg: 12 | WriteData:         32 | MemWrite: 0
# Time: 120 ns | PC:         32 | Instr: 128c0001 | ALU Res:         33 | WriteReg: 12 | WriteData:         33 | MemWrite: 0
#############  Autofindloop Analysis  ###############
#############  Loop found at time 130 ns ###############
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 130 ns.
vsim work.Testbench
# End time: 12:19:57 on Dec 01,2025, Elapsed time: 0:05:41
# Errors: 1, Warnings: 1
# vsim work.Testbench 
# Start time: 12:19:57 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# ** Warning: (vsim-PLI-3409) Illegal binary digit '-' in data on line 3 of file "a.vbin".    : /home/anglonchas/Programming/ArquitecturaDeComputadoras/InstructionMemory.v(11)
#    Time: 0 ns  Iteration: 0  Instance: /Testbench/UUT/U_IM
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: 100c0003 | ALU Res: 4294967285 | WriteReg: 12 | WriteData: 4294967285 | MemWrite: 0
# Time: 50 -> Reset desactivado. Procesador arrancando...
#############  Autofindloop Analysis  ###############
#############  Loop found at time 50 ns ###############
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ns.
vsim work.Testbench
# End time: 12:20:53 on Dec 01,2025, Elapsed time: 0:00:56
# Errors: 1, Warnings: 2
# vsim work.Testbench 
# Start time: 12:20:53 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: 100c0003 | ALU Res: 4294967285 | WriteReg: 12 | WriteData: 4294967285 | MemWrite: 0
# Time: 50 -> Reset desactivado. Procesador arrancando...
#############  Autofindloop Analysis  ###############
#############  Loop found at time 50 ns ###############
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 50 ns.
vsim work.Testbench
# End time: 12:22:46 on Dec 01,2025, Elapsed time: 0:01:53
# Errors: 1, Warnings: 1
# vsim work.Testbench 
# Start time: 12:22:46 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: ac000023 | ALU Res:         35 | WriteReg:  0 | WriteData:         35 | MemWrite: 1
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 11ac0008 | ALU Res:         10 | WriteReg: 12 | WriteData:         10 | MemWrite: 0
# Time:  60 ns | PC:          8 | Instr: 11cc0007 | ALU Res: 4294967290 | WriteReg: 12 | WriteData: 4294967290 | MemWrite: 0
# Time:  70 ns | PC:         12 | Instr: 11ec0006 | ALU Res: 4294967287 | WriteReg: 12 | WriteData: 4294967287 | MemWrite: 0
# Time:  80 ns | PC:         16 | Instr: 120c0005 | ALU Res: 4294967286 | WriteReg: 12 | WriteData: 4294967286 | MemWrite: 0
# Time:  90 ns | PC:         20 | Instr: 122c0004 | ALU Res:         10 | WriteReg: 12 | WriteData:         10 | MemWrite: 0
run
# Time: 100 ns | PC:         24 | Instr: 124c0003 | ALU Res:         30 | WriteReg: 12 | WriteData:         30 | MemWrite: 0
# Time: 110 ns | PC:         28 | Instr: 126c0002 | ALU Res:         31 | WriteReg: 12 | WriteData:         31 | MemWrite: 0
# Time: 120 ns | PC:         32 | Instr: 128c0001 | ALU Res:       1695 | WriteReg: 12 | WriteData:       1695 | MemWrite: 0
#############  Autofindloop Analysis  ###############
#############  Loop found at time 130 ns ###############
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 130 ns.
vsim work.Testbench
# End time: 12:23:29 on Dec 01,2025, Elapsed time: 0:00:43
# Errors: 1, Warnings: 1
# vsim work.Testbench 
# Start time: 12:23:29 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: ac000023 | ALU Res:         35 | WriteReg:  0 | WriteData:         35 | MemWrite: 1
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 11ac0008 | ALU Res:         10 | WriteReg: 12 | WriteData:         10 | MemWrite: 0
# Time:  60 ns | PC:          8 | Instr: 11cc0007 | ALU Res: 4294967290 | WriteReg: 12 | WriteData: 4294967290 | MemWrite: 0
# Time:  70 ns | PC:         12 | Instr: 11ec0006 | ALU Res: 4294967287 | WriteReg: 12 | WriteData: 4294967287 | MemWrite: 0
# Time:  80 ns | PC:         16 | Instr: 120c0005 | ALU Res: 4294967286 | WriteReg: 12 | WriteData: 4294967286 | MemWrite: 0
# Time:  90 ns | PC:         20 | Instr: 122c0004 | ALU Res:         10 | WriteReg: 12 | WriteData:         10 | MemWrite: 0
run
# Time: 100 ns | PC:         24 | Instr: 124c0003 | ALU Res:         30 | WriteReg: 12 | WriteData:         30 | MemWrite: 0
# Time: 110 ns | PC:         28 | Instr: 126c0002 | ALU Res:         31 | WriteReg: 12 | WriteData:         31 | MemWrite: 0
# Time: 120 ns | PC:         32 | Instr: 128c0001 | ALU Res:       1695 | WriteReg: 12 | WriteData:       1695 | MemWrite: 0
#############  Autofindloop Analysis  ###############
#############  Loop found at time 130 ns ###############
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 130 ns.
vsim work.Testbench
# End time: 12:24:05 on Dec 01,2025, Elapsed time: 0:00:36
# Errors: 1, Warnings: 1
# vsim work.Testbench 
# Start time: 12:24:05 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: ac000023 | ALU Res:         35 | WriteReg:  0 | WriteData:         35 | MemWrite: 1
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 11ac0008 | ALU Res:         10 | WriteReg: 12 | WriteData:         10 | MemWrite: 0
# Time:  60 ns | PC:          8 | Instr: 11cc0007 | ALU Res: 4294967290 | WriteReg: 12 | WriteData: 4294967290 | MemWrite: 0
# Time:  70 ns | PC:         12 | Instr: 11ec0006 | ALU Res: 4294967287 | WriteReg: 12 | WriteData: 4294967287 | MemWrite: 0
# Time:  80 ns | PC:         16 | Instr: 120c0005 | ALU Res: 4294967286 | WriteReg: 12 | WriteData: 4294967286 | MemWrite: 0
# Time:  90 ns | PC:         20 | Instr: 122c0004 | ALU Res:         10 | WriteReg: 12 | WriteData:         10 | MemWrite: 0
run
# Time: 100 ns | PC:         24 | Instr: 124c0003 | ALU Res:         30 | WriteReg: 12 | WriteData:         30 | MemWrite: 0
# Time: 110 ns | PC:         28 | Instr: 126c0002 | ALU Res:         31 | WriteReg: 12 | WriteData:         31 | MemWrite: 0
# Time: 120 ns | PC:         32 | Instr: 128c0001 | ALU Res:       1695 | WriteReg: 12 | WriteData:       1695 | MemWrite: 0
#############  Autofindloop Analysis  ###############
#############  Loop found at time 130 ns ###############
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 130 ns.
vsim work.Testbench
# End time: 12:25:05 on Dec 01,2025, Elapsed time: 0:01:00
# Errors: 1, Warnings: 1
# vsim work.Testbench 
# Start time: 12:25:05 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: ac000023 | ALU Res:         35 | WriteReg:  0 | WriteData:         35 | MemWrite: 1
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 20000023 | ALU Res:         35 | WriteReg:  0 | WriteData:         35 | MemWrite: 0
# Time:  60 ns | PC:          8 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  70 ns | PC:         12 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  80 ns | PC:         16 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
# Time:  90 ns | PC:         20 | Instr: xxxxxxxx | ALU Res:          x | WriteReg:  x | WriteData:          x | MemWrite: 0
vsim work.Testbench
# End time: 12:25:57 on Dec 01,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
# vsim work.Testbench 
# Start time: 12:25:57 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: ac000023 | ALU Res:         35 | WriteReg:  0 | WriteData:         35 | MemWrite: 1
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 11ac0008 | ALU Res:         10 | WriteReg: 12 | WriteData:         10 | MemWrite: 0
# Time:  60 ns | PC:          8 | Instr: 11cc0007 | ALU Res: 4294967290 | WriteReg: 12 | WriteData: 4294967290 | MemWrite: 0
# Time:  70 ns | PC:         12 | Instr: 11ec0006 | ALU Res: 4294967287 | WriteReg: 12 | WriteData: 4294967287 | MemWrite: 0
# Time:  80 ns | PC:         16 | Instr: 120c0005 | ALU Res: 4294967286 | WriteReg: 12 | WriteData: 4294967286 | MemWrite: 0
# Time:  90 ns | PC:         20 | Instr: 122c0004 | ALU Res:         10 | WriteReg: 12 | WriteData:         10 | MemWrite: 0
run
# Time: 100 ns | PC:         24 | Instr: 124c0003 | ALU Res:         30 | WriteReg: 12 | WriteData:         30 | MemWrite: 0
# Time: 110 ns | PC:         28 | Instr: 126c0002 | ALU Res:         31 | WriteReg: 12 | WriteData:         31 | MemWrite: 0
# Time: 120 ns | PC:         32 | Instr: 128c0001 | ALU Res:       1695 | WriteReg: 12 | WriteData:       1695 | MemWrite: 0
#############  Autofindloop Analysis  ###############
#############  Loop found at time 130 ns ###############
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 130 ns.
vsim work.Testbench
# End time: 12:26:42 on Dec 01,2025, Elapsed time: 0:00:45
# Errors: 1, Warnings: 1
# vsim work.Testbench 
# Start time: 12:26:42 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
# Time:   0 ns | PC:          0 | Instr: ac000023 | ALU Res:         35 | WriteReg:  0 | WriteData:         35 | MemWrite: 1
# Time: 50 -> Reset desactivado. Procesador arrancando...
# Time:  50 ns | PC:          4 | Instr: 11ac0008 | ALU Res:         10 | WriteReg: 12 | WriteData:         10 | MemWrite: 0
# Time:  60 ns | PC:          8 | Instr: 11cc0007 | ALU Res: 4294967290 | WriteReg: 12 | WriteData: 4294967290 | MemWrite: 0
# Time:  70 ns | PC:         12 | Instr: 11ec0006 | ALU Res: 4294967287 | WriteReg: 12 | WriteData: 4294967287 | MemWrite: 0
# Time:  80 ns | PC:         16 | Instr: 120c0005 | ALU Res: 4294967286 | WriteReg: 12 | WriteData: 4294967286 | MemWrite: 0
# Time:  90 ns | PC:         20 | Instr: 122c0004 | ALU Res:         10 | WriteReg: 12 | WriteData:         10 | MemWrite: 0
run
# Time: 100 ns | PC:         24 | Instr: 124c0003 | ALU Res:         30 | WriteReg: 12 | WriteData:         30 | MemWrite: 0
# Time: 110 ns | PC:         28 | Instr: 126c0002 | ALU Res:         31 | WriteReg: 12 | WriteData:         31 | MemWrite: 0
# Time: 120 ns | PC:         32 | Instr: 128c0001 | ALU Res:       1695 | WriteReg: 12 | WriteData:       1695 | MemWrite: 0
#############  Autofindloop Analysis  ###############
#############  Loop found at time 130 ns ###############
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 130 ns.
vsim work.Testbench
# End time: 12:32:27 on Dec 01,2025, Elapsed time: 0:05:45
# Errors: 1, Warnings: 1
# vsim work.Testbench 
# Start time: 12:32:27 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ns ###############
#   Active process: /Testbench/UUT/U_ALU/#IMPLICIT-WIRE(zeroFlag)#159 @ sub-iteration 1
#     Source: /home/anglonchas/Programming/ArquitecturaDeComputadoras/DataPath.v:159
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
vsim work.Testbench
# End time: 12:33:04 on Dec 01,2025, Elapsed time: 0:00:37
# Errors: 14, Warnings: 1
# vsim work.Testbench 
# Start time: 12:33:04 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ns ###############
#   Active process: /Testbench/UUT/U_ALU/#IMPLICIT-WIRE(zeroFlag)#159 @ sub-iteration 1
#     Source: /home/anglonchas/Programming/ArquitecturaDeComputadoras/DataPath.v:159
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
vsim work.Testbench
# End time: 12:36:13 on Dec 01,2025, Elapsed time: 0:03:09
# Errors: 2, Warnings: 1
# vsim work.Testbench 
# Start time: 12:36:13 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
vsim work.Testbench
# End time: 12:36:51 on Dec 01,2025, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
# vsim work.Testbench 
# Start time: 12:36:51 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ns ###############
#   Active process: /Testbench/UUT/U_ALU/#IMPLICIT-WIRE(zeroFlag)#159 @ sub-iteration 1
#     Source: /home/anglonchas/Programming/ArquitecturaDeComputadoras/DataPath.v:159
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
vsim work.Testbench
# End time: 12:38:04 on Dec 01,2025, Elapsed time: 0:01:13
# Errors: 4, Warnings: 1
# vsim work.Testbench 
# Start time: 12:38:04 on Dec 01,2025
# Loading work.Testbench
# Loading work.DataPath
# Loading work.Mux5
# Loading work.pc
# Loading work.PCadder
# Loading work.InstructionMemory
# Loading work.Control
# Loading work.Mux2
# Loading work.registerBank
# Loading work.signExtend
# Loading work.Mux3
# Loading work.AluControl
# Loading work.ALUZeroFlag
# Loading work.shiftLeft2
# Loading work.Mux4
# Loading work.RAM
# Loading work.Mux1
run
# === INICIO DE SIMULACION MIPS SINGLE-CYCLE ===
#############  Autofindloop Analysis  ###############
#############  Loop found at time 0 ns ###############
#   Active process: /Testbench/UUT/U_ALU/#IMPLICIT-WIRE(zeroFlag)#159 @ sub-iteration 1
#     Source: /home/anglonchas/Programming/ArquitecturaDeComputadoras/DataPath.v:159
################# END OF LOOP #################
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
run
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 0 ns.
