# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do barrel_shifter_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/PMLS/Desktop/BarrelShifter {C:/Users/PMLS/Desktop/BarrelShifter/barrel_shifter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:51 on Dec 22,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PMLS/Desktop/BarrelShifter" C:/Users/PMLS/Desktop/BarrelShifter/barrel_shifter.v 
# -- Compiling module barrel_shifter
# 
# Top level modules:
# 	barrel_shifter
# End time: 11:03:51 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/PMLS/Desktop/BarrelShifter {C:/Users/PMLS/Desktop/BarrelShifter/barrel_shifter_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:03:51 on Dec 22,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/PMLS/Desktop/BarrelShifter" C:/Users/PMLS/Desktop/BarrelShifter/barrel_shifter_tb.v 
# -- Compiling module barrel_shifter_tb
# 
# Top level modules:
# 	barrel_shifter_tb
# End time: 11:03:51 on Dec 22,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  barrel_shifter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" barrel_shifter_tb 
# Start time: 11:03:51 on Dec 22,2025
# Loading work.barrel_shifter_tb
# Loading work.barrel_shifter
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# --- Starting Testbench ---
# 
# PASS:
# Inputs: In=00010010000101010011010100100100 | Amt= 1 | Dir=1
# Output: Out=00001001000010101001101010010010
# 
# PASS:
# Inputs: In=10110001111100000101011001100011 | Amt=13 | Dir=1
# Output: Out=00000000000001011000111110000010
# 
# PASS:
# Inputs: In=10110010110000101000010001100101 | Amt=18 | Dir=1
# Output: Out=00000000000000000010110010110000
# 
# PASS:
# Inputs: In=00000110110101111100110100001101 | Amt=22 | Dir=1
# Output: Out=00000000000000000000000000011011
# 
# PASS:
# Inputs: In=01110110110101000101011111101101 | Amt=12 | Dir=1
# Output: Out=00000000000001110110110101000101
# 
# PASS:
# Inputs: In=11100011001101110010010011000110 | Amt= 5 | Dir=0
# Output: Out=01100110111001001001100011000000
# 
# PASS:
# Inputs: In=01110010101011111111011111100101 | Amt=23 | Dir=0
# Output: Out=11110010100000000000000000000000
# 
# PASS:
# Inputs: In=01000111111011001101101110001111 | Amt=18 | Dir=0
# Output: Out=01101110001111000000000000000000
# 
# Done! Total Passed:           8
# ** Note: $stop    : C:/Users/PMLS/Desktop/BarrelShifter/barrel_shifter_tb.v(55)
#    Time: 40 ns  Iteration: 0  Instance: /barrel_shifter_tb
# Break in Module barrel_shifter_tb at C:/Users/PMLS/Desktop/BarrelShifter/barrel_shifter_tb.v line 55
# End time: 11:04:52 on Dec 22,2025, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
