// Seed: 670926159
module module_0 ();
  wor id_1;
  wor id_2 = 1;
  logic [7:0] id_4;
  supply1 id_5 = id_4[1] === 1;
  module_2();
  assign module_0 = id_3;
  wire id_6;
  initial id_1 = 1;
endmodule
module module_1;
  tri1 id_1;
  always @(posedge id_1) id_1 = 1;
  always @(posedge id_1) begin
    id_1 = {id_1, id_1} == id_1;
  end
  module_0();
endmodule
module module_2;
  always @(id_1 or posedge 1 && id_1 == 1'b0) begin
    id_1 <= #1 id_1;
  end
endmodule
