/ Code your testbench here
// or browse Examples
// or browse Examples
`timescale 1ns/1ps
module testdatamem;
  parameter addwidth = 10;
  logic clk;
  logic [addwidth-1:0] add;
  logic [31:0] datain;
  logic str;
  logic reset;
  logic [31:0] dataout;
  data_mem  dm (
    .clk(clk),
    .reset(reset),
    .add(add),
    .datain(datain),
    .str(str),
    .dataout(dataout)
  );
  initial begin
    $dumpvars(0);
    clk=1;
    str= 1;
    reset=0;
    add=12'd1;
    datain=32'd4294967295;
    #10
    str= 1;
    add=12'd31;
    datain=32'd4294967290;
    #10
    reset=1;
    #10
    $finish;
  end
  always #2 clk=~clk;
endmodule
