,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - FLOAT,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - FLOAT,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - FLOAT,Speedup w/ templated loop iteration count (known at compile-time) - FLOAT,Speedup using CPU vectorization - FLOAT,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - DOUBLE,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - DOUBLE,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - DOUBLE,Speedup w/ templated loop iteration count (known at compile-time) - DOUBLE,Speedup using CPU vectorization - DOUBLE,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on smallest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on largest 3 stereo sets - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count templated - HALF,Speedup relative to AMD Rome (48 Cores) on runs w/ disparity count not templated - HALF,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - HALF,Speedup w/ templated loop iteration count (known at compile-time) - HALF,Speedup using CPU vectorization - HALF,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Single-Thread (Orig Imp) speedup relative to AMD Rome (48 Cores) - All Runs,Speedup Over Default OMP Thread Count / CUDA Thread Block Dimensions - All Runs,Speedup w/ templated loop iteration count (known at compile-time) - All Runs,Speedup using half-precision relative to float,Speedup using double-precision relative to float (actually slowdown),
Average Speedup,1.03855,1.37275,1.46839,1.48192,1.42659,1.46948,1.43807,1.42978,1.40271,1.37531,1.37626,1.37509,1.37837,1.37937,0.991988,1.01397,1.10532,1.15811,1.24243,1.29809,1.33897,1.36781,1.37334,1.37892,1.37949,1.38043,1.3737,1.3676,1.37275,1.48192,1.46948,1.15744,1.26572,1.31216,1.3061,1.45264,1.01928,1.19957,1.85814,1.1194,1.51635,1.62341,1.56161,1.45189,1.44429,1.37131,1.35592,1.35422,1.36752,1.37005,1.36347,1.36294,1.36008,1.05172,1.06004,1.14565,1.19052,1.26582,1.31441,1.35347,1.38398,1.38655,1.38778,1.38284,1.37822,1.37077,1.36518,1.51635,1.56161,1.44429,1.41393,1.37858,1.36561,1.2851,1.43505,1.01331,1.27719,1.2601,1.49997,1.56556,1.55851,1.49166,1.41867,1.38002,1.3104,1.28547,1.24865,1.23011,1.20876,1.19144,1.18397,1.17819,0.96272,0.970113,1.09739,1.15775,1.24329,1.3003,1.34241,1.37428,1.37854,1.3826,1.38264,1.3829,1.37594,1.37,1.56556,1.49166,1.38002,1.00865,1.00338,1.03515,1.1582,1.19819,1.02022,1.2133,2.76338,1.03855,1.37275,1.46839,1.48192,1.42659,1.46948,1.43807,1.42978,1.40271,1.37531,1.37626,1.37509,1.37837,1.37937,1.36204,1.39649,1.42244,1.41987,1.39845,1.39885,1.37668,1.37084,1.36953,1.37443,1.37527,1.37203,1.37146,1.36972,1.37421,1.38278,1.38799,1.38496,1.37714,1.37154,1.35786,1.351,1.34027,1.33298,1.32432,1.31624,1.31082,1.30588,0.991988,1.01397,1.10532,1.15811,1.24243,1.29809,1.33897,1.36781,1.37334,1.37892,1.37949,1.38043,1.3737,1.3676,1.34654,1.32916,1.32844,1.32825,1.34082,1.35165,1.36289,1.37356,1.37502,1.37601,1.37431,1.3725,1.36913,1.36639,1.35247,1.33997,1.34036,1.34031,1.34774,1.35473,1.36159,1.36814,1.36935,1.37066,1.37097,1.37134,1.36942,1.36759,1.01761,1.23002,1.20017,0.525333,
Median Speedup,1.03855,1.37275,1.65966,1.59108,1.52251,1.59108,1.52251,1.44713,1.37175,1.31069,1.37175,1.367,1.37175,1.37874,0.991988,1.01397,1.03596,1.16198,1.28801,1.30226,1.3165,1.44311,1.41758,1.42338,1.41758,1.40413,1.39069,1.38795,1.37275,1.59108,1.59108,1.15744,1.27419,1.37399,1.24963,1.39241,0.997791,1.08727,1.77339,1.1194,1.51635,1.83753,1.60687,1.3762,1.39126,1.3762,1.31221,1.34059,1.3584,1.3762,1.3584,1.3565,1.34855,1.05172,1.06004,1.06837,1.19262,1.31687,1.32099,1.32511,1.44123,1.40713,1.403,1.39888,1.36616,1.33344,1.33039,1.51635,1.60687,1.39126,1.41393,1.36794,1.34855,1.34059,1.3762,1.0142,1.09004,1.20364,1.49997,1.56556,1.54439,1.52218,1.49997,1.39555,1.29112,1.23896,1.1868,1.15675,1.1267,1.11883,1.11097,1.10706,0.96272,0.970113,0.977505,1.15816,1.33881,1.34538,1.35195,1.46866,1.41268,1.4159,1.41268,1.39922,1.38577,1.38439,1.56556,1.52218,1.39555,1.00865,0.998105,1.03206,1.09427,1.11097,0.998971,1.06269,3.13548,1.03855,1.37275,1.65966,1.59108,1.52251,1.59108,1.52251,1.44713,1.37175,1.31069,1.37175,1.367,1.37175,1.37874,1.37175,1.37874,1.38573,1.38097,1.3762,1.38097,1.3762,1.37398,1.37175,1.37398,1.3762,1.37398,1.37175,1.367,1.37175,1.37398,1.3762,1.37398,1.37175,1.367,1.36226,1.35938,1.3565,1.34855,1.34059,1.33173,1.32287,1.30701,0.991988,1.01397,1.03596,1.16198,1.28801,1.30226,1.3165,1.44311,1.41758,1.42338,1.41758,1.40413,1.39069,1.38795,1.38521,1.35086,1.31687,1.32099,1.32511,1.35516,1.38521,1.38795,1.39069,1.39478,1.39069,1.38795,1.38521,1.35933,1.33344,1.33039,1.33344,1.33613,1.33881,1.34538,1.35195,1.36858,1.38521,1.38795,1.38521,1.38549,1.38521,1.38411,0.999296,1.08727,1.09901,0.491344,