Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Jul  4 10:28:26 2025
| Host         : shishir-HP-Pavilion-Laptop-15-eg3xxx running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                               Violations  
---------  --------  ----------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert              1           
TIMING-10  Warning   Missing property on synchronizer          1           
XDCH-2     Warning   Same min and max delay values on IO port  20          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.020       -0.020                      1                24820        0.049        0.000                      0                24802        2.000        0.000                       0                  9426  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
ADC_CLK_IN_P        {0.000 4.000}        8.000           125.000         
  adc_clk_125_mmcm  {0.000 4.000}        8.000           125.000         
  adc_clk_mmcm_fb   {0.000 4.000}        8.000           125.000         
  dsp_clk_mmcm      {0.000 4.000}        8.000           125.000         
  dsp_clk_mmcm_fb   {0.000 4.000}        8.000           125.000         
clk_fpga_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ADC_CLK_IN_P                                                                                                                                                          2.000        0.000                       0                     2  
  adc_clk_125_mmcm        2.426        0.000                      0                 2054        0.089        0.000                      0                 2054        2.750        0.000                       0                   364  
  adc_clk_mmcm_fb                                                                                                                                                     6.751        0.000                       0                     2  
  dsp_clk_mmcm           -0.020       -0.020                      1                18812        0.049        0.000                      0                18812        3.020        0.000                       0                  7412  
  dsp_clk_mmcm_fb                                                                                                                                                     6.751        0.000                       0                     2  
clk_fpga_0                2.133        0.000                      0                 3057        0.056        0.000                      0                 3057        4.020        0.000                       0                  1644  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC_CLK_IN_P      adc_clk_125_mmcm        3.766        0.000                      0                   20        0.824        0.000                      0                   20  
dsp_clk_mmcm      adc_clk_125_mmcm        1.896        0.000                      0                  294        0.684        0.000                      0                  285  
adc_clk_125_mmcm  dsp_clk_mmcm            6.777        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  adc_clk_125_mmcm   adc_clk_125_mmcm         5.937        0.000                      0                   38        0.197        0.000                      0                   38  
**async_default**  dsp_clk_mmcm       adc_clk_125_mmcm         3.321        0.000                      0                   26        0.447        0.000                      0                   26  
**async_default**  clk_fpga_0         clk_fpga_0               2.233        0.000                      0                  746        0.428        0.000                      0                  746  
**async_default**  dsp_clk_mmcm       dsp_clk_mmcm             5.386        0.000                      0                   49        0.367        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ADC_CLK_IN_P
  To Clock:  ADC_CLK_IN_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC_CLK_IN_P
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ADC_CLK_IN_P[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_125_mmcm
  To Clock:  adc_clk_125_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        2.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.518ns (10.134%)  route 4.593ns (89.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.662     6.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     6.538 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=322, routed)         4.593    11.131    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/ADDRD5
    SLICE_X28Y28         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.490    13.405    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/WCLK
    SLICE_X28Y28         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMA/CLK
                         clock pessimism              0.457    13.863    
                         clock uncertainty           -0.069    13.794    
    SLICE_X28Y28         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    13.558    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.518ns (10.134%)  route 4.593ns (89.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.662     6.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     6.538 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=322, routed)         4.593    11.131    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/ADDRD5
    SLICE_X28Y28         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.490    13.405    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/WCLK
    SLICE_X28Y28         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMB/CLK
                         clock pessimism              0.457    13.863    
                         clock uncertainty           -0.069    13.794    
    SLICE_X28Y28         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    13.558    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.518ns (10.134%)  route 4.593ns (89.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.662     6.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     6.538 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=322, routed)         4.593    11.131    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/ADDRD5
    SLICE_X28Y28         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.490    13.405    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/WCLK
    SLICE_X28Y28         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMC/CLK
                         clock pessimism              0.457    13.863    
                         clock uncertainty           -0.069    13.794    
    SLICE_X28Y28         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    13.558    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.426ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 0.518ns (10.134%)  route 4.593ns (89.866%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.405ns = ( 13.405 - 8.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.662     6.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     6.538 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=322, routed)         4.593    11.131    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/ADDRD5
    SLICE_X28Y28         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.490    13.405    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/WCLK
    SLICE_X28Y28         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMD/CLK
                         clock pessimism              0.457    13.863    
                         clock uncertainty           -0.069    13.794    
    SLICE_X28Y28         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    13.558    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         13.558    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  2.426    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.518ns (10.439%)  route 4.444ns (89.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.662     6.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     6.538 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=322, routed)         4.444    10.982    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/ADDRD5
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.488    13.403    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMA/CLK
                         clock pessimism              0.457    13.861    
                         clock uncertainty           -0.069    13.792    
    SLICE_X30Y27         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    13.556    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMA
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.518ns (10.439%)  route 4.444ns (89.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.662     6.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     6.538 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=322, routed)         4.444    10.982    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/ADDRD5
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.488    13.403    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMB/CLK
                         clock pessimism              0.457    13.861    
                         clock uncertainty           -0.069    13.792    
    SLICE_X30Y27         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    13.556    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMB
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.518ns (10.439%)  route 4.444ns (89.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.662     6.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     6.538 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=322, routed)         4.444    10.982    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/ADDRD5
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.488    13.403    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMC/CLK
                         clock pessimism              0.457    13.861    
                         clock uncertainty           -0.069    13.792    
    SLICE_X30Y27         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    13.556    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMC
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.573ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 0.518ns (10.439%)  route 4.444ns (89.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 13.403 - 8.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.662     6.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     6.538 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=322, routed)         4.444    10.982    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/ADDRD5
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.488    13.403    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/WCLK
    SLICE_X30Y27         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMD/CLK
                         clock pessimism              0.457    13.861    
                         clock uncertainty           -0.069    13.792    
    SLICE_X30Y27         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    13.556    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_6_8/RAMD
  -------------------------------------------------------------------
                         required time                         13.556    
                         arrival time                         -10.982    
  -------------------------------------------------------------------
                         slack                                  2.573    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 0.518ns (11.163%)  route 4.122ns (88.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 13.409 - 8.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.662     6.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     6.538 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=322, routed)         4.122    10.661    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/ADDRD5
    SLICE_X28Y32         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.494    13.409    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/WCLK
    SLICE_X28Y32         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMA/CLK
                         clock pessimism              0.457    13.867    
                         clock uncertainty           -0.069    13.798    
    SLICE_X28Y32         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    13.562    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         13.562    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 0.518ns (11.163%)  route 4.122ns (88.837%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.409ns = ( 13.409 - 8.000 ) 
    Source Clock Delay      (SCD):    6.020ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.662     6.020    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y28         FDCE (Prop_fdce_C_Q)         0.518     6.538 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/Q
                         net (fo=322, routed)         4.122    10.661    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/ADDRD5
    SLICE_X28Y32         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.494    13.409    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/WCLK
    SLICE_X28Y32         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMB/CLK
                         clock pessimism              0.457    13.867    
                         clock uncertainty           -0.069    13.798    
    SLICE_X28Y32         RAMD64E (Setup_ramd64e_CLK_WADR5)
                                                     -0.236    13.562    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_448_511_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         13.562    
                         arrival time                         -10.661    
  -------------------------------------------------------------------
                         slack                                  2.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.553%)  route 0.127ns (47.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.557     1.830    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.971 r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/Q
                         net (fo=8, routed)           0.127     2.098    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11/DIA
    SLICE_X32Y20         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.822     2.382    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11/WCLK
    SLICE_X32Y20         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11/RAMA/CLK
                         clock pessimism             -0.520     1.862    
    SLICE_X32Y20         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.009    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.435%)  route 0.418ns (76.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.556     1.829    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDCE (Prop_fdce_C_Q)         0.128     1.957 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         0.418     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/ADDRD2
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/CLK
                         clock pessimism             -0.291     2.084    
    SLICE_X24Y23         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201     2.285    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.435%)  route 0.418ns (76.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.556     1.829    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDCE (Prop_fdce_C_Q)         0.128     1.957 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         0.418     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/ADDRD2
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB/CLK
                         clock pessimism             -0.291     2.084    
    SLICE_X24Y23         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201     2.285    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.435%)  route 0.418ns (76.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.556     1.829    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDCE (Prop_fdce_C_Q)         0.128     1.957 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         0.418     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/ADDRD2
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC/CLK
                         clock pessimism             -0.291     2.084    
    SLICE_X24Y23         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201     2.285    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD/WADR2
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.128ns (23.435%)  route 0.418ns (76.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.254ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.556     1.829    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y29         FDCE (Prop_fdce_C_Q)         0.128     1.957 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=322, routed)         0.418     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/ADDRD2
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD/CLK
                         clock pessimism             -0.291     2.084    
    SLICE_X24Y23         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.201     2.285    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.256%)  route 0.140ns (49.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.828ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     1.828    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDCE (Prop_fdce_C_Q)         0.141     1.969 r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/Q
                         net (fo=8, routed)           0.140     2.109    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_0_2/DIA
    SLICE_X32Y28         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_0_2/WCLK
    SLICE_X32Y28         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_0_2/RAMA/CLK
                         clock pessimism             -0.520     1.861    
    SLICE_X32Y28         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     2.008    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.712%)  route 0.122ns (46.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.557     1.830    test_spec_red_pitaya_adc/CLK
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y19         FDCE (Prop_fdce_C_Q)         0.141     1.971 r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/Q
                         net (fo=8, routed)           0.122     2.093    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/DIA
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.823     2.383    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/WCLK
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/CLK
                         clock pessimism             -0.539     1.844    
    SLICE_X28Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.991    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.093    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.407%)  route 0.419ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDCE (Prop_fdce_C_Q)         0.128     1.954 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=322, routed)         0.419     2.373    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/ADDRD3
    SLICE_X24Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/WCLK
    SLICE_X24Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMA/CLK
                         clock pessimism             -0.291     2.084    
    SLICE_X24Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187     2.271    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.407%)  route 0.419ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDCE (Prop_fdce_C_Q)         0.128     1.954 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=322, routed)         0.419     2.373    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/ADDRD3
    SLICE_X24Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/WCLK
    SLICE_X24Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMB/CLK
                         clock pessimism             -0.291     2.084    
    SLICE_X24Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187     2.271    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.407%)  route 0.419ns (76.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y29         FDCE (Prop_fdce_C_Q)         0.128     1.954 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=322, routed)         0.419     2.373    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/ADDRD3
    SLICE_X24Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/WCLK
    SLICE_X24Y26         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMC/CLK
                         clock pessimism             -0.291     2.084    
    SLICE_X24Y26         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.187     2.271    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_256_319_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.271    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_125_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   red_pitaya_infr_inst/bufg_sysclk[5]/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X35Y28     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X35Y28     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X35Y29     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y29     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y29     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X33Y29     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X35Y28     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X31Y28     test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X20Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X20Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X32Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X20Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X20Y26     test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_63_15_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_mmcm_fb
  To Clock:  adc_clk_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_mmcm_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dsp_clk_mmcm
  To Clock:  dsp_clk_mmcm

Setup :            1  Failing Endpoint ,  Worst Slack       -0.020ns,  Total Violation       -0.020ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.020ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 6.033ns (76.783%)  route 1.824ns (23.217%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 13.292 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.646     5.895    test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     6.413 r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.729     7.142    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    10.983 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.086    12.069    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X19Y70         LUT2 (Prop_lut2_I1_O)        0.124    12.193 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.193    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.725 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.725    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.839    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.953    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    13.190    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.304    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.418    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.752 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.752    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p1[29]
    SLICE_X19Y77         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.476    13.292    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y77         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.739    
                         clock uncertainty           -0.069    13.670    
    SLICE_X19Y77         FDRE (Setup_fdre_C_D)        0.062    13.732    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                         -13.752    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (MET) :             0.075ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.762ns  (logic 5.938ns (76.499%)  route 1.824ns (23.501%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 13.292 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.646     5.895    test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     6.413 r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.729     7.142    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    10.983 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.086    12.069    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X19Y70         LUT2 (Prop_lut2_I1_O)        0.124    12.193 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.193    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.725 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.725    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.839    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.953    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    13.190    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.304    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.418    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.657 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    13.657    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p1[30]
    SLICE_X19Y77         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.476    13.292    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y77         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.739    
                         clock uncertainty           -0.069    13.670    
    SLICE_X19Y77         FDRE (Setup_fdre_C_D)        0.062    13.732    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[30].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                         -13.657    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.091ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.746ns  (logic 5.922ns (76.450%)  route 1.824ns (23.550%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 13.292 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.646     5.895    test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     6.413 r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.729     7.142    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    10.983 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.086    12.069    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X19Y70         LUT2 (Prop_lut2_I1_O)        0.124    12.193 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.193    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.725 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.725    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.839    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.953    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    13.190    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.304    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.418 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.418    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.641 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    13.641    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p1[28]
    SLICE_X19Y77         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.476    13.292    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y77         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.739    
                         clock uncertainty           -0.069    13.670    
    SLICE_X19Y77         FDRE (Setup_fdre_C_D)        0.062    13.732    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[28].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.732    
                         arrival time                         -13.641    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.743ns  (logic 5.919ns (76.441%)  route 1.824ns (23.559%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 13.291 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.646     5.895    test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     6.413 r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.729     7.142    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    10.983 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.086    12.069    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X19Y70         LUT2 (Prop_lut2_I1_O)        0.124    12.193 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.193    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.725 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.725    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.839    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.953    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    13.190    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.304    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.638 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.638    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p1[25]
    SLICE_X19Y76         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.475    13.291    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y76         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.738    
                         clock uncertainty           -0.069    13.669    
    SLICE_X19Y76         FDRE (Setup_fdre_C_D)        0.062    13.731    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[25].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.114ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.722ns  (logic 5.898ns (76.377%)  route 1.824ns (23.623%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 13.291 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.646     5.895    test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     6.413 r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.729     7.142    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    10.983 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.086    12.069    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X19Y70         LUT2 (Prop_lut2_I1_O)        0.124    12.193 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.193    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.725 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.725    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.839    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.953    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    13.190    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.304    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.617 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    13.617    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p1[27]
    SLICE_X19Y76         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.475    13.291    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y76         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.738    
                         clock uncertainty           -0.069    13.669    
    SLICE_X19Y76         FDRE (Setup_fdre_C_D)        0.062    13.731    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[27].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                         -13.617    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.165ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.849ns  (logic 6.155ns (78.418%)  route 1.694ns (21.582%))
  Logic Levels:           10  (CARRY4=8 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 13.292 - 8.000 ) 
    Source Clock Delay      (SCD):    5.899ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.650     5.899    test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y70         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y70         FDRE (Prop_fdre_C_Q)         0.478     6.377 r  test_spec_ip_inst/inst/test_spec_struct/convert/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.902     7.279    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_A[20]_P[0])
                                                      4.015    11.294 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           0.792    12.086    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X32Y65         LUT2 (Prop_lut2_I1_O)        0.124    12.210 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.210    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X32Y65         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.723 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.723    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X32Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.840 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.840    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X32Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.957 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.957    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X32Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.074 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.074    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.191 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.191    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X32Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.308 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.308    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X32Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.425 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.425    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X32Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.748 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.748    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p0[29]
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.476    13.292    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp/C
                         clock pessimism              0.581    13.873    
                         clock uncertainty           -0.069    13.804    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)        0.109    13.913    test_spec_ip_inst/inst/test_spec_struct/pipeline2/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[29].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.913    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 5.824ns (76.149%)  route 1.824ns (23.851%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 13.291 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.646     5.895    test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     6.413 r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.729     7.142    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    10.983 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.086    12.069    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X19Y70         LUT2 (Prop_lut2_I1_O)        0.124    12.193 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.193    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.725 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.725    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.839    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.953    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    13.190    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.304    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.543 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    13.543    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p1[26]
    SLICE_X19Y76         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.475    13.291    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y76         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.738    
                         clock uncertainty           -0.069    13.669    
    SLICE_X19Y76         FDRE (Setup_fdre_C_D)        0.062    13.731    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[26].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 5.808ns (76.099%)  route 1.824ns (23.901%))
  Logic Levels:           9  (CARRY4=7 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.291ns = ( 13.291 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.646     5.895    test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     6.413 r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.729     7.142    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    10.983 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.086    12.069    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X19Y70         LUT2 (Prop_lut2_I1_O)        0.124    12.193 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.193    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.725 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.725    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.839    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.953    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    13.190    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.304 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.304    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.527 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    13.527    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p1[24]
    SLICE_X19Y76         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.475    13.291    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y76         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.738    
                         clock uncertainty           -0.069    13.669    
    SLICE_X19Y76         FDRE (Setup_fdre_C_D)        0.062    13.731    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[24].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.731    
                         arrival time                         -13.527    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.629ns  (logic 5.805ns (76.089%)  route 1.824ns (23.911%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 13.289 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.646     5.895    test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     6.413 r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.729     7.142    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    10.983 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.086    12.069    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X19Y70         LUT2 (Prop_lut2_I1_O)        0.124    12.193 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.193    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.725 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.725    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.839    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.953    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    13.190    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.524 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.524    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p1[21]
    SLICE_X19Y75         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.473    13.289    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y75         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.736    
                         clock uncertainty           -0.069    13.667    
    SLICE_X19Y75         FDRE (Setup_fdre_C_D)        0.062    13.729    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[21].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                         -13.524    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        7.608ns  (logic 5.784ns (76.023%)  route 1.824ns (23.977%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.289ns = ( 13.289 - 8.000 ) 
    Source Clock Delay      (SCD):    5.895ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.646     5.895    test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X32Y72         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y72         FDRE (Prop_fdre_C_Q)         0.518     6.413 r  test_spec_ip_inst/inst/test_spec_struct/convert3/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/Q
                         net (fo=20, routed)          0.729     7.142    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/B[14]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_A[17]_P[0])
                                                      3.841    10.983 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/mult/comp0.core_instance0/U0/i_mult/gDSP.gDSP_only.iDSP/multOp/P[0]
                         net (fo=2, routed)           1.086    12.069    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/A[0]
    SLICE_X19Y70         LUT2 (Prop_lut2_I1_O)        0.124    12.193 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carryxor0_i_1/O
                         net (fo=1, routed)           0.000    12.193    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/S_0
    SLICE_X19Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.725 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.725    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X19Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.839 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.839    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X19Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.953 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.953    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X19Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.067 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    13.067    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X19Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.181 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.009    13.190    test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.503 r  test_spec_ip_inst/inst/test_spec_struct/power_calc/power_out1/addsub/comp0.core_instance0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    13.503    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/p1[23]
    SLICE_X19Y75         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.473    13.289    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y75         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/C
                         clock pessimism              0.447    13.736    
                         clock uncertainty           -0.069    13.667    
    SLICE_X19Y75         FDRE (Setup_fdre_C_D)        0.062    13.729    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         13.729    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  0.226    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/FifoRdEnD1_reg/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.143%)  route 0.239ns (62.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.342ns
    Source Clock Delay      (SCD):    1.795ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.554     1.795    test_spec_red_pitaya_adc/out
    SLICE_X19Y29         FDRE                                         r  test_spec_red_pitaya_adc/FifoRdEnD1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     1.936 r  test_spec_red_pitaya_adc/FifoRdEnD1_reg/Q
                         net (fo=34, routed)          0.239     2.175    test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/add_gen/delay6/D[0]
    SLICE_X23Y31         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.819     2.342    test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/add_gen/delay6/clk
    SLICE_X23Y31         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/C
                         clock pessimism             -0.286     2.056    
    SLICE_X23Y31         FDRE (Hold_fdre_C_D)         0.070     2.126    test_spec_ip_inst/inst/test_spec_struct/adc_voltage_snap/ss/add_gen/delay6/op_mem_20_24_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.128ns (34.423%)  route 0.244ns (65.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.559     1.800    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X29Y14         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y14         FDRE (Prop_fdre_C_Q)         0.128     1.928 r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.244     2.172    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/dina[7]
    RAMB18_X1Y4          RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.871     2.394    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/lopt
    RAMB18_X1Y4          RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.515     1.880    
    RAMB18_X1Y4          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     2.123    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.128ns (34.696%)  route 0.241ns (65.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.562     1.803    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X11Y61         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_fdre_C_Q)         0.128     1.931 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[9]/Q
                         net (fo=1, routed)           0.241     2.172    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[23]
    RAMB18_X0Y24         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.873     2.396    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/lopt
    RAMB18_X0Y24         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.516     1.881    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.242     2.123    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.478%)  route 0.243ns (65.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.562     1.803    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X11Y60         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y60         FDRE (Prop_fdre_C_Q)         0.128     1.931 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[11]/Q
                         net (fo=1, routed)           0.243     2.175    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[25]
    RAMB18_X0Y24         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.873     2.396    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/lopt
    RAMB18_X0Y24         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.516     1.881    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[7])
                                                      0.243     2.124    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.539%)  route 0.243ns (65.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.563     1.804    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/aclk
    SLICE_X11Y59         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.128     1.932 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_re/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[7]/Q
                         net (fo=1, routed)           0.243     2.175    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/dina[21]
    RAMB18_X0Y24         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.873     2.396    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/lopt
    RAMB18_X0Y24         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.516     1.881    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[3])
                                                      0.243     2.124    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.175    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/pipeline15/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.234%)  route 0.238ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.792ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.551     1.792    test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X19Y71         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y71         FDRE (Prop_fdre_C_Q)         0.141     1.933 r  test_spec_ip_inst/inst/test_spec_struct/pipeline10/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.238     2.171    test_spec_ip_inst/inst/test_spec_struct/pipeline15/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[6]
    SLICE_X24Y66         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline15/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.820     2.343    test_spec_ip_inst/inst/test_spec_struct/pipeline15/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X24Y66         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/pipeline15/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                         clock pessimism             -0.286     2.057    
    SLICE_X24Y66         FDRE (Hold_fdre_C_D)         0.063     2.120    test_spec_ip_inst/inst/test_spec_struct/pipeline15/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_bf2_fwd_inv.bf2_fwd_inv_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.delay_fwdinv/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.069%)  route 0.188ns (55.931%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.347ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.557     1.798    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_bf2_fwd_inv.bf2_fwd_inv_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X20Y12         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_bf2_fwd_inv.bf2_fwd_inv_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y12         FDRE (Prop_fdre_C_Q)         0.148     1.946 r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_bf2_fwd_inv.bf2_fwd_inv_delay/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[5][0]/Q
                         net (fo=1, routed)           0.188     2.134    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.delay_fwdinv/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/d[0]
    SLICE_X22Y12         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.delay_fwdinv/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.824     2.347    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.delay_fwdinv/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/clk
    SLICE_X22Y12         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.delay_fwdinv/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[0][0]/C
                         clock pessimism             -0.286     2.061    
    SLICE_X22Y12         FDRE (Hold_fdre_C_D)         0.022     2.083    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/dsp48_twoscomp.delay_fwdinv/no_sclr_lut.real_shift_ram.use_baseblock.not_use_hlutnm_srls.i_shift_ram/i_bb_inst/f0.srl_sig_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.134    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[16].i_fdre1/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.787%)  route 0.259ns (61.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.390ns
    Source Clock Delay      (SCD):    1.803ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.562     1.803    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/aclk
    SLICE_X8Y36          FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[16].i_fdre1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.164     1.967 r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.pe_out_reg/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[16].i_fdre1/Q
                         net (fo=1, routed)           0.259     2.226    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/dina[33]
    RAMB18_X0Y12         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.867     2.390    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/lopt
    RAMB18_X0Y12         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
                         clock pessimism             -0.515     1.876    
    RAMB18_X0Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.296     2.172    test_spec_ip_inst/inst/test_spec_struct/fft1/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512
  -------------------------------------------------------------------
                         required time                         -2.172    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.048%)  route 0.159ns (52.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    1.800ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.559     1.800    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X35Y36         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDRE (Prop_fdre_C_Q)         0.141     1.941 r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg/Q
                         net (fo=2, routed)           0.159     2.100    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg_0[5]
    RAMB18_X2Y14         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.872     2.395    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/lopt
    RAMB18_X2Y14         RAMB18E1                                     r  test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg/CLKARDCLK
                         clock pessimism             -0.535     1.861    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.044    test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw0.twgen0/sin_pre_read_reg
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/accum1_snap/ss/dat_del/op_mem_20_24_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.128ns (34.032%)  route 0.248ns (65.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.564     1.805    test_spec_ip_inst/inst/test_spec_struct/accum1_snap/ss/dat_del/clk
    SLICE_X29Y47         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/accum1_snap/ss/dat_del/op_mem_20_24_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y47         FDRE (Prop_fdre_C_Q)         0.128     1.933 r  test_spec_ip_inst/inst/test_spec_struct/accum1_snap/ss/dat_del/op_mem_20_24_reg[0][2]/Q
                         net (fo=1, routed)           0.248     2.181    axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3_1[2]
    RAMB36_X1Y9          RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.874     2.397    axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/lopt
    RAMB36_X1Y9          RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKARDCLK
                         clock pessimism             -0.515     1.883    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.242     2.125    axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0
  -------------------------------------------------------------------
                         required time                         -2.125    
                         arrival time                           2.181    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dsp_clk_mmcm
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y30     test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X0Y30     test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y20     test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc1/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y20     test_spec_ip_inst/inst/test_spec_struct/simple_bram_vacc1/delay_bram/single_port_ram/xpm_memory_spram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y10     axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y11     axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y10     axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y11     axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y9      axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y8      axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y19     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y19     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y31     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y31     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y19     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y19     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/config_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y31     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y31     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X28Y30     test_spec_ip_inst/inst/test_spec_struct/fft/xltest_spec_xfft_v9_1_i0_9b2dece57ee61ac8362d8aa5c105b38d_inst/test_spec_xfft_v9_1_i0_instance/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.data_in_fifo_pt1/fifo0/fifo_1_reg[15][3]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dsp_clk_mmcm_fb
  To Clock:  dsp_clk_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dsp_clk_mmcm_fb
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.133ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.772ns  (logic 2.642ns (33.992%)  route 5.130ns (66.008%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.681     2.989    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X6Y45          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/Q
                         net (fo=47, routed)          1.307     4.814    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[3]
    SLICE_X14Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.938 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=36, routed)          0.540     5.478    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_S_O)       0.276     5.754 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.074     6.828    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.299     7.127 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.530     7.657    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.124     7.781 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.875     8.656    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.124     8.780 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     8.780    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.178 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.178    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.292    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.626 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.804    10.430    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.331    10.761 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.761    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X3Y44          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.551    12.743    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y44          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.075    12.895    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.895    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 test_spec_acc_cnt/sBusValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/sBus_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.580ns (8.054%)  route 6.621ns (91.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.672     2.980    test_spec_acc_cnt/CLK
    SLICE_X29Y40         FDCE                                         r  test_spec_acc_cnt/sBusValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  test_spec_acc_cnt/sBusValid_reg/Q
                         net (fo=1, routed)           0.656     4.092    test_spec_acc_cnt/sys_block_counter_cdc_inst/sBusValid
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  test_spec_acc_cnt/sBus[31]_i_1/O
                         net (fo=233, routed)         5.965    10.181    test_spec_acc_cnt/E[0]
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.541    12.733    test_spec_acc_cnt/CLK
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[13]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y56          FDRE (Setup_fdre_C_CE)      -0.205    12.490    test_spec_acc_cnt/sBus_reg[13]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 test_spec_acc_cnt/sBusValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/sBus_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.580ns (8.054%)  route 6.621ns (91.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.672     2.980    test_spec_acc_cnt/CLK
    SLICE_X29Y40         FDCE                                         r  test_spec_acc_cnt/sBusValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  test_spec_acc_cnt/sBusValid_reg/Q
                         net (fo=1, routed)           0.656     4.092    test_spec_acc_cnt/sys_block_counter_cdc_inst/sBusValid
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  test_spec_acc_cnt/sBus[31]_i_1/O
                         net (fo=233, routed)         5.965    10.181    test_spec_acc_cnt/E[0]
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.541    12.733    test_spec_acc_cnt/CLK
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[16]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y56          FDRE (Setup_fdre_C_CE)      -0.205    12.490    test_spec_acc_cnt/sBus_reg[16]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 test_spec_acc_cnt/sBusValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/sBus_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.580ns (8.054%)  route 6.621ns (91.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.672     2.980    test_spec_acc_cnt/CLK
    SLICE_X29Y40         FDCE                                         r  test_spec_acc_cnt/sBusValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  test_spec_acc_cnt/sBusValid_reg/Q
                         net (fo=1, routed)           0.656     4.092    test_spec_acc_cnt/sys_block_counter_cdc_inst/sBusValid
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  test_spec_acc_cnt/sBus[31]_i_1/O
                         net (fo=233, routed)         5.965    10.181    test_spec_acc_cnt/E[0]
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.541    12.733    test_spec_acc_cnt/CLK
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[17]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y56          FDRE (Setup_fdre_C_CE)      -0.205    12.490    test_spec_acc_cnt/sBus_reg[17]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 test_spec_acc_cnt/sBusValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/sBus_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.580ns (8.054%)  route 6.621ns (91.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.672     2.980    test_spec_acc_cnt/CLK
    SLICE_X29Y40         FDCE                                         r  test_spec_acc_cnt/sBusValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  test_spec_acc_cnt/sBusValid_reg/Q
                         net (fo=1, routed)           0.656     4.092    test_spec_acc_cnt/sys_block_counter_cdc_inst/sBusValid
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  test_spec_acc_cnt/sBus[31]_i_1/O
                         net (fo=233, routed)         5.965    10.181    test_spec_acc_cnt/E[0]
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.541    12.733    test_spec_acc_cnt/CLK
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[19]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y56          FDRE (Setup_fdre_C_CE)      -0.205    12.490    test_spec_acc_cnt/sBus_reg[19]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 test_spec_acc_cnt/sBusValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/sBus_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.580ns (8.054%)  route 6.621ns (91.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.672     2.980    test_spec_acc_cnt/CLK
    SLICE_X29Y40         FDCE                                         r  test_spec_acc_cnt/sBusValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  test_spec_acc_cnt/sBusValid_reg/Q
                         net (fo=1, routed)           0.656     4.092    test_spec_acc_cnt/sys_block_counter_cdc_inst/sBusValid
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  test_spec_acc_cnt/sBus[31]_i_1/O
                         net (fo=233, routed)         5.965    10.181    test_spec_acc_cnt/E[0]
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.541    12.733    test_spec_acc_cnt/CLK
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[20]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y56          FDRE (Setup_fdre_C_CE)      -0.205    12.490    test_spec_acc_cnt/sBus_reg[20]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 test_spec_acc_cnt/sBusValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/sBus_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.580ns (8.054%)  route 6.621ns (91.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.672     2.980    test_spec_acc_cnt/CLK
    SLICE_X29Y40         FDCE                                         r  test_spec_acc_cnt/sBusValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  test_spec_acc_cnt/sBusValid_reg/Q
                         net (fo=1, routed)           0.656     4.092    test_spec_acc_cnt/sys_block_counter_cdc_inst/sBusValid
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  test_spec_acc_cnt/sBus[31]_i_1/O
                         net (fo=233, routed)         5.965    10.181    test_spec_acc_cnt/E[0]
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.541    12.733    test_spec_acc_cnt/CLK
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[21]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y56          FDRE (Setup_fdre_C_CE)      -0.205    12.490    test_spec_acc_cnt/sBus_reg[21]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.308ns  (required time - arrival time)
  Source:                 test_spec_acc_cnt/sBusValid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/sBus_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.201ns  (logic 0.580ns (8.054%)  route 6.621ns (91.946%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.672     2.980    test_spec_acc_cnt/CLK
    SLICE_X29Y40         FDCE                                         r  test_spec_acc_cnt/sBusValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.456     3.436 r  test_spec_acc_cnt/sBusValid_reg/Q
                         net (fo=1, routed)           0.656     4.092    test_spec_acc_cnt/sys_block_counter_cdc_inst/sBusValid
    SLICE_X29Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.216 r  test_spec_acc_cnt/sBus[31]_i_1/O
                         net (fo=233, routed)         5.965    10.181    test_spec_acc_cnt/E[0]
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.541    12.733    test_spec_acc_cnt/CLK
    SLICE_X5Y56          FDRE                                         r  test_spec_acc_cnt/sBus_reg[23]/C
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X5Y56          FDRE (Setup_fdre_C_CE)      -0.205    12.490    test_spec_acc_cnt/sBus_reg[23]
  -------------------------------------------------------------------
                         required time                         12.490    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.308    

Slack (MET) :             2.360ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.545ns  (logic 2.507ns (33.227%)  route 5.038ns (66.773%))
  Logic Levels:           8  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.681     2.989    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X6Y45          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/Q
                         net (fo=47, routed)          1.307     4.814    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[3]
    SLICE_X14Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.938 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=36, routed)          0.540     5.478    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_S_O)       0.276     5.754 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.074     6.828    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.299     7.127 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.530     7.657    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.124     7.781 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.875     8.656    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.124     8.780 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     8.780    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.178 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.178    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.491 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.712    10.203    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X5Y42          LUT3 (Prop_lut3_I0_O)        0.331    10.534 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.534    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X5Y42          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.550    12.742    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X5Y42          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.230    12.973    
                         clock uncertainty           -0.154    12.819    
    SLICE_X5Y42          FDRE (Setup_fdre_C_D)        0.075    12.894    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.894    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                  2.360    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.501ns  (logic 2.596ns (34.608%)  route 4.905ns (65.392%))
  Logic Levels:           9  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 12.743 - 10.000 ) 
    Source Clock Delay      (SCD):    2.989ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.681     2.989    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/axil_clk
    SLICE_X6Y45          FDCE                                         r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.518     3.507 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/slave_hit_r_reg[3]/Q
                         net (fo=47, routed)          1.307     4.814    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/Q[3]
    SLICE_X14Y40         LUT3 (Prop_lut3_I2_O)        0.124     4.938 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36/O
                         net (fo=36, routed)          0.540     5.478    axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_36_n_0
    SLICE_X14Y43         MUXF7 (Prop_muxf7_S_O)       0.276     5.754 r  axi4lite_interconnect/axi4lite_axi4lite_ic_inst/red_pitaya_bd_inst_i_1/O
                         net (fo=18, routed)          1.074     6.828    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X3Y48          LUT6 (Prop_lut6_I0_O)        0.299     7.127 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.530     7.657    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X2Y48          LUT3 (Prop_lut3_I2_O)        0.124     7.781 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.875     8.656    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X2Y41          LUT4 (Prop_lut4_I3_O)        0.124     8.780 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_8/O
                         net (fo=1, routed)           0.000     8.780    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][2]
    SLICE_X2Y41          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.178 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.178    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.292 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.292    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X2Y43          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.605 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.579    10.184    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X3Y44          LUT3 (Prop_lut3_I0_O)        0.306    10.490 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000    10.490    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X3Y44          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.551    12.743    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y44          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.230    12.974    
                         clock uncertainty           -0.154    12.820    
    SLICE_X3Y44          FDRE (Setup_fdre_C_D)        0.031    12.851    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                         -10.490    
  -------------------------------------------------------------------
                         slack                                  2.361    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.597%)  route 0.231ns (55.403%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.231     1.295    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[2]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.340 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.340    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[2]_i_1__1_n_0
    SLICE_X1Y49          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.852     1.222    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.091     1.284    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 test_spec_fft_sync_inc1/sBus_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.844%)  route 0.210ns (62.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.559     0.900    test_spec_fft_sync_inc1/axil_clk
    SLICE_X23Y50         FDRE                                         r  test_spec_fft_sync_inc1/sBus_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y50         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  test_spec_fft_sync_inc1/sBus_reg[9]/Q
                         net (fo=1, routed)           0.210     1.238    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][31]_0[9]
    SLICE_X21Y51         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.830     1.200    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X21Y51         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][9]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y51         FDCE (Hold_fdce_C_D)         0.013     1.179    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][9]
  -------------------------------------------------------------------
                         required time                         -1.179    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 test_spec_sync_cnt/sBus_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.593%)  route 0.212ns (62.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.559     0.900    test_spec_sync_cnt/axil_clk
    SLICE_X21Y52         FDRE                                         r  test_spec_sync_cnt/sBus_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y52         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  test_spec_sync_cnt/sBus_reg[12]/Q
                         net (fo=1, routed)           0.212     1.240    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][31]_0[12]
    SLICE_X22Y52         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.828     1.198    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X22Y52         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][12]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X22Y52         FDCE (Hold_fdce_C_D)         0.017     1.181    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[sync_cnt][12]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.937%)  route 0.193ns (60.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.193     1.243    red_pitaya_bd_inst/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.893     1.263    red_pitaya_bd_inst/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.053     1.181    red_pitaya_bd_inst/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.128ns (25.394%)  route 0.376ns (74.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.566     0.907    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X9Y44          FDRE                                         r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.128     1.035 r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][9]/Q
                         net (fo=4, routed)           0.376     1.411    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0_0[7]
    RAMB36_X0Y10         RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.876     1.246    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X0Y10         RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.029     1.217    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.130     1.347    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.743%)  route 0.194ns (60.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.128     1.051 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.194     1.245    red_pitaya_bd_inst/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.893     1.263    red_pitaya_bd_inst/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                     -0.053     1.181    red_pitaya_bd_inst/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.267%)  route 0.237ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.237     1.301    red_pitaya_bd_inst/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.893     1.263    red_pitaya_bd_inst/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    red_pitaya_bd_inst/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.150%)  route 0.245ns (56.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.584     0.925    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X3Y50          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 f  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.245     1.311    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X2Y49          LUT6 (Prop_lut6_I2_O)        0.045     1.356 r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.356    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_n_0
    SLICE_X2Y49          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.854     1.224    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X2Y49          FDRE                                         r  red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     1.287    red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 test_spec_fft_sync_inc1/sBus_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.611%)  route 0.231ns (64.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.560     0.901    test_spec_fft_sync_inc1/axil_clk
    SLICE_X21Y46         FDRE                                         r  test_spec_fft_sync_inc1/sBus_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y46         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  test_spec_fft_sync_inc1/sBus_reg[7]/Q
                         net (fo=1, routed)           0.231     1.260    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][31]_0[7]
    SLICE_X22Y47         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.829     1.199    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X22Y47         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][7]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X22Y47         FDCE (Hold_fdce_C_D)         0.023     1.188    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[fft_sync_inc1][7]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.164ns (28.754%)  route 0.406ns (71.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.566     0.907    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X10Y45         FDRE                                         r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y45         FDRE (Prop_fdre_C_Q)         0.164     1.071 r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[addr][2]/Q
                         net (fo=4, routed)           0.406     1.477    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0_0[0]
    RAMB36_X0Y10         RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.876     1.246    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/axil_clk
    RAMB36_X0Y10         RAMB36E1                                     r  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/CLKBWRCLK
                         clock pessimism             -0.029     1.217    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     1.400    axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y10  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11  axi4lite_interconnect/axi4lite_accum0_snap_ss_bram_inst/ipb_accum0_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y9   axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y8   axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   axi4lite_interconnect/axi4lite_accum1_snap_ss_bram_inst/ipb_accum1_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y3   axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/ipb_accumdat_snap_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y40   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X6Y41   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42   red_pitaya_bd_inst/axi_protocol_convert_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ADC_CLK_IN_P
  To Clock:  adc_clk_125_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[0]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.542ns (21.575%)  route 1.968ns (78.425%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 9.828 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    W14                                               0.000     3.400 f  ADC_DATA_IN1[0] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.486     3.886 f  ADC_DATA_IN1_IBUF[0]_inst/O
                         net (fo=1, routed)           1.968     5.854    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[0]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.056     5.910 r  test_spec_red_pitaya_adc/sAdc0DataIIn[0]_i_1/O
                         net (fo=1, routed)           0.000     5.910    test_spec_red_pitaya_adc/sAdc0DataIIn[0]_i_1_n_0
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     9.828    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/C
                         clock pessimism              0.000     9.828    
                         clock uncertainty           -0.166     9.662    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.014     9.676    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -5.910    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.868ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[5]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.409ns  (logic 0.467ns (19.388%)  route 1.942ns (80.612%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 9.829 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    T14                                               0.000     3.400 f  ADC_DATA_IN1[5] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[5]
    T14                  IBUF (Prop_ibuf_I_O)         0.411     3.811 f  ADC_DATA_IN1_IBUF[5]_inst/O
                         net (fo=1, routed)           1.942     5.753    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[5]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.056     5.809 r  test_spec_red_pitaya_adc/sAdc0DataIIn[5]_i_1/O
                         net (fo=1, routed)           0.000     5.809    test_spec_red_pitaya_adc/sAdc0DataIIn[5]_i_1_n_0
    SLICE_X33Y29         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.556     9.829    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y29         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/C
                         clock pessimism              0.000     9.829    
                         clock uncertainty           -0.166     9.663    
    SLICE_X33Y29         FDCE (Setup_fdce_C_D)        0.014     9.677    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]
  -------------------------------------------------------------------
                         required time                          9.677    
                         arrival time                          -5.809    
  -------------------------------------------------------------------
                         slack                                  3.868    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[1]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.544ns (23.486%)  route 1.773ns (76.514%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 9.828 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 f  ADC_DATA_IN1[1] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.488     3.888 f  ADC_DATA_IN1_IBUF[1]_inst/O
                         net (fo=1, routed)           1.773     5.661    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[1]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.056     5.717 r  test_spec_red_pitaya_adc/sAdc0DataIIn[1]_i_1/O
                         net (fo=1, routed)           0.000     5.717    test_spec_red_pitaya_adc/sAdc0DataIIn[1]_i_1_n_0
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     9.828    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/C
                         clock pessimism              0.000     9.828    
                         clock uncertainty           -0.166     9.662    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.013     9.675    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]
  -------------------------------------------------------------------
                         required time                          9.675    
                         arrival time                          -5.717    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 ADC_DATA_IN2[7]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.308ns  (logic 0.450ns (19.507%)  route 1.858ns (80.493%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 9.829 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y19                                               0.000     3.400 f  ADC_DATA_IN2[7] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[7]
    Y19                  IBUF (Prop_ibuf_I_O)         0.394     3.794 f  ADC_DATA_IN2_IBUF[7]_inst/O
                         net (fo=1, routed)           1.858     5.652    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[7]
    SLICE_X26Y20         LUT1 (Prop_lut1_I0_O)        0.056     5.708 r  test_spec_red_pitaya_adc/sAdc1DataQIn[7]_i_1/O
                         net (fo=1, routed)           0.000     5.708    test_spec_red_pitaya_adc/sAdc1DataQIn[7]_i_1_n_0
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.556     9.829    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/C
                         clock pessimism              0.000     9.829    
                         clock uncertainty           -0.166     9.663    
    SLICE_X26Y20         FDCE (Setup_fdce_C_D)        0.014     9.677    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]
  -------------------------------------------------------------------
                         required time                          9.677    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             3.974ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[4]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.478ns (20.744%)  route 1.825ns (79.256%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 9.829 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    V13                                               0.000     3.400 f  ADC_DATA_IN1[4] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[4]
    V13                  IBUF (Prop_ibuf_I_O)         0.422     3.822 f  ADC_DATA_IN1_IBUF[4]_inst/O
                         net (fo=1, routed)           1.825     5.647    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[4]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.056     5.703 r  test_spec_red_pitaya_adc/sAdc0DataIIn[4]_i_1/O
                         net (fo=1, routed)           0.000     5.703    test_spec_red_pitaya_adc/sAdc0DataIIn[4]_i_1_n_0
    SLICE_X33Y29         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.556     9.829    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y29         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/C
                         clock pessimism              0.000     9.829    
                         clock uncertainty           -0.166     9.663    
    SLICE_X33Y29         FDCE (Setup_fdce_C_D)        0.014     9.677    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]
  -------------------------------------------------------------------
                         required time                          9.677    
                         arrival time                          -5.703    
  -------------------------------------------------------------------
                         slack                                  3.974    

Slack (MET) :             4.001ns  (required time - arrival time)
  Source:                 ADC_DATA_IN2[1]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.441ns (19.390%)  route 1.834ns (80.610%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 9.829 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    T20                                               0.000     3.400 f  ADC_DATA_IN2[1] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[1]
    T20                  IBUF (Prop_ibuf_I_O)         0.385     3.785 f  ADC_DATA_IN2_IBUF[1]_inst/O
                         net (fo=1, routed)           1.834     5.619    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[1]
    SLICE_X26Y20         LUT1 (Prop_lut1_I0_O)        0.056     5.675 r  test_spec_red_pitaya_adc/sAdc1DataQIn[1]_i_1/O
                         net (fo=1, routed)           0.000     5.675    test_spec_red_pitaya_adc/sAdc1DataQIn[1]_i_1_n_0
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.556     9.829    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/C
                         clock pessimism              0.000     9.829    
                         clock uncertainty           -0.166     9.663    
    SLICE_X26Y20         FDCE (Setup_fdce_C_D)        0.013     9.676    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  4.001    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 ADC_DATA_IN2[9]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.401ns (17.900%)  route 1.839ns (82.100%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 9.830 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y18                                               0.000     3.400 r  ADC_DATA_IN2[9] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[9]
    Y18                  IBUF (Prop_ibuf_I_O)         0.401     3.801 r  ADC_DATA_IN2_IBUF[9]_inst/O
                         net (fo=1, routed)           1.839     5.640    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[9]
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.557     9.830    test_spec_red_pitaya_adc/CLK
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]/C
                         clock pessimism              0.000     9.830    
                         clock uncertainty           -0.166     9.664    
    SLICE_X31Y19         FDCE (Setup_fdce_C_D)       -0.005     9.659    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[9]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.041ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[6]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.470ns (21.029%)  route 1.765ns (78.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.828ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.828ns = ( 9.828 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    T15                                               0.000     3.400 f  ADC_DATA_IN1[6] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[6]
    T15                  IBUF (Prop_ibuf_I_O)         0.414     3.814 f  ADC_DATA_IN1_IBUF[6]_inst/O
                         net (fo=1, routed)           1.765     5.579    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[6]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.056     5.635 r  test_spec_red_pitaya_adc/sAdc0DataIIn[6]_i_1/O
                         net (fo=1, routed)           0.000     5.635    test_spec_red_pitaya_adc/sAdc0DataIIn[6]_i_1_n_0
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.555     9.828    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[6]/C
                         clock pessimism              0.000     9.828    
                         clock uncertainty           -0.166     9.662    
    SLICE_X35Y28         FDCE (Setup_fdce_C_D)        0.014     9.676    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[6]
  -------------------------------------------------------------------
                         required time                          9.676    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  4.041    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 ADC_DATA_IN1[9]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.374ns (17.268%)  route 1.791ns (82.732%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 9.830 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    V16                                               0.000     3.400 r  ADC_DATA_IN1[9] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[9]
    V16                  IBUF (Prop_ibuf_I_O)         0.374     3.774 r  ADC_DATA_IN1_IBUF[9]_inst/O
                         net (fo=1, routed)           1.791     5.565    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[9]
    SLICE_X35Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.557     9.830    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/C
                         clock pessimism              0.000     9.830    
                         clock uncertainty           -0.166     9.664    
    SLICE_X35Y19         FDCE (Setup_fdce_C_D)       -0.030     9.634    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]
  -------------------------------------------------------------------
                         required time                          9.634    
                         arrival time                          -5.564    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 ADC_DATA_IN2[5]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        2.207ns  (logic 0.451ns (20.410%)  route 1.757ns (79.590%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        1.829ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.829ns = ( 9.829 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    W20                                               0.000     3.400 f  ADC_DATA_IN2[5] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[5]
    W20                  IBUF (Prop_ibuf_I_O)         0.395     3.795 f  ADC_DATA_IN2_IBUF[5]_inst/O
                         net (fo=1, routed)           1.757     5.551    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[5]
    SLICE_X26Y20         LUT1 (Prop_lut1_I0_O)        0.056     5.607 r  test_spec_red_pitaya_adc/sAdc1DataQIn[5]_i_1/O
                         net (fo=1, routed)           0.000     5.607    test_spec_red_pitaya_adc/sAdc1DataQIn[5]_i_1_n_0
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     8.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     8.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     9.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     9.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.556     9.829    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]/C
                         clock pessimism              0.000     9.829    
                         clock uncertainty           -0.166     9.663    
    SLICE_X26Y20         FDCE (Setup_fdce_C_D)        0.014     9.677    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]
  -------------------------------------------------------------------
                         required time                          9.677    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  4.070    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.824ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[3]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.883ns  (logic 0.930ns (23.955%)  route 2.953ns (76.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    U20                                               0.000     3.400 f  ADC_DATA_IN2[3] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[3]
    U20                  IBUF (Prop_ibuf_I_O)         0.830     4.230 f  ADC_DATA_IN2_IBUF[3]_inst/O
                         net (fo=1, routed)           2.953     7.183    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[3]
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.100     7.283 r  test_spec_red_pitaya_adc/sAdc1DataQIn[3]_i_1/O
                         net (fo=1, routed)           0.000     7.283    test_spec_red_pitaya_adc/sAdc1DataQIn[3]_i_1_n_0
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.665     6.023    test_spec_red_pitaya_adc/CLK
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]/C
                         clock pessimism              0.000     6.023    
                         clock uncertainty            0.166     6.189    
    SLICE_X31Y19         FDCE (Hold_fdce_C_D)         0.270     6.459    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.459    
                         arrival time                           7.283    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.854ns  (arrival time - required time)
  Source:                 ADC_DATA_IN1[7]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.910ns  (logic 1.020ns (26.077%)  route 2.890ns (73.923%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    V15                                               0.000     3.400 f  ADC_DATA_IN1[7] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[7]
    V15                  IBUF (Prop_ibuf_I_O)         0.920     4.320 f  ADC_DATA_IN1_IBUF[7]_inst/O
                         net (fo=1, routed)           2.890     7.210    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[7]
    SLICE_X31Y28         LUT1 (Prop_lut1_I0_O)        0.100     7.310 r  test_spec_red_pitaya_adc/sAdc0DataIIn[7]_i_1/O
                         net (fo=1, routed)           0.000     7.310    test_spec_red_pitaya_adc/sAdc0DataIIn[7]_i_1_n_0
    SLICE_X31Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.663     6.021    test_spec_red_pitaya_adc/CLK
    SLICE_X31Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/C
                         clock pessimism              0.000     6.021    
                         clock uncertainty            0.166     6.187    
    SLICE_X31Y28         FDCE (Hold_fdce_C_D)         0.269     6.456    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.456    
                         arrival time                           7.310    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             0.856ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[0]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 0.949ns (24.293%)  route 2.957ns (75.707%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    R19                                               0.000     3.400 f  ADC_DATA_IN2[0] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[0]
    R19                  IBUF (Prop_ibuf_I_O)         0.849     4.249 f  ADC_DATA_IN2_IBUF[0]_inst/O
                         net (fo=1, routed)           2.957     7.205    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[0]
    SLICE_X22Y27         LUT1 (Prop_lut1_I0_O)        0.100     7.305 r  test_spec_red_pitaya_adc/sAdc1DataQIn[0]_i_1/O
                         net (fo=1, routed)           0.000     7.305    test_spec_red_pitaya_adc/sAdc1DataQIn[0]_i_1_n_0
    SLICE_X22Y27         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.655     6.013    test_spec_red_pitaya_adc/CLK
    SLICE_X22Y27         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/C
                         clock pessimism              0.000     6.013    
                         clock uncertainty            0.166     6.179    
    SLICE_X22Y27         FDCE (Hold_fdce_C_D)         0.270     6.449    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]
  -------------------------------------------------------------------
                         required time                         -6.449    
                         arrival time                           7.305    
  -------------------------------------------------------------------
                         slack                                  0.856    

Slack (MET) :             0.922ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[8]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 0.924ns (23.216%)  route 3.057ns (76.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    W18                                               0.000     3.400 f  ADC_DATA_IN2[8] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[8]
    W18                  IBUF (Prop_ibuf_I_O)         0.824     4.224 f  ADC_DATA_IN2_IBUF[8]_inst/O
                         net (fo=1, routed)           3.057     7.282    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[8]
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.100     7.382 r  test_spec_red_pitaya_adc/sAdc1DataQIn[8]_i_1/O
                         net (fo=1, routed)           0.000     7.382    test_spec_red_pitaya_adc/sAdc1DataQIn[8]_i_1_n_0
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.665     6.023    test_spec_red_pitaya_adc/CLK
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]/C
                         clock pessimism              0.000     6.023    
                         clock uncertainty            0.166     6.189    
    SLICE_X31Y19         FDCE (Hold_fdce_C_D)         0.271     6.460    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.460    
                         arrival time                           7.382    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[6]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 0.923ns (23.191%)  route 3.057ns (76.809%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    W19                                               0.000     3.400 f  ADC_DATA_IN2[6] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[6]
    W19                  IBUF (Prop_ibuf_I_O)         0.823     4.223 f  ADC_DATA_IN2_IBUF[6]_inst/O
                         net (fo=1, routed)           3.057     7.280    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[6]
    SLICE_X26Y20         LUT1 (Prop_lut1_I0_O)        0.100     7.380 r  test_spec_red_pitaya_adc/sAdc1DataQIn[6]_i_1/O
                         net (fo=1, routed)           0.000     7.380    test_spec_red_pitaya_adc/sAdc1DataQIn[6]_i_1_n_0
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.663     6.021    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/C
                         clock pessimism              0.000     6.021    
                         clock uncertainty            0.166     6.187    
    SLICE_X26Y20         FDCE (Hold_fdce_C_D)         0.270     6.457    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]
  -------------------------------------------------------------------
                         required time                         -6.457    
                         arrival time                           7.380    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.928ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[2]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.916ns (22.992%)  route 3.069ns (77.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    T19                                               0.000     3.400 f  ADC_DATA_IN2[2] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[2]
    T19                  IBUF (Prop_ibuf_I_O)         0.816     4.216 f  ADC_DATA_IN2_IBUF[2]_inst/O
                         net (fo=1, routed)           3.069     7.286    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[2]
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.100     7.386 r  test_spec_red_pitaya_adc/sAdc1DataQIn[2]_i_1/O
                         net (fo=1, routed)           0.000     7.386    test_spec_red_pitaya_adc/sAdc1DataQIn[2]_i_1_n_0
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.665     6.023    test_spec_red_pitaya_adc/CLK
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/C
                         clock pessimism              0.000     6.023    
                         clock uncertainty            0.166     6.189    
    SLICE_X31Y19         FDCE (Hold_fdce_C_D)         0.269     6.458    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.458    
                         arrival time                           7.386    
  -------------------------------------------------------------------
                         slack                                  0.928    

Slack (MET) :             1.030ns  (arrival time - required time)
  Source:                 ADC_DATA_IN1[8]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.087ns  (logic 0.979ns (23.955%)  route 3.108ns (76.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    T16                                               0.000     3.400 f  ADC_DATA_IN1[8] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[8]
    T16                  IBUF (Prop_ibuf_I_O)         0.879     4.279 f  ADC_DATA_IN1_IBUF[8]_inst/O
                         net (fo=1, routed)           3.108     7.387    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[8]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.100     7.487 r  test_spec_red_pitaya_adc/sAdc0DataIIn[8]_i_1/O
                         net (fo=1, routed)           0.000     7.487    test_spec_red_pitaya_adc/sAdc0DataIIn[8]_i_1_n_0
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.663     6.021    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[8]/C
                         clock pessimism              0.000     6.021    
                         clock uncertainty            0.166     6.187    
    SLICE_X35Y28         FDCE (Hold_fdce_C_D)         0.270     6.457    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.457    
                         arrival time                           7.487    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.119ns  (arrival time - required time)
  Source:                 ADC_DATA_IN2[4]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 0.941ns (22.527%)  route 3.237ns (77.473%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    V20                                               0.000     3.400 f  ADC_DATA_IN2[4] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN2[4]
    V20                  IBUF (Prop_ibuf_I_O)         0.841     4.241 f  ADC_DATA_IN2_IBUF[4]_inst/O
                         net (fo=1, routed)           3.237     7.478    test_spec_red_pitaya_adc/ADC_DATA_IN2_IBUF[4]
    SLICE_X31Y19         LUT1 (Prop_lut1_I0_O)        0.100     7.578 r  test_spec_red_pitaya_adc/sAdc1DataQIn[4]_i_1/O
                         net (fo=1, routed)           0.000     7.578    test_spec_red_pitaya_adc/sAdc1DataQIn[4]_i_1_n_0
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.665     6.023    test_spec_red_pitaya_adc/CLK
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[4]/C
                         clock pessimism              0.000     6.023    
                         clock uncertainty            0.166     6.189    
    SLICE_X31Y19         FDCE (Hold_fdce_C_D)         0.270     6.459    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.459    
                         arrival time                           7.578    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.130ns  (arrival time - required time)
  Source:                 ADC_DATA_IN1[1]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 1.036ns (24.742%)  route 3.151ns (75.258%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    Y14                                               0.000     3.400 f  ADC_DATA_IN1[1] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[1]
    Y14                  IBUF (Prop_ibuf_I_O)         0.936     4.336 f  ADC_DATA_IN1_IBUF[1]_inst/O
                         net (fo=1, routed)           3.151     7.486    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[1]
    SLICE_X35Y28         LUT1 (Prop_lut1_I0_O)        0.100     7.586 r  test_spec_red_pitaya_adc/sAdc0DataIIn[1]_i_1/O
                         net (fo=1, routed)           0.000     7.586    test_spec_red_pitaya_adc/sAdc0DataIIn[1]_i_1_n_0
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.663     6.021    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]/C
                         clock pessimism              0.000     6.021    
                         clock uncertainty            0.166     6.187    
    SLICE_X35Y28         FDCE (Hold_fdce_C_D)         0.269     6.456    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[1]
  -------------------------------------------------------------------
                         required time                         -6.456    
                         arrival time                           7.586    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.138ns  (arrival time - required time)
  Source:                 ADC_DATA_IN1[3]
                            (input port clocked by ADC_CLK_IN_P  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - ADC_CLK_IN_P rise@0.000ns)
  Data Path Delay:        4.195ns  (logic 0.984ns (23.448%)  route 3.211ns (76.552%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Input Delay:            3.400ns
  Clock Path Skew:        6.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC_CLK_IN_P rise edge)
                                                      0.000     0.000 r  
                         input delay                  3.400     3.400    
    V12                                               0.000     3.400 f  ADC_DATA_IN1[3] (IN)
                         net (fo=0)                   0.000     3.400    ADC_DATA_IN1[3]
    V12                  IBUF (Prop_ibuf_I_O)         0.884     4.284 f  ADC_DATA_IN1_IBUF[3]_inst/O
                         net (fo=1, routed)           3.211     7.495    test_spec_red_pitaya_adc/ADC_DATA_IN1_IBUF[3]
    SLICE_X33Y29         LUT1 (Prop_lut1_I0_O)        0.100     7.595 r  test_spec_red_pitaya_adc/sAdc0DataIIn[3]_i_1/O
                         net (fo=1, routed)           0.000     7.595    test_spec_red_pitaya_adc/sAdc0DataIIn[3]_i_1_n_0
    SLICE_X33Y29         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.664     6.022    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y29         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/C
                         clock pessimism              0.000     6.022    
                         clock uncertainty            0.166     6.188    
    SLICE_X33Y29         FDCE (Hold_fdce_C_D)         0.269     6.457    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.457    
                         arrival time                           7.595    
  -------------------------------------------------------------------
                         slack                                  1.138    





---------------------------------------------------------------------------------------------------
From Clock:  dsp_clk_mmcm
  To Clock:  adc_clk_125_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        1.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.119ns (23.685%)  route 3.605ns (76.315%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 13.401 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.117     8.423 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.685     9.108    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.360     9.468 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=32, routed)          1.175    10.643    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/WE
    SLICE_X34Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.486    13.401    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/WCLK
    SLICE_X34Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMA/CLK
                         clock pessimism              0.134    13.536    
                         clock uncertainty           -0.261    13.275    
    SLICE_X34Y24         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    12.539    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMA
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.119ns (23.685%)  route 3.605ns (76.315%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 13.401 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.117     8.423 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.685     9.108    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.360     9.468 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=32, routed)          1.175    10.643    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/WE
    SLICE_X34Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.486    13.401    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/WCLK
    SLICE_X34Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMB/CLK
                         clock pessimism              0.134    13.536    
                         clock uncertainty           -0.261    13.275    
    SLICE_X34Y24         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    12.539    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMB
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.119ns (23.685%)  route 3.605ns (76.315%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 13.401 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.117     8.423 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.685     9.108    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.360     9.468 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=32, routed)          1.175    10.643    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/WE
    SLICE_X34Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.486    13.401    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/WCLK
    SLICE_X34Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMC/CLK
                         clock pessimism              0.134    13.536    
                         clock uncertainty           -0.261    13.275    
    SLICE_X34Y24         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    12.539    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMC
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             1.896ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.724ns  (logic 1.119ns (23.685%)  route 3.605ns (76.315%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.401ns = ( 13.401 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.117     8.423 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.685     9.108    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.360     9.468 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=32, routed)          1.175    10.643    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/WE
    SLICE_X34Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.486    13.401    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/WCLK
    SLICE_X34Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMD/CLK
                         clock pessimism              0.134    13.536    
                         clock uncertainty           -0.261    13.275    
    SLICE_X34Y24         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    12.539    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_9_11/RAMD
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  1.896    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.115ns (24.166%)  route 3.499ns (75.834%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.117     8.423 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.680     9.103    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.356     9.459 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_384_447_0_2_i_1/O
                         net (fo=32, routed)          1.073    10.532    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/WE
    SLICE_X28Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.495    13.410    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/WCLK
    SLICE_X28Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMA/CLK
                         clock pessimism              0.134    13.545    
                         clock uncertainty           -0.261    13.284    
    SLICE_X28Y16         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.543    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.115ns (24.166%)  route 3.499ns (75.834%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.117     8.423 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.680     9.103    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.356     9.459 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_384_447_0_2_i_1/O
                         net (fo=32, routed)          1.073    10.532    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/WE
    SLICE_X28Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.495    13.410    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/WCLK
    SLICE_X28Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMB/CLK
                         clock pessimism              0.134    13.545    
                         clock uncertainty           -0.261    13.284    
    SLICE_X28Y16         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.543    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.115ns (24.166%)  route 3.499ns (75.834%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.117     8.423 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.680     9.103    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.356     9.459 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_384_447_0_2_i_1/O
                         net (fo=32, routed)          1.073    10.532    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/WE
    SLICE_X28Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.495    13.410    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/WCLK
    SLICE_X28Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMC/CLK
                         clock pessimism              0.134    13.545    
                         clock uncertainty           -0.261    13.284    
    SLICE_X28Y16         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.543    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMC
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.614ns  (logic 1.115ns (24.166%)  route 3.499ns (75.834%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.410ns = ( 13.410 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.117     8.423 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.680     9.103    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.356     9.459 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_384_447_0_2_i_1/O
                         net (fo=32, routed)          1.073    10.532    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/WE
    SLICE_X28Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.495    13.410    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/WCLK
    SLICE_X28Y16         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMD/CLK
                         clock pessimism              0.134    13.545    
                         clock uncertainty           -0.261    13.284    
    SLICE_X28Y16         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.741    12.543    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_384_447_24_26/RAMD
  -------------------------------------------------------------------
                         required time                         12.543    
                         arrival time                         -10.532    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.119ns (24.401%)  route 3.467ns (75.599%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.117     8.423 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.685     9.108    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.360     9.468 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=32, routed)          1.036    10.504    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/WE
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.491    13.406    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/WCLK
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA/CLK
                         clock pessimism              0.134    13.541    
                         clock uncertainty           -0.261    13.280    
    SLICE_X28Y19         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    12.544    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMA
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  2.040    

Slack (MET) :             2.040ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        4.586ns  (logic 1.119ns (24.401%)  route 3.467ns (75.599%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.117     8.423 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.685     9.108    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I0_O)        0.360     9.468 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_192_255_0_2_i_1/O
                         net (fo=32, routed)          1.036    10.504    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/WE
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.491    13.406    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/WCLK
    SLICE_X28Y19         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMB/CLK
                         clock pessimism              0.134    13.541    
                         clock uncertainty           -0.261    13.280    
    SLICE_X28Y19         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.736    12.544    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_192_255_24_26/RAMB
  -------------------------------------------------------------------
                         required time                         12.544    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  2.040    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.408ns (29.635%)  route 0.969ns (70.365%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.049     2.608 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.156     2.764    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I3_O)        0.113     2.877 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_64_127_0_2_i_1/O
                         net (fo=32, routed)          0.301     3.178    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WE
    SLICE_X20Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.816     2.376    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WCLK
    SLICE_X20Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMA/CLK
                         clock pessimism             -0.189     2.186    
                         clock uncertainty            0.261     2.447    
    SLICE_X20Y24         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.494    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMA
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.408ns (29.635%)  route 0.969ns (70.365%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.049     2.608 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.156     2.764    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I3_O)        0.113     2.877 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_64_127_0_2_i_1/O
                         net (fo=32, routed)          0.301     3.178    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WE
    SLICE_X20Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.816     2.376    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WCLK
    SLICE_X20Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMB/CLK
                         clock pessimism             -0.189     2.186    
                         clock uncertainty            0.261     2.447    
    SLICE_X20Y24         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.494    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMB
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.408ns (29.635%)  route 0.969ns (70.365%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.049     2.608 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.156     2.764    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I3_O)        0.113     2.877 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_64_127_0_2_i_1/O
                         net (fo=32, routed)          0.301     3.178    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WE
    SLICE_X20Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.816     2.376    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WCLK
    SLICE_X20Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMC/CLK
                         clock pessimism             -0.189     2.186    
                         clock uncertainty            0.261     2.447    
    SLICE_X20Y24         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.494    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMC
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.408ns (29.635%)  route 0.969ns (70.365%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.049     2.608 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.156     2.764    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I3_O)        0.113     2.877 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_64_127_0_2_i_1/O
                         net (fo=32, routed)          0.301     3.178    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WE
    SLICE_X20Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.816     2.376    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/WCLK
    SLICE_X20Y24         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMD/CLK
                         clock pessimism             -0.189     2.186    
                         clock uncertainty            0.261     2.447    
    SLICE_X20Y24         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.494    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_15_17/RAMD
  -------------------------------------------------------------------
                         required time                         -2.494    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.406ns (30.382%)  route 0.930ns (69.618%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.049     2.608 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.239     2.847    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X23Y29         LUT5 (Prop_lut5_I2_O)        0.111     2.958 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.180     3.138    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X23Y28         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X23Y28         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.189     2.188    
                         clock uncertainty            0.261     2.449    
    SLICE_X23Y28         FDPE (Hold_fdpe_C_D)         0.003     2.452    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           3.138    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.406ns (30.336%)  route 0.932ns (69.664%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.378ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.049     2.608 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.239     2.847    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/wr_en
    SLICE_X23Y29         LUT5 (Prop_lut5_I2_O)        0.111     2.958 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2/ram_full_i_i_1/O
                         net (fo=2, routed)           0.182     3.140    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/c2_n_0
    SLICE_X23Y28         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.818     2.378    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_clk
    SLICE_X23Y28         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.189     2.188    
                         clock uncertainty            0.261     2.449    
    SLICE_X23Y28         FDPE (Hold_fdpe_C_D)        -0.001     2.448    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           3.140    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.408ns (29.481%)  route 0.976ns (70.519%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.049     2.608 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.156     2.764    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I3_O)        0.113     2.877 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_64_127_0_2_i_1/O
                         net (fo=32, routed)          0.308     3.185    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WE
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA/CLK
                         clock pessimism             -0.189     2.185    
                         clock uncertainty            0.261     2.446    
    SLICE_X24Y23         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.493    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.408ns (29.481%)  route 0.976ns (70.519%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.049     2.608 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.156     2.764    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I3_O)        0.113     2.877 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_64_127_0_2_i_1/O
                         net (fo=32, routed)          0.308     3.185    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WE
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB/CLK
                         clock pessimism             -0.189     2.185    
                         clock uncertainty            0.261     2.446    
    SLICE_X24Y23         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.493    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMB
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.408ns (29.481%)  route 0.976ns (70.519%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.049     2.608 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.156     2.764    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I3_O)        0.113     2.877 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_64_127_0_2_i_1/O
                         net (fo=32, routed)          0.308     3.185    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WE
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC/CLK
                         clock pessimism             -0.189     2.185    
                         clock uncertainty            0.261     2.446    
    SLICE_X24Y23         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.493    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMC
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD/WE
                            (rising edge-triggered cell RAMD64E clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk_125_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.408ns (29.481%)  route 0.976ns (70.519%))
  Logic Levels:           3  (LUT2=1 LUT5=2)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    test_spec_red_pitaya_adc/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT5 (Prop_lut5_I1_O)        0.049     2.608 r  test_spec_red_pitaya_adc/FifoWrEn/O
                         net (fo=10, routed)          0.156     2.764    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_en
    SLICE_X23Y28         LUT5 (Prop_lut5_I3_O)        0.113     2.877 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/RAM_reg_64_127_0_2_i_1/O
                         net (fo=32, routed)          0.308     3.185    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WE
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.815     2.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/WCLK
    SLICE_X24Y23         RAMD64E                                      r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD/CLK
                         clock pessimism             -0.189     2.185    
                         clock uncertainty            0.261     2.446    
    SLICE_X24Y23         RAMD64E (Hold_ramd64e_CLK_WE)
                                                      0.047     2.493    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_64_127_21_23/RAMD
  -------------------------------------------------------------------
                         required time                         -2.493    
                         arrival time                           3.185    
  -------------------------------------------------------------------
                         slack                                  0.692    





---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_125_mmcm
  To Clock:  dsp_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        6.777ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.777ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.130ns  (logic 0.456ns (40.372%)  route 0.674ns (59.628%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.674     1.130    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X17Y25         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)       -0.093     7.907    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          7.907    
                         arrival time                          -1.130    
  -------------------------------------------------------------------
                         slack                                  6.777    

Slack (MET) :             6.801ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.932ns  (logic 0.419ns (44.948%)  route 0.513ns (55.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.513     0.932    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X17Y25         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)       -0.267     7.733    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  6.801    

Slack (MET) :             6.834ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.896ns  (logic 0.419ns (46.757%)  route 0.477ns (53.243%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.477     0.896    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X18Y24         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X18Y24         FDRE (Setup_fdre_C_D)       -0.270     7.730    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  6.834    

Slack (MET) :             6.848ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.021%)  route 0.604ns (56.979%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.604     1.060    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X17Y25         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)       -0.092     7.908    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -1.060    
  -------------------------------------------------------------------
                         slack                                  6.848    

Slack (MET) :             6.857ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.048ns  (logic 0.456ns (43.530%)  route 0.592ns (56.470%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.592     1.048    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X19Y25         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X19Y25         FDRE (Setup_fdre_C_D)       -0.095     7.905    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.048    
  -------------------------------------------------------------------
                         slack                                  6.857    

Slack (MET) :             6.868ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.037ns  (logic 0.456ns (43.988%)  route 0.581ns (56.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.581     1.037    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X23Y26         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X23Y26         FDRE (Setup_fdre_C_D)       -0.095     7.905    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  6.868    

Slack (MET) :             6.873ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.861ns  (logic 0.419ns (48.681%)  route 0.442ns (51.319%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.442     0.861    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X17Y25         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X17Y25         FDRE (Setup_fdre_C_D)       -0.266     7.734    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.734    
                         arrival time                          -0.861    
  -------------------------------------------------------------------
                         slack                                  6.873    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.856ns  (logic 0.419ns (48.952%)  route 0.437ns (51.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.437     0.856    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X23Y26         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X23Y26         FDRE (Setup_fdre_C_D)       -0.268     7.732    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.732    
                         arrival time                          -0.856    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.990ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             dsp_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.929ns  (logic 0.456ns (49.079%)  route 0.473ns (50.921%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y25                                      0.000     0.000 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X18Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.473     0.929    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X15Y25         FDRE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X15Y25         FDRE (Setup_fdre_C_D)       -0.081     7.919    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  6.990    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  adc_clk_125_mmcm
  To Clock:  adc_clk_125_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.456ns (31.739%)  route 0.981ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.456     6.473 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.981     7.454    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y30         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y30         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.457    13.865    
                         clock uncertainty           -0.069    13.796    
    SLICE_X18Y30         FDCE (Recov_fdce_C_CLR)     -0.405    13.391    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.937ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.456ns (31.739%)  route 0.981ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.456     6.473 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.981     7.454    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y30         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y30         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism              0.457    13.865    
                         clock uncertainty           -0.069    13.796    
    SLICE_X18Y30         FDCE (Recov_fdce_C_CLR)     -0.405    13.391    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  5.937    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.437ns  (logic 0.456ns (31.739%)  route 0.981ns (68.261%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.456     6.473 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.981     7.454    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y30         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism              0.457    13.865    
                         clock uncertainty           -0.069    13.796    
    SLICE_X18Y30         FDPE (Recov_fdpe_C_PRE)     -0.359    13.437    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.123%)  route 0.842ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.456     6.473 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.842     7.315    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.457    13.865    
                         clock uncertainty           -0.069    13.796    
    SLICE_X18Y29         FDCE (Recov_fdce_C_CLR)     -0.405    13.391    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.123%)  route 0.842ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.456     6.473 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.842     7.315    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.457    13.865    
                         clock uncertainty           -0.069    13.796    
    SLICE_X18Y29         FDCE (Recov_fdce_C_CLR)     -0.405    13.391    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.123%)  route 0.842ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.456     6.473 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.842     7.315    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.457    13.865    
                         clock uncertainty           -0.069    13.796    
    SLICE_X18Y29         FDCE (Recov_fdce_C_CLR)     -0.405    13.391    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.075ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.123%)  route 0.842ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.456     6.473 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.842     7.315    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.457    13.865    
                         clock uncertainty           -0.069    13.796    
    SLICE_X18Y29         FDCE (Recov_fdce_C_CLR)     -0.405    13.391    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  6.075    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.123%)  route 0.842ns (64.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.456     6.473 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.842     7.315    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X18Y29         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X18Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.457    13.865    
                         clock uncertainty           -0.069    13.796    
    SLICE_X18Y29         FDPE (Recov_fdpe_C_PRE)     -0.359    13.437    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.437    
                         arrival time                          -7.315    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.456ns (39.281%)  route 0.705ns (60.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.456     6.473 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.705     7.178    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y28         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.491    13.406    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]/C
                         clock pessimism              0.457    13.864    
                         clock uncertainty           -0.069    13.795    
    SLICE_X19Y28         FDCE (Recov_fdce_C_CLR)     -0.405    13.390    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  6.212    

Slack (MET) :             6.212ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        1.161ns  (logic 0.456ns (39.281%)  route 0.705ns (60.719%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    6.017ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.394     2.409    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.497 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.760     4.257    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.358 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.659     6.017    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.456     6.473 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.705     7.178    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X19Y28         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.491    13.406    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X19Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]/C
                         clock pessimism              0.457    13.864    
                         clock uncertainty           -0.069    13.795    
    SLICE_X19Y28         FDCE (Recov_fdce_C_CLR)     -0.405    13.390    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         13.390    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                  6.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.228     2.195    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.291     2.090    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.228     2.195    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]/C
                         clock pessimism             -0.291     2.090    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.228     2.195    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.291     2.090    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.228     2.195    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.291     2.090    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.228     2.195    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]/C
                         clock pessimism             -0.291     2.090    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.228     2.195    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism             -0.291     2.090    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.228     2.195    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism             -0.291     2.090    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.257%)  route 0.228ns (61.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.228     2.195    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X21Y29         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X21Y29         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism             -0.291     2.090    
    SLICE_X21Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.998    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.335%)  route 0.282ns (66.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.282     2.249    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X20Y28         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.820     2.380    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]/C
                         clock pessimism             -0.291     2.089    
    SLICE_X20Y28         FDCE (Remov_fdce_C_CLR)     -0.067     2.022    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - adc_clk_125_mmcm rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.141ns (33.335%)  route 0.282ns (66.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.472     0.716    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.766 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.482     1.248    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.274 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.553     1.826    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X22Y29         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDPE (Prop_fdpe_C_Q)         0.141     1.967 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=30, routed)          0.282     2.249    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X20Y28         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.820     2.380    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X20Y28         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]/C
                         clock pessimism             -0.291     2.089    
    SLICE_X20Y28         FDCE (Remov_fdce_C_CLR)     -0.067     2.022    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.228    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dsp_clk_mmcm
  To Clock:  adc_clk_125_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        3.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.637ns  (logic 0.766ns (21.060%)  route 2.871ns (78.940%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.430 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.125     9.555    test_spec_red_pitaya_adc/AR[0]
    SLICE_X35Y19         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]/C
                         clock pessimism              0.134    13.542    
                         clock uncertainty           -0.261    13.281    
    SLICE_X35Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.876    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[9]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -9.555    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.766ns (21.094%)  route 2.865ns (78.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.430 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.120     9.549    test_spec_red_pitaya_adc/AR[0]
    SLICE_X33Y29         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y29         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]/C
                         clock pessimism              0.134    13.542    
                         clock uncertainty           -0.261    13.281    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.876    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[3]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.766ns (21.094%)  route 2.865ns (78.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.430 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.120     9.549    test_spec_red_pitaya_adc/AR[0]
    SLICE_X33Y29         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y29         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]/C
                         clock pessimism              0.134    13.542    
                         clock uncertainty           -0.261    13.281    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.876    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[4]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.327ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.766ns (21.094%)  route 2.865ns (78.906%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.407ns = ( 13.407 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.430 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.120     9.549    test_spec_red_pitaya_adc/AR[0]
    SLICE_X33Y29         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.492    13.407    test_spec_red_pitaya_adc/CLK
    SLICE_X33Y29         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]/C
                         clock pessimism              0.134    13.542    
                         clock uncertainty           -0.261    13.281    
    SLICE_X33Y29         FDCE (Recov_fdce_C_CLR)     -0.405    12.876    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[5]
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -9.549    
  -------------------------------------------------------------------
                         slack                                  3.327    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.766ns (21.402%)  route 2.813ns (78.598%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.430 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.067     9.497    test_spec_red_pitaya_adc/AR[0]
    SLICE_X26Y20         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.491    13.406    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]/C
                         clock pessimism              0.134    13.541    
                         clock uncertainty           -0.261    13.280    
    SLICE_X26Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.875    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[1]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.766ns (21.402%)  route 2.813ns (78.598%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.430 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.067     9.497    test_spec_red_pitaya_adc/AR[0]
    SLICE_X26Y20         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.491    13.406    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]/C
                         clock pessimism              0.134    13.541    
                         clock uncertainty           -0.261    13.280    
    SLICE_X26Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.875    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[5]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.766ns (21.402%)  route 2.813ns (78.598%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.430 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.067     9.497    test_spec_red_pitaya_adc/AR[0]
    SLICE_X26Y20         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.491    13.406    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]/C
                         clock pessimism              0.134    13.541    
                         clock uncertainty           -0.261    13.280    
    SLICE_X26Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.875    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[6]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.579ns  (logic 0.766ns (21.402%)  route 2.813ns (78.598%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.430 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.067     9.497    test_spec_red_pitaya_adc/AR[0]
    SLICE_X26Y20         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.491    13.406    test_spec_red_pitaya_adc/CLK
    SLICE_X26Y20         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]/C
                         clock pessimism              0.134    13.541    
                         clock uncertainty           -0.261    13.280    
    SLICE_X26Y20         FDCE (Recov_fdce_C_CLR)     -0.405    12.875    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[7]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -9.497    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.766ns (21.407%)  route 2.812ns (78.593%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.430 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.066     9.496    test_spec_red_pitaya_adc/AR[0]
    SLICE_X31Y19         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.491    13.406    test_spec_red_pitaya_adc/CLK
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]/C
                         clock pessimism              0.134    13.541    
                         clock uncertainty           -0.261    13.280    
    SLICE_X31Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.875    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[2]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  3.379    

Slack (MET) :             3.379ns  (required time - arrival time)
  Source:                 test_spec_reg_cntrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]/CLR
                            (recovery check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk_125_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.766ns (21.407%)  route 2.812ns (78.593%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.406ns = ( 13.406 - 8.000 ) 
    Source Clock Delay      (SCD):    5.918ns
    Clock Pessimism Removal (CPR):    0.134ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.669     5.918    test_spec_reg_cntrl/out
    SLICE_X24Y44         FDRE                                         r  test_spec_reg_cntrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.518     6.436 f  test_spec_reg_cntrl/sBus_reg[0]/Q
                         net (fo=2, routed)           0.605     7.041    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_reg_cntrl_user_data_out[0]
    SLICE_X24Y43         LUT2 (Prop_lut2_I0_O)        0.124     7.165 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         1.141     8.306    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.124     8.430 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          1.066     9.496    test_spec_red_pitaya_adc/AR[0]
    SLICE_X31Y19         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.261    10.142    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    10.225 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           1.599    11.824    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.915 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         1.491    13.406    test_spec_red_pitaya_adc/CLK
    SLICE_X31Y19         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]/C
                         clock pessimism              0.134    13.541    
                         clock uncertainty           -0.261    13.280    
    SLICE_X31Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.875    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[3]
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -9.496    
  -------------------------------------------------------------------
                         slack                                  3.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcClkCount_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.291ns (28.349%)  route 0.735ns (71.650%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.604 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.224     2.828    test_spec_red_pitaya_adc/AR[0]
    SLICE_X24Y27         FDCE                                         f  test_spec_red_pitaya_adc/sAdcClkCount_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/CLK
    SLICE_X24Y27         FDCE                                         r  test_spec_red_pitaya_adc/sAdcClkCount_reg[0]/C
                         clock pessimism             -0.189     2.187    
                         clock uncertainty            0.261     2.448    
    SLICE_X24Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.381    test_spec_red_pitaya_adc/sAdcClkCount_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcClkCount_reg[1]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.291ns (28.349%)  route 0.735ns (71.650%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.604 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.224     2.828    test_spec_red_pitaya_adc/AR[0]
    SLICE_X24Y27         FDCE                                         f  test_spec_red_pitaya_adc/sAdcClkCount_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/CLK
    SLICE_X24Y27         FDCE                                         r  test_spec_red_pitaya_adc/sAdcClkCount_reg[1]/C
                         clock pessimism             -0.189     2.187    
                         clock uncertainty            0.261     2.448    
    SLICE_X24Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.381    test_spec_red_pitaya_adc/sAdcClkCount_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcClkCount_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.291ns (28.349%)  route 0.735ns (71.650%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.604 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.224     2.828    test_spec_red_pitaya_adc/AR[0]
    SLICE_X24Y27         FDCE                                         f  test_spec_red_pitaya_adc/sAdcClkCount_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/CLK
    SLICE_X24Y27         FDCE                                         r  test_spec_red_pitaya_adc/sAdcClkCount_reg[2]/C
                         clock pessimism             -0.189     2.187    
                         clock uncertainty            0.261     2.448    
    SLICE_X24Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.381    test_spec_red_pitaya_adc/sAdcClkCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcClkCount_reg[3]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.291ns (28.349%)  route 0.735ns (71.650%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.604 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.224     2.828    test_spec_red_pitaya_adc/AR[0]
    SLICE_X24Y27         FDCE                                         f  test_spec_red_pitaya_adc/sAdcClkCount_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/CLK
    SLICE_X24Y27         FDCE                                         r  test_spec_red_pitaya_adc/sAdcClkCount_reg[3]/C
                         clock pessimism             -0.189     2.187    
                         clock uncertainty            0.261     2.448    
    SLICE_X24Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.381    test_spec_red_pitaya_adc/sAdcClkCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcClkCount_reg[4]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.291ns (28.349%)  route 0.735ns (71.650%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.604 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.224     2.828    test_spec_red_pitaya_adc/AR[0]
    SLICE_X24Y27         FDCE                                         f  test_spec_red_pitaya_adc/sAdcClkCount_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/CLK
    SLICE_X24Y27         FDCE                                         r  test_spec_red_pitaya_adc/sAdcClkCount_reg[4]/C
                         clock pessimism             -0.189     2.187    
                         clock uncertainty            0.261     2.448    
    SLICE_X24Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.381    test_spec_red_pitaya_adc/sAdcClkCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdcDataValidIn_reg/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.291ns (28.349%)  route 0.735ns (71.650%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.604 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.224     2.828    test_spec_red_pitaya_adc/AR[0]
    SLICE_X24Y27         FDCE                                         f  test_spec_red_pitaya_adc/sAdcDataValidIn_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/CLK
    SLICE_X24Y27         FDCE                                         r  test_spec_red_pitaya_adc/sAdcDataValidIn_reg/C
                         clock pessimism             -0.189     2.187    
                         clock uncertainty            0.261     2.448    
    SLICE_X24Y27         FDCE (Remov_fdce_C_CLR)     -0.067     2.381    test_spec_red_pitaya_adc/sAdcDataValidIn_reg
  -------------------------------------------------------------------
                         required time                         -2.381    
                         arrival time                           2.828    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.005ns  (logic 0.291ns (28.964%)  route 0.714ns (71.036%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.604 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.202     2.806    test_spec_red_pitaya_adc/AR[0]
    SLICE_X22Y27         FDCE                                         f  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.817     2.377    test_spec_red_pitaya_adc/CLK
    SLICE_X22Y27         FDCE                                         r  test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]/C
                         clock pessimism             -0.189     2.187    
                         clock uncertainty            0.261     2.448    
    SLICE_X22Y27         FDCE (Remov_fdce_C_CLR)     -0.092     2.356    test_spec_red_pitaya_adc/sAdc1DataQIn_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.356    
                         arrival time                           2.806    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.073ns  (logic 0.291ns (27.125%)  route 0.782ns (72.876%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.381ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.604 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.270     2.874    test_spec_red_pitaya_adc/AR[0]
    SLICE_X31Y28         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.821     2.381    test_spec_red_pitaya_adc/CLK
    SLICE_X31Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]/C
                         clock pessimism             -0.189     2.191    
                         clock uncertainty            0.261     2.452    
    SLICE_X31Y28         FDCE (Remov_fdce_C_CLR)     -0.092     2.360    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.291ns (23.152%)  route 0.966ns (76.848%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.392ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.383ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.604 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.454     3.058    test_spec_red_pitaya_adc/AR[0]
    SLICE_X35Y29         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.823     2.383    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y29         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]/C
                         clock pessimism             -0.189     2.193    
                         clock uncertainty            0.261     2.454    
    SLICE_X35Y29         FDCE (Remov_fdce_C_CLR)     -0.092     2.362    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.708ns  (arrival time - required time)
  Source:                 test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/CLR
                            (removal check against rising-edge clock adc_clk_125_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk_125_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.268ns  (logic 0.291ns (22.945%)  route 0.977ns (77.055%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.382ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Uncertainty:      0.261ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.237ns
    Phase Error              (PE):    0.137ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.560     1.801    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X24Y43         FDRE                                         r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.148     1.949 r  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.090     2.039    test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/delay_q_net
    SLICE_X24Y43         LUT2 (Prop_lut2_I1_O)        0.098     2.137 f  test_spec_ip_inst/inst/test_spec_struct/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/test_spec_red_pitaya_adc_adc_reset_in[0]_INST_0/O
                         net (fo=110, routed)         0.422     2.559    red_pitaya_infr_inst/test_spec_red_pitaya_adc_adc_reset_in[0]
    SLICE_X24Y28         LUT3 (Prop_lut3_I0_O)        0.045     2.604 f  red_pitaya_infr_inst/adc_data_fifo_inst_i_1/O
                         net (fo=30, routed)          0.465     3.069    test_spec_red_pitaya_adc/AR[0]
    SLICE_X35Y28         FDCE                                         f  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk_125_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.517     0.950    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.003 r  red_pitaya_infr_inst/adc_clk_mmcm_inst/CLKOUT1
                         net (fo=1, routed)           0.528     1.531    red_pitaya_infr_inst/adc_clk_125_mmcm
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.560 r  red_pitaya_infr_inst/bufg_sysclk[5]/O
                         net (fo=362, routed)         0.822     2.382    test_spec_red_pitaya_adc/CLK
    SLICE_X35Y28         FDCE                                         r  test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]/C
                         clock pessimism             -0.189     2.192    
                         clock uncertainty            0.261     2.453    
    SLICE_X35Y28         FDCE (Remov_fdce_C_CLR)     -0.092     2.361    test_spec_red_pitaya_adc/sAdc0DataIIn_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           3.069    
  -------------------------------------------------------------------
                         slack                                  0.708    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.233ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 0.580ns (8.293%)  route 6.414ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.715     3.023    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.403     3.882    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         6.011    10.017    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X9Y34          FDCE                                         f  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.501    12.693    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X9Y34          FDCE                                         r  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.250    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 0.580ns (8.293%)  route 6.414ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.715     3.023    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.403     3.882    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         6.011    10.017    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X9Y34          FDCE                                         f  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.501    12.693    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X9Y34          FDCE                                         r  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][1]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.250    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][1]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][28]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 0.580ns (8.293%)  route 6.414ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.715     3.023    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.403     3.882    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         6.011    10.017    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X9Y34          FDCE                                         f  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.501    12.693    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X9Y34          FDCE                                         r  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][28]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.250    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][28]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 0.580ns (8.293%)  route 6.414ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.715     3.023    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.403     3.882    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         6.011    10.017    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X9Y34          FDCE                                         f  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.501    12.693    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X9Y34          FDCE                                         r  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.250    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][29]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 0.580ns (8.293%)  route 6.414ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.715     3.023    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.403     3.882    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         6.011    10.017    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X9Y34          FDCE                                         f  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.501    12.693    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X9Y34          FDCE                                         r  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.250    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][2]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 0.580ns (8.293%)  route 6.414ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.715     3.023    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.403     3.882    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         6.011    10.017    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X9Y34          FDCE                                         f  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.501    12.693    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X9Y34          FDCE                                         r  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.250    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][3]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 0.580ns (8.293%)  route 6.414ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.715     3.023    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.403     3.882    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         6.011    10.017    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X9Y34          FDCE                                         f  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.501    12.693    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X9Y34          FDCE                                         r  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.250    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][6]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.233ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 0.580ns (8.293%)  route 6.414ns (91.707%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.715     3.023    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.403     3.882    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         6.011    10.017    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[awready]_0
    SLICE_X9Y34          FDCE                                         f  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.501    12.693    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X9Y34          FDCE                                         r  axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X9Y34          FDCE (Recov_fdce_C_CLR)     -0.405    12.250    axi4lite_interconnect/axi4lite_accumdat_snap_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][7]
  -------------------------------------------------------------------
                         required time                         12.250    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  2.233    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_voltage_snap_ss_status][5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 0.580ns (8.338%)  route 6.376ns (91.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.715     3.023    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.403     3.882    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         5.973     9.979    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X22Y44         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_voltage_snap_ss_status][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.495    12.687    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X22Y44         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_voltage_snap_ss_status][5]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X22Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.244    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_voltage_snap_ss_status][5]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_voltage_snap_ss_status][7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 0.580ns (8.338%)  route 6.376ns (91.662%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.023ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.715     3.023    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.456     3.479 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.403     3.882    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.124     4.006 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         5.973     9.979    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X22Y44         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_voltage_snap_ss_status][7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        1.495    12.687    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X22Y44         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_voltage_snap_ss_status][7]/C
                         clock pessimism              0.116    12.803    
                         clock uncertainty           -0.154    12.649    
    SLICE_X22Y44         FDCE (Recov_fdce_C_CLR)     -0.405    12.244    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[adc_voltage_snap_ss_status][7]
  -------------------------------------------------------------------
                         required time                         12.244    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                  2.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/pBusSynchroniser.vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.056%)  route 0.185ns (52.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.562     0.903    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y40         FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.185     1.251    test_spec_acc_cnt/axil_rst[0]
    SLICE_X29Y40         FDCE                                         f  test_spec_acc_cnt/pBusSynchroniser.vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.830     1.200    test_spec_acc_cnt/CLK
    SLICE_X29Y40         FDCE                                         r  test_spec_acc_cnt/pBusSynchroniser.vBusValidTmp_reg/C
                         clock pessimism             -0.284     0.916    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    test_spec_acc_cnt/pBusSynchroniser.vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_spec_acc_cnt/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.056%)  route 0.185ns (52.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.562     0.903    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X28Y40         FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y40         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  red_pitaya_bd_inst/rst_ps7_0_50M/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.185     1.251    test_spec_acc_cnt/axil_rst[0]
    SLICE_X29Y40         FDCE                                         f  test_spec_acc_cnt/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.830     1.200    test_spec_acc_cnt/CLK
    SLICE_X29Y40         FDCE                                         r  test_spec_acc_cnt/sBusValid_reg/C
                         clock pessimism             -0.284     0.916    
    SLICE_X29Y40         FDCE (Remov_fdce_C_CLR)     -0.092     0.824    test_spec_acc_cnt/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -0.824    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.186ns (33.787%)  route 0.365ns (66.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.136     1.200    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         0.228     1.473    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X5Y59          FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X5Y59          FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][17]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X5Y59          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][17]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.125%)  route 0.376ns (66.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.136     1.200    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         0.239     1.484    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X3Y58          FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X3Y58          FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][25]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X3Y58          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][25]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.125%)  route 0.376ns (66.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.136     1.200    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         0.239     1.484    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X3Y58          FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X3Y58          FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][26]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X3Y58          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][26]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.125%)  route 0.376ns (66.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.136     1.200    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         0.239     1.484    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X3Y58          FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X3Y58          FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][29]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X3Y58          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][29]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.125%)  route 0.376ns (66.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.136     1.200    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         0.239     1.484    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X3Y58          FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X3Y58          FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][30]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X3Y58          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_cnt][30]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.399%)  route 0.447ns (70.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.136     1.200    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         0.310     1.555    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X3Y57          FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X3Y57          FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][24]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X3Y57          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][24]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.399%)  route 0.447ns (70.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.136     1.200    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         0.310     1.555    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X3Y57          FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X3Y57          FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][25]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X3Y57          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][25]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.709ns  (arrival time - required time)
  Source:                 red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.399%)  route 0.447ns (70.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.582     0.923    red_pitaya_bd_inst/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X3Y59          FDRE                                         r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  red_pitaya_bd_inst/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.136     1.200    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/axil_rst_n[0]
    SLICE_X3Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.245 f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm[1]_i_3/O
                         net (fo=744, routed)         0.310     1.555    axi4lite_interconnect/axi4lite_sw_reg_inst/bbstub_peripheral_aresetn[0]
    SLICE_X3Y57          FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  red_pitaya_bd_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    red_pitaya_bd_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  red_pitaya_bd_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1644, routed)        0.851     1.221    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X3Y57          FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][26]/C
                         clock pessimism             -0.282     0.939    
    SLICE_X3Y57          FDCE (Remov_fdce_C_CLR)     -0.092     0.847    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[acc_len][26]
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.709    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dsp_clk_mmcm
  To Clock:  dsp_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.386ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 0.456ns (21.875%)  route 1.629ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.302ns = ( 13.302 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.657     5.906    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.456     6.362 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.629     7.991    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y22         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.486    13.302    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                         clock pessimism              0.548    13.850    
                         clock uncertainty           -0.069    13.781    
    SLICE_X33Y22         FDCE (Recov_fdce_C_CLR)     -0.405    13.376    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         13.376    
                         arrival time                          -7.991    
  -------------------------------------------------------------------
                         slack                                  5.386    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.908ns  (logic 0.456ns (23.904%)  route 1.452ns (76.096%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.657     5.906    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.456     6.362 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.452     7.814    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X21Y22         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.485    13.301    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X21Y22         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]/C
                         clock pessimism              0.447    13.749    
                         clock uncertainty           -0.069    13.680    
    SLICE_X21Y22         FDCE (Recov_fdce_C_CLR)     -0.405    13.275    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[16]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -7.814    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.918ns  (logic 0.456ns (23.779%)  route 1.462ns (76.221%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.303ns = ( 13.303 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.657     5.906    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.456     6.362 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.462     7.824    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y21         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.487    13.303    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y21         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]/C
                         clock pessimism              0.548    13.851    
                         clock uncertainty           -0.069    13.782    
    SLICE_X29Y21         FDCE (Recov_fdce_C_CLR)     -0.405    13.377    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[20]
  -------------------------------------------------------------------
                         required time                         13.377    
                         arrival time                          -7.824    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.456ns (23.943%)  route 1.449ns (76.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 13.305 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.657     5.906    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.456     6.362 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.449     7.811    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y18         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.489    13.305    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y18         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
                         clock pessimism              0.548    13.853    
                         clock uncertainty           -0.069    13.784    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.405    13.379    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.569ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.905ns  (logic 0.456ns (23.943%)  route 1.449ns (76.057%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.305ns = ( 13.305 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.657     5.906    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.456     6.362 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.449     7.811    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X29Y18         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.489    13.305    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X29Y18         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]/C
                         clock pessimism              0.548    13.853    
                         clock uncertainty           -0.069    13.784    
    SLICE_X29Y18         FDCE (Recov_fdce_C_CLR)     -0.405    13.379    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[25]
  -------------------------------------------------------------------
                         required time                         13.379    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  5.569    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.897ns  (logic 0.456ns (24.036%)  route 1.441ns (75.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 13.301 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.657     5.906    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.456     6.362 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.441     7.803    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/AR[0]
    SLICE_X33Y26         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.485    13.301    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X33Y26         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.548    13.849    
                         clock uncertainty           -0.069    13.780    
    SLICE_X33Y26         FDCE (Recov_fdce_C_CLR)     -0.405    13.375    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         13.375    
                         arrival time                          -7.803    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.456ns (25.955%)  route 1.301ns (74.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.657     5.906    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.456     6.362 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.301     7.663    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X21Y23         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.484    13.300    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.447    13.748    
                         clock uncertainty           -0.069    13.679    
    SLICE_X21Y23         FDCE (Recov_fdce_C_CLR)     -0.405    13.274    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.456ns (25.955%)  route 1.301ns (74.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.657     5.906    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.456     6.362 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.301     7.663    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X21Y23         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.484    13.300    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism              0.447    13.748    
                         clock uncertainty           -0.069    13.679    
    SLICE_X21Y23         FDCE (Recov_fdce_C_CLR)     -0.405    13.274    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.456ns (25.955%)  route 1.301ns (74.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.657     5.906    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.456     6.362 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.301     7.663    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X21Y23         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.484    13.300    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism              0.447    13.748    
                         clock uncertainty           -0.069    13.679    
    SLICE_X21Y23         FDCE (Recov_fdce_C_CLR)     -0.405    13.274    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  5.611    

Slack (MET) :             5.611ns  (required time - arrival time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (dsp_clk_mmcm rise@8.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.757ns  (logic 0.456ns (25.955%)  route 1.301ns (74.045%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 13.300 - 8.000 ) 
    Source Clock Delay      (SCD):    5.906ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.285     2.300    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.388 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.148    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     4.249 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.657     5.906    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.456     6.362 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          1.301     7.663    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X21Y23         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     8.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.881     8.881 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           1.162    10.043    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.126 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           1.599    11.725    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.816 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        1.484    13.300    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism              0.447    13.748    
                         clock uncertainty           -0.069    13.679    
    SLICE_X21Y23         FDCE (Recov_fdce_C_CLR)     -0.405    13.274    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         13.274    
                         arrival time                          -7.663    
  -------------------------------------------------------------------
                         slack                                  5.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.439%)  route 0.392ns (73.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.552     1.793    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.934 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.392     2.326    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X21Y26         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.815     2.338    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y26         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.286     2.052    
    SLICE_X21Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.960    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.439%)  route 0.392ns (73.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.552     1.793    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.934 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.392     2.326    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X21Y26         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.815     2.338    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y26         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.286     2.052    
    SLICE_X21Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.960    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.439%)  route 0.392ns (73.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.552     1.793    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.934 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.392     2.326    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X21Y26         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.815     2.338    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y26         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]/C
                         clock pessimism             -0.286     2.052    
    SLICE_X21Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.960    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.641%)  route 0.179ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.550     1.791    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y28         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDPE (Prop_fdpe_C_Q)         0.128     1.919 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.179     2.099    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X22Y30         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.818     2.341    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.534     1.807    
    SLICE_X22Y30         FDCE (Remov_fdce_C_CLR)     -0.146     1.661    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.641%)  route 0.179ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.550     1.791    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y28         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDPE (Prop_fdpe_C_Q)         0.128     1.919 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.179     2.099    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X22Y30         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.818     2.341    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.534     1.807    
    SLICE_X22Y30         FDCE (Remov_fdce_C_CLR)     -0.146     1.661    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.641%)  route 0.179ns (58.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.341ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.550     1.791    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X22Y28         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y28         FDPE (Prop_fdpe_C_Q)         0.128     1.919 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.179     2.099    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X22Y30         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.818     2.341    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.534     1.807    
    SLICE_X22Y30         FDPE (Remov_fdpe_C_PRE)     -0.149     1.658    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.632%)  route 0.511ns (78.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.552     1.793    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.934 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.511     2.445    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X16Y25         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.815     2.338    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X16Y25         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.286     2.052    
    SLICE_X16Y25         FDPE (Remov_fdpe_C_PRE)     -0.071     1.981    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.632%)  route 0.511ns (78.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.552     1.793    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.934 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.511     2.445    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X16Y25         FDPE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.815     2.338    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X16Y25         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.286     2.052    
    SLICE_X16Y25         FDPE (Remov_fdpe_C_PRE)     -0.071     1.981    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.445    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.205%)  route 0.557ns (79.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.552     1.793    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.934 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.557     2.491    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X21Y23         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.815     2.338    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.286     2.052    
    SLICE_X21Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.960    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock dsp_clk_mmcm  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dsp_clk_mmcm rise@0.000ns - dsp_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.141ns (20.205%)  route 0.557ns (79.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.338ns
    Source Clock Delay      (SCD):    1.793ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.440     0.684    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.734 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.216    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.242 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.552     1.793    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X22Y30         FDPE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.934 f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=48, routed)          0.557     2.491    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_rep_0
    SLICE_X21Y23         FDCE                                         f  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dsp_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  ADC_CLK_IN_P[0] (IN)
                         net (fo=0)                   0.000     0.000    red_pitaya_infr_inst/ADC_CLK_IN_P[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.433     0.433 r  red_pitaya_infr_inst/adc_clk_ibuf_inst/O
                         net (fo=2, routed)           0.480     0.913    red_pitaya_infr_inst/adc_clk_ibuf
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.966 r  red_pitaya_infr_inst/dsp_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.494    red_pitaya_infr_inst/dsp_clk_mmcm
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.523 r  red_pitaya_infr_inst/bufg_sysclk[9]/O
                         net (fo=7436, routed)        0.815     2.338    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X21Y23         FDCE                                         r  test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism             -0.286     2.052    
    SLICE_X21Y23         FDCE (Remov_fdce_C_CLR)     -0.092     1.960    test_spec_red_pitaya_adc/adc_data_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.531    





