# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../design_sources/n_bit_up_down_counter.vhd" \
"../../../../../simulation_sources/n_bit_up_down_counter_tb.vhd" \

# Do not sort compile order
nosort
