\doxysection{FMPI2\+C\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_m_p_i2_c___type_def}{}\label{struct_f_m_p_i2_c___type_def}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}


Inter-\/integrated Circuit Interface.  




{\ttfamily \#include $<$stm32f410cx.\+h$>$}



Collaboration diagram for FMPI2\+C\+\_\+\+Type\+Def\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=167pt]{struct_f_m_p_i2_c___type_def__coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}{CR1}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_afdfa307571967afb1d97943e982b6586}{CR2}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}{OAR1}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}{OAR2}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}{TIMINGR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}{TIMEOUTR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{ISR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{ICR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}{PECR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}{RXDR}}
\item 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_m_p_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}{TXDR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Inter-\/integrated Circuit Interface. 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00332}{332}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.



\label{doc-variable-members}
\Hypertarget{struct_f_m_p_i2_c___type_def_doc-variable-members}
\doxysubsection{Field Documentation}
\Hypertarget{struct_f_m_p_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!CR1@{CR1}}
\index{CR1@{CR1}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR1}{CR1}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_ab0ec7102960640751d44e92ddac994f0} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR1}

FMPI2C Control register 1, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00334}{334}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_f_m_p_i2_c___type_def_afdfa307571967afb1d97943e982b6586}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!CR2@{CR2}}
\index{CR2@{CR2}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR2}{CR2}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_afdfa307571967afb1d97943e982b6586} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR2}

FMPI2C Control register 2, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00335}{335}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_f_m_p_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!ICR@{ICR}}
\index{ICR@{ICR}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ICR}{ICR}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_a0a8c8230846fd8ff154b9fde8dfa0399} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ICR}

FMPI2C Interrupt clear register, Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00341}{341}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_f_m_p_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!ISR@{ISR}}
\index{ISR@{ISR}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ISR}{ISR}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_ab3c49a96815fcbee63d95e1e74f20e75} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ISR}

FMPI2C Interrupt and status register, Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00340}{340}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_f_m_p_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!OAR1@{OAR1}}
\index{OAR1@{OAR1}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OAR1}{OAR1}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_a08b4be0d626a00f26bc295b379b3bba6} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OAR1}

FMPI2C Own address 1 register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00336}{336}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_f_m_p_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!OAR2@{OAR2}}
\index{OAR2@{OAR2}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OAR2}{OAR2}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_ab5c57ffed0351fa064038939a6c0bbf6} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OAR2}

FMPI2C Own address 2 register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00337}{337}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_f_m_p_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!PECR@{PECR}}
\index{PECR@{PECR}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PECR}{PECR}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_af427631ab4515bb1f16bf5869682c18b} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PECR}

FMPI2C PEC register, Address offset\+: 0x20 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00342}{342}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_f_m_p_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!RXDR@{RXDR}}
\index{RXDR@{RXDR}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RXDR}{RXDR}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_a9bf29a9104cb5569823ab892174f9c8c} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t RXDR}

FMPI2C Receive data register, Address offset\+: 0x24 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00343}{343}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_f_m_p_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!TIMEOUTR@{TIMEOUTR}}
\index{TIMEOUTR@{TIMEOUTR}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMEOUTR}{TIMEOUTR}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_a95187d83f061ebbddd8668d0db3fbaa5} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMEOUTR}

FMPI2C Timeout register, Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00339}{339}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_f_m_p_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!TIMINGR@{TIMINGR}}
\index{TIMINGR@{TIMINGR}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TIMINGR}{TIMINGR}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_a5576a30ffbe0a0800ce7788610327677} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TIMINGR}

FMPI2C Timing register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00338}{338}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.

\Hypertarget{struct_f_m_p_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72}\index{FMPI2C\_TypeDef@{FMPI2C\_TypeDef}!TXDR@{TXDR}}
\index{TXDR@{TXDR}!FMPI2C\_TypeDef@{FMPI2C\_TypeDef}}
\doxysubsubsection{\texorpdfstring{TXDR}{TXDR}}
{\footnotesize\ttfamily \label{struct_f_m_p_i2_c___type_def_ad7e8d785fff2acfeb8814e43bda8dd72} 
\mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t TXDR}

FMPI2C Transmit data register, Address offset\+: 0x28 

Definition at line \mbox{\hyperlink{stm32f410cx_8h_source_l00344}{344}} of file \mbox{\hyperlink{stm32f410cx_8h_source}{stm32f410cx.\+h}}.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f410cx_8h}{stm32f410cx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f410rx_8h}{stm32f410rx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f410tx_8h}{stm32f410tx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412cx_8h}{stm32f412cx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412rx_8h}{stm32f412rx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412vx_8h}{stm32f412vx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f412zx_8h}{stm32f412zx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f413xx_8h}{stm32f413xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f423xx_8h}{stm32f423xx.\+h}}\item 
C\+:/\+Users/\+TOVIS/test/\+Test\+Rtos/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
