#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Mon Feb 06 00:24:03 2017
# Process ID: 9236
# Log file: D:/RISC-Vhdl/planAhead_run_1/planAhead.log
# Journal file: D:/RISC-Vhdl/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/weitere/Software/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/RISC-Vhdl/pa.fromNetlist.tcl
# create_project -name RISCV -dir "D:/RISC-Vhdl/planAhead_run_1" -part xc3s700afg484-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "D:/RISC-Vhdl/toplevel.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {D:/RISC-Vhdl} {ipcore_dir} }
# set_property target_constrs_file "D:/RISC-Vhdl/ddr2_pinning.ucf" [current_fileset -constrset]
Adding file 'D:/RISC-Vhdl/ddr2_pinning.ucf' to fileset 'constrs_1'
# add_files [list {ddr2_pinning.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {pinning.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s700afg484-4
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design toplevel.ngc ...
WARNING:NetListWriters:298 - No output is written to toplevel.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus CPU/ALU/Madd_reg_data1_sub0001_cy<3 : 1>
   on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU/ALU/debug_signal_mux0002<30 : 0> on
   block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus CPU/CDU/Mcompar_mode_cmp_ge0000_lut<12 :
   1> on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   INST_Clock_VHDL/Mcompar_clk1Hz_cmp_ge0000_lut<13 : 1> on block toplevel is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   INST_DDR2_RAM_CORE/infrastructure_top0/Mcompar_counter200_cmp_lt0000_lut<4 :
   0> on block toplevel is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   INST_DDR2_RAM_CORE/top_00/controller0/ddr_address1_mux0006<12 : 6> on block
   toplevel is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus INST_UART/Mcompar_state_cmp_ge0000_lut<7
   : 0> on block toplevel is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus INST_UART/Mcompar_state_cmp_ge0001_lut<7
   : 0> on block toplevel is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus ascii_y_in<6 : 0> on block toplevel is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file toplevel.edif ...
ngc2edif: Total memory usage is 102896 kilobytes

Parsing EDIF File [./planAhead_run_1/RISCV.data/cache/toplevel_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/RISCV.data/cache/toplevel_ngc_zx.edif]
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design divSigned.ngc ...
WARNING:NetListWriters:298 - No output is written to divSigned.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file divSigned.edif ...
ngc2edif: Total memory usage is 85064 kilobytes

Reading core file 'D:/RISC-Vhdl/ipcore_dir/divSigned.ngc' for (cell view 'divSigned', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_1/RISCV.data/cache/divSigned_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/RISCV.data/cache/divSigned_ngc_zx.edif]
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design divUnsigned.ngc ...
WARNING:NetListWriters:298 - No output is written to divUnsigned.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file divUnsigned.edif ...
ngc2edif: Total memory usage is 84168 kilobytes

Reading core file 'D:/RISC-Vhdl/ipcore_dir/divUnsigned.ngc' for (cell view 'divUnsigned', library 'toplevel_lib', file 'toplevel.ngc')
Parsing EDIF File [./planAhead_run_1/RISCV.data/cache/divUnsigned_ngc_zx.edif]
INFO: [Common 17-344] 'link_design' was cancelled
INFO: [Common 17-344] 'source' was cancelled
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/RISC-Vhdl\planAhead_pid9236.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Mon Feb 06 00:24:59 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
