--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2959 paths analyzed, 488 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.804ns.
--------------------------------------------------------------------------------
Slack:                  14.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.747ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.BQ      Tcko                  0.430   M_beta_game_levelout[1]
                                                       beta_game/level/M_regs_q_0
    SLICE_X12Y20.A3      net (fanout=4)        0.772   M_beta_game_levelout[0]
    SLICE_X12Y20.A       Tilo                  0.254   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y20.A1      net (fanout=1)        0.736   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y20.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y21.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y22.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y21.D3      net (fanout=1)        0.599   beta_game/alu/M_add_out[9]
    SLICE_X15Y21.DMUX    Tilo                  0.337   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X16Y20.C4      net (fanout=1)        0.565   beta_game/alu/N59
    SLICE_X16Y20.C       Tilo                  0.255   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y22.A5      net (fanout=1)        0.614   beta_game/M_alu_out[9]
    SLICE_X16Y22.CLK     Tas                   0.339   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.747ns (2.455ns logic, 3.292ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  14.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.742ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X13Y20.D2      net (fanout=6)        0.764   M_beta_game_boardout[0]
    SLICE_X13Y20.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X14Y20.A2      net (fanout=3)        0.711   beta_game/M_alu_a[0]
    SLICE_X14Y20.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y21.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y22.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y21.D3      net (fanout=1)        0.599   beta_game/alu/M_add_out[9]
    SLICE_X15Y21.DMUX    Tilo                  0.337   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X16Y20.C4      net (fanout=1)        0.565   beta_game/alu/N59
    SLICE_X16Y20.C       Tilo                  0.255   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y22.A5      net (fanout=1)        0.614   beta_game/M_alu_out[9]
    SLICE_X16Y22.CLK     Tas                   0.339   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.742ns (2.483ns logic, 3.259ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack:                  14.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.723ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X12Y20.A2      net (fanout=6)        0.748   M_beta_game_boardout[0]
    SLICE_X12Y20.A       Tilo                  0.254   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y20.A1      net (fanout=1)        0.736   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y20.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y21.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y22.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y21.D3      net (fanout=1)        0.599   beta_game/alu/M_add_out[9]
    SLICE_X15Y21.DMUX    Tilo                  0.337   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X16Y20.C4      net (fanout=1)        0.565   beta_game/alu/N59
    SLICE_X16Y20.C       Tilo                  0.255   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y22.A5      net (fanout=1)        0.614   beta_game/M_alu_out[9]
    SLICE_X16Y22.CLK     Tas                   0.339   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.723ns (2.455ns logic, 3.268ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  14.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.700ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.BQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X13Y22.B2      net (fanout=5)        0.993   M_beta_game_boardout[1]
    SLICE_X13Y22.B       Tilo                  0.259   beta_game/M_alu_a[1]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X14Y20.BX      net (fanout=4)        0.738   beta_game/M_alu_a[1]
    SLICE_X14Y20.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y21.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y22.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y21.D3      net (fanout=1)        0.599   beta_game/alu/M_add_out[9]
    SLICE_X15Y21.DMUX    Tilo                  0.337   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X16Y20.C4      net (fanout=1)        0.565   beta_game/alu/N59
    SLICE_X16Y20.C       Tilo                  0.255   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y22.A5      net (fanout=1)        0.614   beta_game/M_alu_out[9]
    SLICE_X16Y22.CLK     Tas                   0.339   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.700ns (2.185ns logic, 3.515ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  14.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.688ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_5
    SLICE_X17Y21.B4      net (fanout=5)        0.984   M_beta_game_boardout[5]
    SLICE_X17Y21.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X18Y22.B1      net (fanout=4)        0.937   beta_game/M_alu_a[5]
    SLICE_X18Y22.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y23.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X15Y20.B1      net (fanout=3)        1.254   a[15]_b[15]_equal_1_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.688ns (2.008ns logic, 3.680ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack:                  14.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.636ns (Levels of Logic = 5)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.525   M_beta_game_boardout[11]
                                                       beta_game/board/M_regs_q_10
    SLICE_X17Y23.B2      net (fanout=6)        1.142   M_beta_game_boardout[10]
    SLICE_X17Y23.B       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X18Y22.D1      net (fanout=3)        0.790   beta_game/M_alu_a[10]
    SLICE_X18Y22.COUT    Topcyd                0.290   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<3>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y23.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X15Y20.B1      net (fanout=3)        1.254   a[15]_b[15]_equal_1_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.636ns (1.945ns logic, 3.691ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack:                  14.320ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.645ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.CQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X15Y24.C4      net (fanout=6)        0.808   M_beta_game_boardout[2]
    SLICE_X15Y24.C       Tilo                  0.259   M_beta_game_levelout[4]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X18Y22.A1      net (fanout=3)        1.046   beta_game/M_alu_a[2]
    SLICE_X18Y22.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y23.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X15Y20.B1      net (fanout=3)        1.254   a[15]_b[15]_equal_1_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.645ns (2.032ns logic, 3.613ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  14.344ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.600ns (Levels of Logic = 7)
  Clock Path Skew:      -0.021ns (0.286 - 0.307)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.CQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X15Y24.C4      net (fanout=6)        0.808   M_beta_game_boardout[2]
    SLICE_X15Y24.C       Tilo                  0.259   M_beta_game_levelout[4]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X14Y20.CX      net (fanout=3)        0.886   beta_game/M_alu_a[2]
    SLICE_X14Y20.COUT    Tcxcy                 0.134   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y21.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y22.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y21.D3      net (fanout=1)        0.599   beta_game/alu/M_add_out[9]
    SLICE_X15Y21.DMUX    Tilo                  0.337   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X16Y20.C4      net (fanout=1)        0.565   beta_game/alu/N59
    SLICE_X16Y20.C       Tilo                  0.255   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y22.A5      net (fanout=1)        0.614   beta_game/M_alu_out[9]
    SLICE_X16Y22.CLK     Tas                   0.339   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.600ns (2.122ns logic, 3.478ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  14.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.586ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_1 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.BQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_1
    SLICE_X13Y22.B2      net (fanout=5)        0.993   M_beta_game_boardout[1]
    SLICE_X13Y22.B       Tilo                  0.259   beta_game/M_alu_a[1]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X18Y22.A4      net (fanout=4)        0.802   beta_game/M_alu_a[1]
    SLICE_X18Y22.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y23.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X15Y20.B1      net (fanout=3)        1.254   a[15]_b[15]_equal_1_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.586ns (2.032ns logic, 3.554ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  14.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.582ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_0 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.AQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_0
    SLICE_X13Y20.D2      net (fanout=6)        0.764   M_beta_game_boardout[0]
    SLICE_X13Y20.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y22.A6      net (fanout=3)        1.027   beta_game/M_alu_a[0]
    SLICE_X18Y22.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y23.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X15Y20.B1      net (fanout=3)        1.254   a[15]_b[15]_equal_1_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.582ns (2.032ns logic, 3.550ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  14.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.549ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_5
    SLICE_X17Y21.B4      net (fanout=5)        0.984   M_beta_game_boardout[5]
    SLICE_X17Y21.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X14Y21.BX      net (fanout=4)        0.690   beta_game/M_alu_a[5]
    SLICE_X14Y21.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y22.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y21.D3      net (fanout=1)        0.599   beta_game/alu/M_add_out[9]
    SLICE_X15Y21.DMUX    Tilo                  0.337   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X16Y20.C4      net (fanout=1)        0.565   beta_game/alu/N59
    SLICE_X16Y20.C       Tilo                  0.255   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y22.A5      net (fanout=1)        0.614   beta_game/M_alu_out[9]
    SLICE_X16Y22.CLK     Tas                   0.339   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.549ns (2.094ns logic, 3.455ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  14.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.535ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.BQ      Tcko                  0.430   M_beta_game_levelout[1]
                                                       beta_game/level/M_regs_q_0
    SLICE_X13Y20.D6      net (fanout=4)        0.557   M_beta_game_levelout[0]
    SLICE_X13Y20.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X14Y20.A2      net (fanout=3)        0.711   beta_game/M_alu_a[0]
    SLICE_X14Y20.COUT    Topcya                0.495   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/M_alu_a[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y21.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y22.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y21.D3      net (fanout=1)        0.599   beta_game/alu/M_add_out[9]
    SLICE_X15Y21.DMUX    Tilo                  0.337   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X16Y20.C4      net (fanout=1)        0.565   beta_game/alu/N59
    SLICE_X16Y20.C       Tilo                  0.255   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y22.A5      net (fanout=1)        0.614   beta_game/M_alu_out[9]
    SLICE_X16Y22.CLK     Tas                   0.339   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.535ns (2.483ns logic, 3.052ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  14.447ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.496ns (Levels of Logic = 7)
  Clock Path Skew:      -0.022ns (0.286 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_1 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.CQ      Tcko                  0.430   M_beta_game_levelout[1]
                                                       beta_game/level/M_regs_q_1
    SLICE_X13Y22.B4      net (fanout=3)        0.789   M_beta_game_levelout[1]
    SLICE_X13Y22.B       Tilo                  0.259   beta_game/M_alu_a[1]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X14Y20.BX      net (fanout=4)        0.738   beta_game/M_alu_a[1]
    SLICE_X14Y20.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y21.COUT    Tbyp                  0.091   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y22.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y21.D3      net (fanout=1)        0.599   beta_game/alu/M_add_out[9]
    SLICE_X15Y21.DMUX    Tilo                  0.337   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X16Y20.C4      net (fanout=1)        0.565   beta_game/alu/N59
    SLICE_X16Y20.C       Tilo                  0.255   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y22.A5      net (fanout=1)        0.614   beta_game/M_alu_out[9]
    SLICE_X16Y22.CLK     Tas                   0.339   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.496ns (2.185ns logic, 3.311ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack:                  14.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.468ns (Levels of Logic = 6)
  Clock Path Skew:      -0.016ns (0.286 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.CQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_7
    SLICE_X13Y21.D2      net (fanout=5)        0.946   M_beta_game_boardout[7]
    SLICE_X13Y21.D       Tilo                  0.259   M_beta_game_levelout[7]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X14Y21.DX      net (fanout=4)        0.723   beta_game/M_alu_a[7]
    SLICE_X14Y21.COUT    Tdxcy                 0.121   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y22.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y21.D3      net (fanout=1)        0.599   beta_game/alu/M_add_out[9]
    SLICE_X15Y21.DMUX    Tilo                  0.337   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X16Y20.C4      net (fanout=1)        0.565   beta_game/alu/N59
    SLICE_X16Y20.C       Tilo                  0.255   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y22.A5      net (fanout=1)        0.614   beta_game/M_alu_out[9]
    SLICE_X16Y22.CLK     Tas                   0.339   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (2.018ns logic, 3.450ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  14.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.462ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.190 - 0.194)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.AQ      Tcko                  0.525   M_beta_game_levelout[6]
                                                       beta_game/level/M_regs_q_5
    SLICE_X17Y21.B6      net (fanout=32)       0.663   M_beta_game_levelout[5]
    SLICE_X17Y21.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X18Y22.B1      net (fanout=4)        0.937   beta_game/M_alu_a[5]
    SLICE_X18Y22.COUT    Topcyb                0.448   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y23.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X15Y20.B1      net (fanout=3)        1.254   a[15]_b[15]_equal_1_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.462ns (2.103ns logic, 3.359ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Slack:                  14.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.414ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.525   M_beta_game_boardout[11]
                                                       beta_game/board/M_regs_q_10
    SLICE_X17Y23.B2      net (fanout=6)        1.142   M_beta_game_boardout[10]
    SLICE_X17Y23.B       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X12Y22.B5      net (fanout=3)        0.665   beta_game/M_alu_a[10]
    SLICE_X12Y22.DMUX    Topbd                 0.695   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<5>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X15Y20.B2      net (fanout=3)        0.994   a[15]_b[15]_LessThan_3_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.414ns (2.111ns logic, 3.303ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  14.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.403ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.290 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.AQ      Tcko                  0.525   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_8
    SLICE_X19Y22.A5      net (fanout=2)        0.712   beta_game/M_regs_q_8
    SLICE_X19Y22.A       Tilo                  0.259   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X12Y22.A1      net (fanout=4)        1.085   beta_game/M_alu_a[8]
    SLICE_X12Y22.DMUX    Topad                 0.694   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi4
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X15Y20.B2      net (fanout=3)        0.994   a[15]_b[15]_LessThan_3_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.403ns (2.110ns logic, 3.293ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack:                  14.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.395ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.290 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y20.AQ      Tcko                  0.525   beta_game/M_regs_q_9
                                                       beta_game/level/M_regs_q_8
    SLICE_X19Y22.A5      net (fanout=2)        0.712   beta_game/M_regs_q_8
    SLICE_X19Y22.A       Tilo                  0.259   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X12Y22.A1      net (fanout=4)        1.085   beta_game/M_alu_a[8]
    SLICE_X12Y22.DMUX    Topad                 0.686   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<4>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X15Y20.B2      net (fanout=3)        0.994   a[15]_b[15]_LessThan_3_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.395ns (2.102ns logic, 3.293ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  14.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_5
    SLICE_X17Y21.B4      net (fanout=5)        0.984   M_beta_game_boardout[5]
    SLICE_X17Y21.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X12Y21.C2      net (fanout=4)        0.938   beta_game/M_alu_a[5]
    SLICE_X12Y21.COUT    Topcyc                0.351   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi2
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X12Y22.DMUX    Tcind                 0.305   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X15Y20.B2      net (fanout=3)        0.994   a[15]_b[15]_LessThan_3_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (1.977ns logic, 3.421ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack:                  14.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_1 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.382ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.290 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_1 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.CQ      Tcko                  0.430   M_beta_game_levelout[1]
                                                       beta_game/level/M_regs_q_1
    SLICE_X13Y22.B4      net (fanout=3)        0.789   M_beta_game_levelout[1]
    SLICE_X13Y22.B       Tilo                  0.259   beta_game/M_alu_a[1]
                                                       beta_game/Mmux_M_alu_a81
    SLICE_X18Y22.A4      net (fanout=4)        0.802   beta_game/M_alu_a[1]
    SLICE_X18Y22.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y23.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X15Y20.B1      net (fanout=3)        1.254   a[15]_b[15]_equal_1_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.382ns (2.032ns logic, 3.350ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  14.572ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.290 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.BQ      Tcko                  0.430   M_beta_game_levelout[1]
                                                       beta_game/level/M_regs_q_0
    SLICE_X13Y20.D6      net (fanout=4)        0.557   M_beta_game_levelout[0]
    SLICE_X13Y20.D       Tilo                  0.259   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_alu_a17
    SLICE_X18Y22.A6      net (fanout=3)        1.027   beta_game/M_alu_a[0]
    SLICE_X18Y22.COUT    Topcya                0.472   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<0>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y23.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X15Y20.B1      net (fanout=3)        1.254   a[15]_b[15]_equal_1_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (2.032ns logic, 3.343ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  14.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.375ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_5 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.AQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_5
    SLICE_X17Y21.B4      net (fanout=5)        0.984   M_beta_game_boardout[5]
    SLICE_X17Y21.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X12Y21.C2      net (fanout=4)        0.938   beta_game/M_alu_a[5]
    SLICE_X12Y21.COUT    Topcyc                0.328   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X12Y22.DMUX    Tcind                 0.305   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X15Y20.B2      net (fanout=3)        0.994   a[15]_b[15]_LessThan_3_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.375ns (1.954ns logic, 3.421ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  14.587ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.378ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.CQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X15Y24.C4      net (fanout=6)        0.808   M_beta_game_boardout[2]
    SLICE_X15Y24.C       Tilo                  0.259   M_beta_game_levelout[4]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X12Y21.B4      net (fanout=3)        0.962   beta_game/M_alu_a[2]
    SLICE_X12Y21.COUT    Topcyb                0.483   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<1>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X12Y22.DMUX    Tcind                 0.305   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X15Y20.B2      net (fanout=3)        0.994   a[15]_b[15]_LessThan_3_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.378ns (2.109ns logic, 3.269ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack:                  14.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_5 (FF)
  Destination:          beta_game/board/M_regs_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.323ns (Levels of Logic = 6)
  Clock Path Skew:      -0.014ns (0.286 - 0.300)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_5 to beta_game/board/M_regs_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y23.AQ      Tcko                  0.525   M_beta_game_levelout[6]
                                                       beta_game/level/M_regs_q_5
    SLICE_X17Y21.B6      net (fanout=32)       0.663   M_beta_game_levelout[5]
    SLICE_X17Y21.B       Tilo                  0.259   beta_game/M_alu_a[5]
                                                       beta_game/Mmux_M_alu_a121
    SLICE_X14Y21.BX      net (fanout=4)        0.690   beta_game/M_alu_a[5]
    SLICE_X14Y21.COUT    Tbxcy                 0.197   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X14Y22.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[7]
    SLICE_X14Y22.BMUX    Tcinb                 0.277   beta_game/alu/add/Maddsub_holder_cy[11]
                                                       beta_game/alu/add/Maddsub_holder_cy<11>
    SLICE_X15Y21.D3      net (fanout=1)        0.599   beta_game/alu/M_add_out[9]
    SLICE_X15Y21.DMUX    Tilo                  0.337   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out175_SW0
    SLICE_X16Y20.C4      net (fanout=1)        0.565   beta_game/alu/N59
    SLICE_X16Y20.C       Tilo                  0.255   beta_game/M_regs_q_9
                                                       beta_game/alu/Mmux_out175
    SLICE_X16Y22.A5      net (fanout=1)        0.614   beta_game/M_alu_out[9]
    SLICE_X16Y22.CLK     Tas                   0.339   M_beta_game_boardout[11]
                                                       beta_game/Mmux_M_board_data161
                                                       beta_game/board/M_regs_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.323ns (2.189ns logic, 3.134ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack:                  14.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_10 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.321ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.290 - 0.303)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_10 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y22.BQ      Tcko                  0.525   M_beta_game_boardout[11]
                                                       beta_game/board/M_regs_q_10
    SLICE_X17Y23.B2      net (fanout=6)        1.142   M_beta_game_boardout[10]
    SLICE_X17Y23.B       Tilo                  0.259   beta_game/M_alu_a[10]
                                                       beta_game/Mmux_M_alu_a21
    SLICE_X12Y22.B5      net (fanout=3)        0.665   beta_game/M_alu_a[10]
    SLICE_X12Y22.DMUX    Topbd                 0.602   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi5
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X15Y20.B2      net (fanout=3)        0.994   a[15]_b[15]_LessThan_3_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.321ns (2.018ns logic, 3.303ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  14.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_2 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.285ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_2 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y20.CQ      Tcko                  0.430   M_beta_game_boardout[2]
                                                       beta_game/board/M_regs_q_2
    SLICE_X15Y24.C4      net (fanout=6)        0.808   M_beta_game_boardout[2]
    SLICE_X15Y24.C       Tilo                  0.259   M_beta_game_levelout[4]
                                                       beta_game/Mmux_M_alu_a91
    SLICE_X12Y21.B4      net (fanout=3)        0.962   beta_game/M_alu_a[2]
    SLICE_X12Y21.COUT    Topcyb                0.390   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi1
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<3>
    SLICE_X12Y22.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy[3]
    SLICE_X12Y22.DMUX    Tcind                 0.305   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X15Y20.B2      net (fanout=3)        0.994   a[15]_b[15]_LessThan_3_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.285ns (2.016ns logic, 3.269ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  14.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_7 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.268ns (Levels of Logic = 5)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_7 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.CQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_7
    SLICE_X13Y21.D2      net (fanout=5)        0.946   M_beta_game_boardout[7]
    SLICE_X13Y21.D       Tilo                  0.259   M_beta_game_levelout[7]
                                                       beta_game/Mmux_M_alu_a141
    SLICE_X18Y22.C6      net (fanout=4)        0.678   beta_game/M_alu_a[7]
    SLICE_X18Y22.COUT    Topcyc                0.325   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_lut<2>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<3>
    SLICE_X18Y23.CIN     net (fanout=1)        0.003   beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy[3]
    SLICE_X18Y23.BMUX    Tcinb                 0.239   a[15]_b[15]_equal_1_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_equal_1_o_cy<5>
    SLICE_X15Y20.B1      net (fanout=3)        1.254   a[15]_b[15]_equal_1_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (1.885ns logic, 3.383ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack:                  14.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.251ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.DQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_8
    SLICE_X19Y22.A3      net (fanout=5)        0.655   M_beta_game_boardout[8]
    SLICE_X19Y22.A       Tilo                  0.259   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X12Y22.A1      net (fanout=4)        1.085   beta_game/M_alu_a[8]
    SLICE_X12Y22.DMUX    Topad                 0.694   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lutdi4
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X15Y20.B2      net (fanout=3)        0.994   a[15]_b[15]_LessThan_3_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.251ns (2.015ns logic, 3.236ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  14.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/board/M_regs_q_8 (FF)
  Destination:          beta_game/board/M_regs_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.243ns (Levels of Logic = 4)
  Clock Path Skew:      -0.012ns (0.290 - 0.302)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/board/M_regs_q_8 to beta_game/board/M_regs_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y22.DQ      Tcko                  0.430   M_beta_game_boardout[8]
                                                       beta_game/board/M_regs_q_8
    SLICE_X19Y22.A3      net (fanout=5)        0.655   M_beta_game_boardout[8]
    SLICE_X19Y22.A       Tilo                  0.259   beta_game/M_alu_a[8]
                                                       beta_game/Mmux_M_alu_a151
    SLICE_X12Y22.A1      net (fanout=4)        1.085   beta_game/M_alu_a[8]
    SLICE_X12Y22.DMUX    Topad                 0.686   a[15]_b[15]_LessThan_3_o
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_lut<4>
                                                       beta_game/alu/cmp/Mcompar_a[15]_b[15]_LessThan_3_o_cy<7>
    SLICE_X15Y20.B2      net (fanout=3)        0.994   a[15]_b[15]_LessThan_3_o
    SLICE_X15Y20.B       Tilo                  0.259   M_beta_game_levelout[1]
                                                       beta_game/alu/Mmux_out28
    SLICE_X13Y20.A4      net (fanout=1)        0.502   beta_game/M_alu_out[0]
    SLICE_X13Y20.CLK     Tas                   0.373   M_beta_game_boardout[2]
                                                       beta_game/Mmux_M_board_data14
                                                       beta_game/board/M_regs_q_0
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (2.007ns logic, 3.236ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack:                  14.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               beta_game/level/M_regs_q_0 (FF)
  Destination:          beta_game/level/M_regs_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.227ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.283 - 0.308)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: beta_game/level/M_regs_q_0 to beta_game/level/M_regs_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y20.BQ      Tcko                  0.430   M_beta_game_levelout[1]
                                                       beta_game/level/M_regs_q_0
    SLICE_X12Y20.A3      net (fanout=4)        0.772   M_beta_game_levelout[0]
    SLICE_X12Y20.A       Tilo                  0.254   beta_game/alu/add/Maddsub_holder_lut[0]
                                                       beta_game/alu/add/Maddsub_holder_lut<0>
    SLICE_X14Y20.A1      net (fanout=1)        0.736   beta_game/alu/add/Maddsub_holder_lut[0]
    SLICE_X14Y20.COUT    Topcya                0.472   beta_game/alu/add/Maddsub_holder_cy[3]
                                                       beta_game/alu/add/Maddsub_holder_lut[0]_rt
                                                       beta_game/alu/add/Maddsub_holder_cy<3>
    SLICE_X14Y21.CIN     net (fanout=1)        0.003   beta_game/alu/add/Maddsub_holder_cy[3]
    SLICE_X14Y21.AMUX    Tcina                 0.210   beta_game/alu/add/Maddsub_holder_cy[7]
                                                       beta_game/alu/add/Maddsub_holder_cy<7>
    SLICE_X15Y21.D1      net (fanout=1)        0.555   beta_game/alu/M_add_out[4]
    SLICE_X15Y21.D       Tilo                  0.259   M_beta_game_boardout[4]
                                                       beta_game/alu/Mmux_out125
    SLICE_X15Y24.CX      net (fanout=3)        1.422   beta_game/M_alu_out[4]
    SLICE_X15Y24.CLK     Tdick                 0.114   M_beta_game_levelout[4]
                                                       beta_game/level/M_regs_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (1.739ns logic, 3.488ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_3/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_7/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X4Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_11/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X4Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_15/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X4Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_ctr_q_17/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X4Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[19]/CLK
  Logical resource: blink/M_ctr_q_18/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[19]/CLK
  Logical resource: blink/M_ctr_q_19/CK
  Location pin: SLICE_X8Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_20/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_21/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_22/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: blink/M_ctr_q[23]/CLK
  Logical resource: blink/M_ctr_q_23/CK
  Location pin: SLICE_X8Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_24/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_25/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_26/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_blink_value[3]/CLK
  Logical resource: blink/M_ctr_q_27/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.804|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2959 paths, 0 nets, and 531 connections

Design statistics:
   Minimum period:   5.804ns{1}   (Maximum frequency: 172.295MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec  3 16:17:07 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 405 MB



