# vsim -modelsimini /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/modelsim/modelsim.ini -wlf /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/test_output/lib.tb_inc16.all_2eeb55b34fbd7b5d1c8fa04094fa8e04485ace6a/modelsim/vsim.wlf -quiet -t ps -onfinish stop lib.tb_inc16(tb) -L vunit_lib -L lib -g/tb_inc16/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/vunit_out/test_output/lib.tb_inc16.all_2eeb55b34fbd7b5d1c8fa04094fa8e04485ace6a/,tb path : /home/borg/Desktop/ELESIS/Projetos/-Z01.1-EdnaldoPereira/Projetos/C-UnidadeLogicaAritmetica/testes/,use_color : true" 
# Start time: 15:05:53 on Mar 23,2022
# ** Warning: Design size of 21829 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# Break in Subprogram stop at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
# Stopped at /home/borg/.local/lib/python3.8/site-packages/vunit/vhdl/core/src/stop_body_2008p.vhd line 13
