// Seed: 326565693
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  output id_1;
  reg   id_4;
  logic id_5;
  reg id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  reg id_17;
  initial begin
    id_3 = 1;
  end
  logic id_18;
  type_26 id_19 (
      .id_0(id_9),
      .id_1()
  );
  logic id_20;
  initial begin
    id_2 = id_12;
    if (1'b0) begin
      #1;
      id_16 <= id_17;
      if (1) begin
        id_9 <= id_6;
        for (id_1 = id_8; (id_20); id_4 = id_12[1 : 1'b0]) id_1 <= #1 1'b0;
        id_8 <= #1 1'b0;
      end
      id_14 <= 1;
    end
  end
endmodule
