
silniczki v.0.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000358c  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08003720  08003720  00004720  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003750  08003750  0000500c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08003750  08003750  0000500c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08003750  08003750  0000500c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003750  08003750  00004750  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003754  08003754  00004754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08003758  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000500c  2**0
                  CONTENTS
 10 .bss          000000b8  2000000c  2000000c  0000500c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200000c4  200000c4  0000500c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000500c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000094e7  00000000  00000000  0000503c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000171c  00000000  00000000  0000e523  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009a8  00000000  00000000  0000fc40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000775  00000000  00000000  000105e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001f474  00000000  00000000  00010d5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000c187  00000000  00000000  000301d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c17db  00000000  00000000  0003c358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000fdb33  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000027f4  00000000  00000000  000fdb78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000068  00000000  00000000  0010036c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08003708 	.word	0x08003708

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08003708 	.word	0x08003708

080001d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001d4:	b580      	push	{r7, lr}
 80001d6:	af00      	add	r7, sp, #0
  HAL_Init();
 80001d8:	f000 fb88 	bl	80008ec <HAL_Init>
  SystemClock_Config();
 80001dc:	f000 f836 	bl	800024c <SystemClock_Config>
  MX_GPIO_Init();
 80001e0:	f000 f9d0 	bl	8000584 <MX_GPIO_Init>
  MX_TIM1_Init();
 80001e4:	f000 f894 	bl	8000310 <MX_TIM1_Init>
  MX_TIM3_Init();
 80001e8:	f000 f94a 	bl	8000480 <MX_TIM3_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // Silnik M1 do przodu
	  HAL_GPIO_WritePin(in1_GPIO_Port, in1_Pin, GPIO_PIN_SET);
 80001ec:	2201      	movs	r2, #1
 80001ee:	2101      	movs	r1, #1
 80001f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80001f4:	f000 fe50 	bl	8000e98 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(in2_GPIO_Port, in2_Pin, GPIO_PIN_RESET);
 80001f8:	2200      	movs	r2, #0
 80001fa:	2102      	movs	r1, #2
 80001fc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000200:	f000 fe4a 	bl	8000e98 <HAL_GPIO_WritePin>

	  // Silnik M2 do tyłu
	  HAL_GPIO_WritePin(in3_GPIO_Port, in3_Pin, GPIO_PIN_RESET);
 8000204:	2200      	movs	r2, #0
 8000206:	2104      	movs	r1, #4
 8000208:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800020c:	f000 fe44 	bl	8000e98 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(in4_GPIO_Port, in4_Pin, GPIO_PIN_SET);
 8000210:	2201      	movs	r2, #1
 8000212:	2108      	movs	r1, #8
 8000214:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000218:	f000 fe3e 	bl	8000e98 <HAL_GPIO_WritePin>

	  // Silnik M3 do przodu
	  HAL_GPIO_WritePin(bin1_GPIO_Port, bin1_Pin, GPIO_PIN_SET);
 800021c:	2201      	movs	r2, #1
 800021e:	2101      	movs	r1, #1
 8000220:	4809      	ldr	r0, [pc, #36]	@ (8000248 <main+0x74>)
 8000222:	f000 fe39 	bl	8000e98 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(bin2_GPIO_Port, bin2_Pin, GPIO_PIN_RESET);
 8000226:	2200      	movs	r2, #0
 8000228:	2102      	movs	r1, #2
 800022a:	4807      	ldr	r0, [pc, #28]	@ (8000248 <main+0x74>)
 800022c:	f000 fe34 	bl	8000e98 <HAL_GPIO_WritePin>

	  // Silnik M4 do tyłu
	  HAL_GPIO_WritePin(bin3_GPIO_Port, bin3_Pin, GPIO_PIN_RESET);
 8000230:	2200      	movs	r2, #0
 8000232:	2120      	movs	r1, #32
 8000234:	4804      	ldr	r0, [pc, #16]	@ (8000248 <main+0x74>)
 8000236:	f000 fe2f 	bl	8000e98 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(bin4_GPIO_Port, bin4_Pin, GPIO_PIN_SET);
 800023a:	2201      	movs	r2, #1
 800023c:	2140      	movs	r1, #64	@ 0x40
 800023e:	4802      	ldr	r0, [pc, #8]	@ (8000248 <main+0x74>)
 8000240:	f000 fe2a 	bl	8000e98 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(in1_GPIO_Port, in1_Pin, GPIO_PIN_SET);
 8000244:	bf00      	nop
 8000246:	e7d1      	b.n	80001ec <main+0x18>
 8000248:	48000400 	.word	0x48000400

0800024c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800024c:	b580      	push	{r7, lr}
 800024e:	b0a6      	sub	sp, #152	@ 0x98
 8000250:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000252:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000256:	2228      	movs	r2, #40	@ 0x28
 8000258:	2100      	movs	r1, #0
 800025a:	4618      	mov	r0, r3
 800025c:	f003 fa28 	bl	80036b0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000260:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000264:	2200      	movs	r2, #0
 8000266:	601a      	str	r2, [r3, #0]
 8000268:	605a      	str	r2, [r3, #4]
 800026a:	609a      	str	r2, [r3, #8]
 800026c:	60da      	str	r2, [r3, #12]
 800026e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000270:	1d3b      	adds	r3, r7, #4
 8000272:	2258      	movs	r2, #88	@ 0x58
 8000274:	2100      	movs	r1, #0
 8000276:	4618      	mov	r0, r3
 8000278:	f003 fa1a 	bl	80036b0 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800027c:	2302      	movs	r3, #2
 800027e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000280:	2301      	movs	r3, #1
 8000282:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000284:	2310      	movs	r3, #16
 8000286:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800028a:	2302      	movs	r3, #2
 800028c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000290:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000294:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000298:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800029c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80002a0:	2300      	movs	r3, #0
 80002a2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 80002aa:	4618      	mov	r0, r3
 80002ac:	f000 fe0c 	bl	8000ec8 <HAL_RCC_OscConfig>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80002b6:	f000 f9e1 	bl	800067c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002ba:	230f      	movs	r3, #15
 80002bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002be:	2302      	movs	r3, #2
 80002c0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c2:	2300      	movs	r3, #0
 80002c4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002ca:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002cc:	2300      	movs	r3, #0
 80002ce:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002d0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80002d4:	2102      	movs	r1, #2
 80002d6:	4618      	mov	r0, r3
 80002d8:	f001 fe1a 	bl	8001f10 <HAL_RCC_ClockConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80002e2:	f000 f9cb 	bl	800067c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM34;
 80002e6:	4b09      	ldr	r3, [pc, #36]	@ (800030c <SystemClock_Config+0xc0>)
 80002e8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80002ea:	2300      	movs	r3, #0
 80002ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80002ee:	2300      	movs	r3, #0
 80002f0:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80002f2:	1d3b      	adds	r3, r7, #4
 80002f4:	4618      	mov	r0, r3
 80002f6:	f001 ffcd 	bl	8002294 <HAL_RCCEx_PeriphCLKConfig>
 80002fa:	4603      	mov	r3, r0
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d001      	beq.n	8000304 <SystemClock_Config+0xb8>
  {
    Error_Handler();
 8000300:	f000 f9bc 	bl	800067c <Error_Handler>
  }
}
 8000304:	bf00      	nop
 8000306:	3798      	adds	r7, #152	@ 0x98
 8000308:	46bd      	mov	sp, r7
 800030a:	bd80      	pop	{r7, pc}
 800030c:	00201000 	.word	0x00201000

08000310 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000310:	b580      	push	{r7, lr}
 8000312:	b09a      	sub	sp, #104	@ 0x68
 8000314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000316:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800031a:	2200      	movs	r2, #0
 800031c:	601a      	str	r2, [r3, #0]
 800031e:	605a      	str	r2, [r3, #4]
 8000320:	609a      	str	r2, [r3, #8]
 8000322:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000324:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000328:	2200      	movs	r2, #0
 800032a:	601a      	str	r2, [r3, #0]
 800032c:	605a      	str	r2, [r3, #4]
 800032e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000330:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000334:	2200      	movs	r2, #0
 8000336:	601a      	str	r2, [r3, #0]
 8000338:	605a      	str	r2, [r3, #4]
 800033a:	609a      	str	r2, [r3, #8]
 800033c:	60da      	str	r2, [r3, #12]
 800033e:	611a      	str	r2, [r3, #16]
 8000340:	615a      	str	r2, [r3, #20]
 8000342:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000344:	1d3b      	adds	r3, r7, #4
 8000346:	222c      	movs	r2, #44	@ 0x2c
 8000348:	2100      	movs	r1, #0
 800034a:	4618      	mov	r0, r3
 800034c:	f003 f9b0 	bl	80036b0 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000350:	4b49      	ldr	r3, [pc, #292]	@ (8000478 <MX_TIM1_Init+0x168>)
 8000352:	4a4a      	ldr	r2, [pc, #296]	@ (800047c <MX_TIM1_Init+0x16c>)
 8000354:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8000356:	4b48      	ldr	r3, [pc, #288]	@ (8000478 <MX_TIM1_Init+0x168>)
 8000358:	2253      	movs	r2, #83	@ 0x53
 800035a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800035c:	4b46      	ldr	r3, [pc, #280]	@ (8000478 <MX_TIM1_Init+0x168>)
 800035e:	2200      	movs	r2, #0
 8000360:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 8000362:	4b45      	ldr	r3, [pc, #276]	@ (8000478 <MX_TIM1_Init+0x168>)
 8000364:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000368:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800036a:	4b43      	ldr	r3, [pc, #268]	@ (8000478 <MX_TIM1_Init+0x168>)
 800036c:	2200      	movs	r2, #0
 800036e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000370:	4b41      	ldr	r3, [pc, #260]	@ (8000478 <MX_TIM1_Init+0x168>)
 8000372:	2200      	movs	r2, #0
 8000374:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000376:	4b40      	ldr	r3, [pc, #256]	@ (8000478 <MX_TIM1_Init+0x168>)
 8000378:	2280      	movs	r2, #128	@ 0x80
 800037a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800037c:	483e      	ldr	r0, [pc, #248]	@ (8000478 <MX_TIM1_Init+0x168>)
 800037e:	f002 f9a5 	bl	80026cc <HAL_TIM_Base_Init>
 8000382:	4603      	mov	r3, r0
 8000384:	2b00      	cmp	r3, #0
 8000386:	d001      	beq.n	800038c <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000388:	f000 f978 	bl	800067c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800038c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000390:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000392:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8000396:	4619      	mov	r1, r3
 8000398:	4837      	ldr	r0, [pc, #220]	@ (8000478 <MX_TIM1_Init+0x168>)
 800039a:	f002 fb63 	bl	8002a64 <HAL_TIM_ConfigClockSource>
 800039e:	4603      	mov	r3, r0
 80003a0:	2b00      	cmp	r3, #0
 80003a2:	d001      	beq.n	80003a8 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80003a4:	f000 f96a 	bl	800067c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80003a8:	4833      	ldr	r0, [pc, #204]	@ (8000478 <MX_TIM1_Init+0x168>)
 80003aa:	f002 f9e6 	bl	800277a <HAL_TIM_PWM_Init>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b00      	cmp	r3, #0
 80003b2:	d001      	beq.n	80003b8 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80003b4:	f000 f962 	bl	800067c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003b8:	2300      	movs	r3, #0
 80003ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80003bc:	2300      	movs	r3, #0
 80003be:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003c0:	2300      	movs	r3, #0
 80003c2:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80003c4:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80003c8:	4619      	mov	r1, r3
 80003ca:	482b      	ldr	r0, [pc, #172]	@ (8000478 <MX_TIM1_Init+0x168>)
 80003cc:	f003 f85e 	bl	800348c <HAL_TIMEx_MasterConfigSynchronization>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d001      	beq.n	80003da <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80003d6:	f000 f951 	bl	800067c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80003da:	2360      	movs	r3, #96	@ 0x60
 80003dc:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80003de:	2300      	movs	r3, #0
 80003e0:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80003e2:	2300      	movs	r3, #0
 80003e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80003e6:	2300      	movs	r3, #0
 80003e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80003ea:	2300      	movs	r3, #0
 80003ec:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80003ee:	2300      	movs	r3, #0
 80003f0:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80003f2:	2300      	movs	r3, #0
 80003f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80003f6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80003fa:	2200      	movs	r2, #0
 80003fc:	4619      	mov	r1, r3
 80003fe:	481e      	ldr	r0, [pc, #120]	@ (8000478 <MX_TIM1_Init+0x168>)
 8000400:	f002 fa1c 	bl	800283c <HAL_TIM_PWM_ConfigChannel>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d001      	beq.n	800040e <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800040a:	f000 f937 	bl	800067c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800040e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000412:	2204      	movs	r2, #4
 8000414:	4619      	mov	r1, r3
 8000416:	4818      	ldr	r0, [pc, #96]	@ (8000478 <MX_TIM1_Init+0x168>)
 8000418:	f002 fa10 	bl	800283c <HAL_TIM_PWM_ConfigChannel>
 800041c:	4603      	mov	r3, r0
 800041e:	2b00      	cmp	r3, #0
 8000420:	d001      	beq.n	8000426 <MX_TIM1_Init+0x116>
  {
    Error_Handler();
 8000422:	f000 f92b 	bl	800067c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000426:	2300      	movs	r3, #0
 8000428:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800042a:	2300      	movs	r3, #0
 800042c:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800042e:	2300      	movs	r3, #0
 8000430:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000432:	2300      	movs	r3, #0
 8000434:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000436:	2300      	movs	r3, #0
 8000438:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800043a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800043e:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000440:	2300      	movs	r3, #0
 8000442:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000444:	2300      	movs	r3, #0
 8000446:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000448:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800044c:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800044e:	2300      	movs	r3, #0
 8000450:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000452:	2300      	movs	r3, #0
 8000454:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000456:	1d3b      	adds	r3, r7, #4
 8000458:	4619      	mov	r1, r3
 800045a:	4807      	ldr	r0, [pc, #28]	@ (8000478 <MX_TIM1_Init+0x168>)
 800045c:	f003 f8a2 	bl	80035a4 <HAL_TIMEx_ConfigBreakDeadTime>
 8000460:	4603      	mov	r3, r0
 8000462:	2b00      	cmp	r3, #0
 8000464:	d001      	beq.n	800046a <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8000466:	f000 f909 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800046a:	4803      	ldr	r0, [pc, #12]	@ (8000478 <MX_TIM1_Init+0x168>)
 800046c:	f000 f964 	bl	8000738 <HAL_TIM_MspPostInit>

}
 8000470:	bf00      	nop
 8000472:	3768      	adds	r7, #104	@ 0x68
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	20000028 	.word	0x20000028
 800047c:	40012c00 	.word	0x40012c00

08000480 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b08e      	sub	sp, #56	@ 0x38
 8000484:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000486:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800048a:	2200      	movs	r2, #0
 800048c:	601a      	str	r2, [r3, #0]
 800048e:	605a      	str	r2, [r3, #4]
 8000490:	609a      	str	r2, [r3, #8]
 8000492:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000494:	f107 031c 	add.w	r3, r7, #28
 8000498:	2200      	movs	r2, #0
 800049a:	601a      	str	r2, [r3, #0]
 800049c:	605a      	str	r2, [r3, #4]
 800049e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004a0:	463b      	mov	r3, r7
 80004a2:	2200      	movs	r2, #0
 80004a4:	601a      	str	r2, [r3, #0]
 80004a6:	605a      	str	r2, [r3, #4]
 80004a8:	609a      	str	r2, [r3, #8]
 80004aa:	60da      	str	r2, [r3, #12]
 80004ac:	611a      	str	r2, [r3, #16]
 80004ae:	615a      	str	r2, [r3, #20]
 80004b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80004b2:	4b32      	ldr	r3, [pc, #200]	@ (800057c <MX_TIM3_Init+0xfc>)
 80004b4:	4a32      	ldr	r2, [pc, #200]	@ (8000580 <MX_TIM3_Init+0x100>)
 80004b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 80004b8:	4b30      	ldr	r3, [pc, #192]	@ (800057c <MX_TIM3_Init+0xfc>)
 80004ba:	2253      	movs	r2, #83	@ 0x53
 80004bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004be:	4b2f      	ldr	r3, [pc, #188]	@ (800057c <MX_TIM3_Init+0xfc>)
 80004c0:	2200      	movs	r2, #0
 80004c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000;
 80004c4:	4b2d      	ldr	r3, [pc, #180]	@ (800057c <MX_TIM3_Init+0xfc>)
 80004c6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80004ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004cc:	4b2b      	ldr	r3, [pc, #172]	@ (800057c <MX_TIM3_Init+0xfc>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80004d2:	4b2a      	ldr	r3, [pc, #168]	@ (800057c <MX_TIM3_Init+0xfc>)
 80004d4:	2280      	movs	r2, #128	@ 0x80
 80004d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80004d8:	4828      	ldr	r0, [pc, #160]	@ (800057c <MX_TIM3_Init+0xfc>)
 80004da:	f002 f8f7 	bl	80026cc <HAL_TIM_Base_Init>
 80004de:	4603      	mov	r3, r0
 80004e0:	2b00      	cmp	r3, #0
 80004e2:	d001      	beq.n	80004e8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80004e4:	f000 f8ca 	bl	800067c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80004ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80004ee:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80004f2:	4619      	mov	r1, r3
 80004f4:	4821      	ldr	r0, [pc, #132]	@ (800057c <MX_TIM3_Init+0xfc>)
 80004f6:	f002 fab5 	bl	8002a64 <HAL_TIM_ConfigClockSource>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b00      	cmp	r3, #0
 80004fe:	d001      	beq.n	8000504 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8000500:	f000 f8bc 	bl	800067c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000504:	481d      	ldr	r0, [pc, #116]	@ (800057c <MX_TIM3_Init+0xfc>)
 8000506:	f002 f938 	bl	800277a <HAL_TIM_PWM_Init>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d001      	beq.n	8000514 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8000510:	f000 f8b4 	bl	800067c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000514:	2300      	movs	r3, #0
 8000516:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000518:	2300      	movs	r3, #0
 800051a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800051c:	f107 031c 	add.w	r3, r7, #28
 8000520:	4619      	mov	r1, r3
 8000522:	4816      	ldr	r0, [pc, #88]	@ (800057c <MX_TIM3_Init+0xfc>)
 8000524:	f002 ffb2 	bl	800348c <HAL_TIMEx_MasterConfigSynchronization>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800052e:	f000 f8a5 	bl	800067c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000532:	2360      	movs	r3, #96	@ 0x60
 8000534:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000536:	2300      	movs	r3, #0
 8000538:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800053a:	2300      	movs	r3, #0
 800053c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800053e:	2300      	movs	r3, #0
 8000540:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000542:	463b      	mov	r3, r7
 8000544:	2200      	movs	r2, #0
 8000546:	4619      	mov	r1, r3
 8000548:	480c      	ldr	r0, [pc, #48]	@ (800057c <MX_TIM3_Init+0xfc>)
 800054a:	f002 f977 	bl	800283c <HAL_TIM_PWM_ConfigChannel>
 800054e:	4603      	mov	r3, r0
 8000550:	2b00      	cmp	r3, #0
 8000552:	d001      	beq.n	8000558 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8000554:	f000 f892 	bl	800067c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000558:	463b      	mov	r3, r7
 800055a:	220c      	movs	r2, #12
 800055c:	4619      	mov	r1, r3
 800055e:	4807      	ldr	r0, [pc, #28]	@ (800057c <MX_TIM3_Init+0xfc>)
 8000560:	f002 f96c 	bl	800283c <HAL_TIM_PWM_ConfigChannel>
 8000564:	4603      	mov	r3, r0
 8000566:	2b00      	cmp	r3, #0
 8000568:	d001      	beq.n	800056e <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 800056a:	f000 f887 	bl	800067c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800056e:	4803      	ldr	r0, [pc, #12]	@ (800057c <MX_TIM3_Init+0xfc>)
 8000570:	f000 f8e2 	bl	8000738 <HAL_TIM_MspPostInit>

}
 8000574:	bf00      	nop
 8000576:	3738      	adds	r7, #56	@ 0x38
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20000074 	.word	0x20000074
 8000580:	40000400 	.word	0x40000400

08000584 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	@ 0x28
 8000588:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058a:	f107 0314 	add.w	r3, r7, #20
 800058e:	2200      	movs	r2, #0
 8000590:	601a      	str	r2, [r3, #0]
 8000592:	605a      	str	r2, [r3, #4]
 8000594:	609a      	str	r2, [r3, #8]
 8000596:	60da      	str	r2, [r3, #12]
 8000598:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059a:	4b35      	ldr	r3, [pc, #212]	@ (8000670 <MX_GPIO_Init+0xec>)
 800059c:	695b      	ldr	r3, [r3, #20]
 800059e:	4a34      	ldr	r2, [pc, #208]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80005a4:	6153      	str	r3, [r2, #20]
 80005a6:	4b32      	ldr	r3, [pc, #200]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005a8:	695b      	ldr	r3, [r3, #20]
 80005aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80005ae:	613b      	str	r3, [r7, #16]
 80005b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80005b2:	4b2f      	ldr	r3, [pc, #188]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005b4:	695b      	ldr	r3, [r3, #20]
 80005b6:	4a2e      	ldr	r2, [pc, #184]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005b8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80005bc:	6153      	str	r3, [r2, #20]
 80005be:	4b2c      	ldr	r3, [pc, #176]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005c0:	695b      	ldr	r3, [r3, #20]
 80005c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80005c6:	60fb      	str	r3, [r7, #12]
 80005c8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ca:	4b29      	ldr	r3, [pc, #164]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005cc:	695b      	ldr	r3, [r3, #20]
 80005ce:	4a28      	ldr	r2, [pc, #160]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005d4:	6153      	str	r3, [r2, #20]
 80005d6:	4b26      	ldr	r3, [pc, #152]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005d8:	695b      	ldr	r3, [r3, #20]
 80005da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80005de:	60bb      	str	r3, [r7, #8]
 80005e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005e2:	4b23      	ldr	r3, [pc, #140]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005e4:	695b      	ldr	r3, [r3, #20]
 80005e6:	4a22      	ldr	r2, [pc, #136]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005ec:	6153      	str	r3, [r2, #20]
 80005ee:	4b20      	ldr	r3, [pc, #128]	@ (8000670 <MX_GPIO_Init+0xec>)
 80005f0:	695b      	ldr	r3, [r3, #20]
 80005f2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80005f6:	607b      	str	r3, [r7, #4]
 80005f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, in1_Pin|in2_Pin|in3_Pin|in4_Pin
 80005fa:	2200      	movs	r2, #0
 80005fc:	212f      	movs	r1, #47	@ 0x2f
 80005fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000602:	f000 fc49 	bl	8000e98 <HAL_GPIO_WritePin>
                          |LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, bin1_Pin|bin2_Pin|bin3_Pin|bin4_Pin, GPIO_PIN_RESET);
 8000606:	2200      	movs	r2, #0
 8000608:	2163      	movs	r1, #99	@ 0x63
 800060a:	481a      	ldr	r0, [pc, #104]	@ (8000674 <MX_GPIO_Init+0xf0>)
 800060c:	f000 fc44 	bl	8000e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000610:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000614:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000616:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800061a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800061c:	2300      	movs	r3, #0
 800061e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000620:	f107 0314 	add.w	r3, r7, #20
 8000624:	4619      	mov	r1, r3
 8000626:	4814      	ldr	r0, [pc, #80]	@ (8000678 <MX_GPIO_Init+0xf4>)
 8000628:	f000 faac 	bl	8000b84 <HAL_GPIO_Init>

  /*Configure GPIO pins : in1_Pin in2_Pin in3_Pin in4_Pin
                           LD2_Pin */
  GPIO_InitStruct.Pin = in1_Pin|in2_Pin|in3_Pin|in4_Pin
 800062c:	232f      	movs	r3, #47	@ 0x2f
 800062e:	617b      	str	r3, [r7, #20]
                          |LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000630:	2301      	movs	r3, #1
 8000632:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000634:	2300      	movs	r3, #0
 8000636:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000638:	2300      	movs	r3, #0
 800063a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800063c:	f107 0314 	add.w	r3, r7, #20
 8000640:	4619      	mov	r1, r3
 8000642:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000646:	f000 fa9d 	bl	8000b84 <HAL_GPIO_Init>

  /*Configure GPIO pins : bin1_Pin bin2_Pin bin3_Pin bin4_Pin */
  GPIO_InitStruct.Pin = bin1_Pin|bin2_Pin|bin3_Pin|bin4_Pin;
 800064a:	2363      	movs	r3, #99	@ 0x63
 800064c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800064e:	2301      	movs	r3, #1
 8000650:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000652:	2300      	movs	r3, #0
 8000654:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000656:	2300      	movs	r3, #0
 8000658:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800065a:	f107 0314 	add.w	r3, r7, #20
 800065e:	4619      	mov	r1, r3
 8000660:	4804      	ldr	r0, [pc, #16]	@ (8000674 <MX_GPIO_Init+0xf0>)
 8000662:	f000 fa8f 	bl	8000b84 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000666:	bf00      	nop
 8000668:	3728      	adds	r7, #40	@ 0x28
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40021000 	.word	0x40021000
 8000674:	48000400 	.word	0x48000400
 8000678:	48000800 	.word	0x48000800

0800067c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000680:	b672      	cpsid	i
}
 8000682:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000684:	bf00      	nop
 8000686:	e7fd      	b.n	8000684 <Error_Handler+0x8>

08000688 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800068e:	4b0f      	ldr	r3, [pc, #60]	@ (80006cc <HAL_MspInit+0x44>)
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	4a0e      	ldr	r2, [pc, #56]	@ (80006cc <HAL_MspInit+0x44>)
 8000694:	f043 0301 	orr.w	r3, r3, #1
 8000698:	6193      	str	r3, [r2, #24]
 800069a:	4b0c      	ldr	r3, [pc, #48]	@ (80006cc <HAL_MspInit+0x44>)
 800069c:	699b      	ldr	r3, [r3, #24]
 800069e:	f003 0301 	and.w	r3, r3, #1
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a6:	4b09      	ldr	r3, [pc, #36]	@ (80006cc <HAL_MspInit+0x44>)
 80006a8:	69db      	ldr	r3, [r3, #28]
 80006aa:	4a08      	ldr	r2, [pc, #32]	@ (80006cc <HAL_MspInit+0x44>)
 80006ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b0:	61d3      	str	r3, [r2, #28]
 80006b2:	4b06      	ldr	r3, [pc, #24]	@ (80006cc <HAL_MspInit+0x44>)
 80006b4:	69db      	ldr	r3, [r3, #28]
 80006b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ba:	603b      	str	r3, [r7, #0]
 80006bc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80006be:	2007      	movs	r0, #7
 80006c0:	f000 fa2c 	bl	8000b1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006c4:	bf00      	nop
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	40021000 	.word	0x40021000

080006d0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80006d0:	b480      	push	{r7}
 80006d2:	b085      	sub	sp, #20
 80006d4:	af00      	add	r7, sp, #0
 80006d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	4a13      	ldr	r2, [pc, #76]	@ (800072c <HAL_TIM_Base_MspInit+0x5c>)
 80006de:	4293      	cmp	r3, r2
 80006e0:	d10c      	bne.n	80006fc <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80006e2:	4b13      	ldr	r3, [pc, #76]	@ (8000730 <HAL_TIM_Base_MspInit+0x60>)
 80006e4:	699b      	ldr	r3, [r3, #24]
 80006e6:	4a12      	ldr	r2, [pc, #72]	@ (8000730 <HAL_TIM_Base_MspInit+0x60>)
 80006e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80006ec:	6193      	str	r3, [r2, #24]
 80006ee:	4b10      	ldr	r3, [pc, #64]	@ (8000730 <HAL_TIM_Base_MspInit+0x60>)
 80006f0:	699b      	ldr	r3, [r3, #24]
 80006f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM3_MspInit 1 */

    /* USER CODE END TIM3_MspInit 1 */
  }

}
 80006fa:	e010      	b.n	800071e <HAL_TIM_Base_MspInit+0x4e>
  else if(htim_base->Instance==TIM3)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	4a0c      	ldr	r2, [pc, #48]	@ (8000734 <HAL_TIM_Base_MspInit+0x64>)
 8000702:	4293      	cmp	r3, r2
 8000704:	d10b      	bne.n	800071e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000706:	4b0a      	ldr	r3, [pc, #40]	@ (8000730 <HAL_TIM_Base_MspInit+0x60>)
 8000708:	69db      	ldr	r3, [r3, #28]
 800070a:	4a09      	ldr	r2, [pc, #36]	@ (8000730 <HAL_TIM_Base_MspInit+0x60>)
 800070c:	f043 0302 	orr.w	r3, r3, #2
 8000710:	61d3      	str	r3, [r2, #28]
 8000712:	4b07      	ldr	r3, [pc, #28]	@ (8000730 <HAL_TIM_Base_MspInit+0x60>)
 8000714:	69db      	ldr	r3, [r3, #28]
 8000716:	f003 0302 	and.w	r3, r3, #2
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
}
 800071e:	bf00      	nop
 8000720:	3714      	adds	r7, #20
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	40012c00 	.word	0x40012c00
 8000730:	40021000 	.word	0x40021000
 8000734:	40000400 	.word	0x40000400

08000738 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b08a      	sub	sp, #40	@ 0x28
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000740:	f107 0314 	add.w	r3, r7, #20
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	4a2b      	ldr	r2, [pc, #172]	@ (8000804 <HAL_TIM_MspPostInit+0xcc>)
 8000756:	4293      	cmp	r3, r2
 8000758:	d11e      	bne.n	8000798 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800075a:	4b2b      	ldr	r3, [pc, #172]	@ (8000808 <HAL_TIM_MspPostInit+0xd0>)
 800075c:	695b      	ldr	r3, [r3, #20]
 800075e:	4a2a      	ldr	r2, [pc, #168]	@ (8000808 <HAL_TIM_MspPostInit+0xd0>)
 8000760:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000764:	6153      	str	r3, [r2, #20]
 8000766:	4b28      	ldr	r3, [pc, #160]	@ (8000808 <HAL_TIM_MspPostInit+0xd0>)
 8000768:	695b      	ldr	r3, [r3, #20]
 800076a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800076e:	613b      	str	r3, [r7, #16]
 8000770:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000772:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000776:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000778:	2302      	movs	r3, #2
 800077a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077c:	2300      	movs	r3, #0
 800077e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000780:	2300      	movs	r3, #0
 8000782:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8000784:	2306      	movs	r3, #6
 8000786:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000788:	f107 0314 	add.w	r3, r7, #20
 800078c:	4619      	mov	r1, r3
 800078e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000792:	f000 f9f7 	bl	8000b84 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000796:	e030      	b.n	80007fa <HAL_TIM_MspPostInit+0xc2>
  else if(htim->Instance==TIM3)
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a1b      	ldr	r2, [pc, #108]	@ (800080c <HAL_TIM_MspPostInit+0xd4>)
 800079e:	4293      	cmp	r3, r2
 80007a0:	d12b      	bne.n	80007fa <HAL_TIM_MspPostInit+0xc2>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a2:	4b19      	ldr	r3, [pc, #100]	@ (8000808 <HAL_TIM_MspPostInit+0xd0>)
 80007a4:	695b      	ldr	r3, [r3, #20]
 80007a6:	4a18      	ldr	r2, [pc, #96]	@ (8000808 <HAL_TIM_MspPostInit+0xd0>)
 80007a8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007ac:	6153      	str	r3, [r2, #20]
 80007ae:	4b16      	ldr	r3, [pc, #88]	@ (8000808 <HAL_TIM_MspPostInit+0xd0>)
 80007b0:	695b      	ldr	r3, [r3, #20]
 80007b2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80007b6:	60fb      	str	r3, [r7, #12]
 80007b8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80007ba:	2310      	movs	r3, #16
 80007bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007be:	2302      	movs	r3, #2
 80007c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c2:	2300      	movs	r3, #0
 80007c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c6:	2300      	movs	r3, #0
 80007c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80007ca:	2302      	movs	r3, #2
 80007cc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ce:	f107 0314 	add.w	r3, r7, #20
 80007d2:	4619      	mov	r1, r3
 80007d4:	480e      	ldr	r0, [pc, #56]	@ (8000810 <HAL_TIM_MspPostInit+0xd8>)
 80007d6:	f000 f9d5 	bl	8000b84 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80007da:	2380      	movs	r3, #128	@ 0x80
 80007dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007de:	2302      	movs	r3, #2
 80007e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e6:	2300      	movs	r3, #0
 80007e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM3;
 80007ea:	230a      	movs	r3, #10
 80007ec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007ee:	f107 0314 	add.w	r3, r7, #20
 80007f2:	4619      	mov	r1, r3
 80007f4:	4806      	ldr	r0, [pc, #24]	@ (8000810 <HAL_TIM_MspPostInit+0xd8>)
 80007f6:	f000 f9c5 	bl	8000b84 <HAL_GPIO_Init>
}
 80007fa:	bf00      	nop
 80007fc:	3728      	adds	r7, #40	@ 0x28
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40012c00 	.word	0x40012c00
 8000808:	40021000 	.word	0x40021000
 800080c:	40000400 	.word	0x40000400
 8000810:	48000400 	.word	0x48000400

08000814 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000814:	b480      	push	{r7}
 8000816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000818:	bf00      	nop
 800081a:	e7fd      	b.n	8000818 <NMI_Handler+0x4>

0800081c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000820:	bf00      	nop
 8000822:	e7fd      	b.n	8000820 <HardFault_Handler+0x4>

08000824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000824:	b480      	push	{r7}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000828:	bf00      	nop
 800082a:	e7fd      	b.n	8000828 <MemManage_Handler+0x4>

0800082c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000830:	bf00      	nop
 8000832:	e7fd      	b.n	8000830 <BusFault_Handler+0x4>

08000834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000838:	bf00      	nop
 800083a:	e7fd      	b.n	8000838 <UsageFault_Handler+0x4>

0800083c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800083c:	b480      	push	{r7}
 800083e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000840:	bf00      	nop
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr

0800084a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800084a:	b480      	push	{r7}
 800084c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800084e:	bf00      	nop
 8000850:	46bd      	mov	sp, r7
 8000852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000856:	4770      	bx	lr

08000858 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000858:	b480      	push	{r7}
 800085a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800085c:	bf00      	nop
 800085e:	46bd      	mov	sp, r7
 8000860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000864:	4770      	bx	lr

08000866 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000866:	b580      	push	{r7, lr}
 8000868:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800086a:	f000 f885 	bl	8000978 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800086e:	bf00      	nop
 8000870:	bd80      	pop	{r7, pc}
	...

08000874 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000874:	b480      	push	{r7}
 8000876:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000878:	4b06      	ldr	r3, [pc, #24]	@ (8000894 <SystemInit+0x20>)
 800087a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800087e:	4a05      	ldr	r2, [pc, #20]	@ (8000894 <SystemInit+0x20>)
 8000880:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000884:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000888:	bf00      	nop
 800088a:	46bd      	mov	sp, r7
 800088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000890:	4770      	bx	lr
 8000892:	bf00      	nop
 8000894:	e000ed00 	.word	0xe000ed00

08000898 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000898:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80008d0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 800089c:	f7ff ffea 	bl	8000874 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008a0:	480c      	ldr	r0, [pc, #48]	@ (80008d4 <LoopForever+0x6>)
  ldr r1, =_edata
 80008a2:	490d      	ldr	r1, [pc, #52]	@ (80008d8 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008a4:	4a0d      	ldr	r2, [pc, #52]	@ (80008dc <LoopForever+0xe>)
  movs r3, #0
 80008a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008a8:	e002      	b.n	80008b0 <LoopCopyDataInit>

080008aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ae:	3304      	adds	r3, #4

080008b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008b4:	d3f9      	bcc.n	80008aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008b6:	4a0a      	ldr	r2, [pc, #40]	@ (80008e0 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008b8:	4c0a      	ldr	r4, [pc, #40]	@ (80008e4 <LoopForever+0x16>)
  movs r3, #0
 80008ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008bc:	e001      	b.n	80008c2 <LoopFillZerobss>

080008be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008c0:	3204      	adds	r2, #4

080008c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008c4:	d3fb      	bcc.n	80008be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008c6:	f002 fefb 	bl	80036c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008ca:	f7ff fc83 	bl	80001d4 <main>

080008ce <LoopForever>:

LoopForever:
    b LoopForever
 80008ce:	e7fe      	b.n	80008ce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008d0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80008d4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008d8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80008dc:	08003758 	.word	0x08003758
  ldr r2, =_sbss
 80008e0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80008e4:	200000c4 	.word	0x200000c4

080008e8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008e8:	e7fe      	b.n	80008e8 <ADC1_2_IRQHandler>
	...

080008ec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80008f0:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <HAL_Init+0x28>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a07      	ldr	r2, [pc, #28]	@ (8000914 <HAL_Init+0x28>)
 80008f6:	f043 0310 	orr.w	r3, r3, #16
 80008fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008fc:	2003      	movs	r0, #3
 80008fe:	f000 f90d 	bl	8000b1c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000902:	2000      	movs	r0, #0
 8000904:	f000 f808 	bl	8000918 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000908:	f7ff febe 	bl	8000688 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800090c:	2300      	movs	r3, #0
}
 800090e:	4618      	mov	r0, r3
 8000910:	bd80      	pop	{r7, pc}
 8000912:	bf00      	nop
 8000914:	40022000 	.word	0x40022000

08000918 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000920:	4b12      	ldr	r3, [pc, #72]	@ (800096c <HAL_InitTick+0x54>)
 8000922:	681a      	ldr	r2, [r3, #0]
 8000924:	4b12      	ldr	r3, [pc, #72]	@ (8000970 <HAL_InitTick+0x58>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	4619      	mov	r1, r3
 800092a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800092e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000932:	fbb2 f3f3 	udiv	r3, r2, r3
 8000936:	4618      	mov	r0, r3
 8000938:	f000 f917 	bl	8000b6a <HAL_SYSTICK_Config>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000942:	2301      	movs	r3, #1
 8000944:	e00e      	b.n	8000964 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	2b0f      	cmp	r3, #15
 800094a:	d80a      	bhi.n	8000962 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800094c:	2200      	movs	r2, #0
 800094e:	6879      	ldr	r1, [r7, #4]
 8000950:	f04f 30ff 	mov.w	r0, #4294967295
 8000954:	f000 f8ed 	bl	8000b32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000958:	4a06      	ldr	r2, [pc, #24]	@ (8000974 <HAL_InitTick+0x5c>)
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800095e:	2300      	movs	r3, #0
 8000960:	e000      	b.n	8000964 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000962:	2301      	movs	r3, #1
}
 8000964:	4618      	mov	r0, r3
 8000966:	3708      	adds	r7, #8
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	20000000 	.word	0x20000000
 8000970:	20000008 	.word	0x20000008
 8000974:	20000004 	.word	0x20000004

08000978 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800097c:	4b06      	ldr	r3, [pc, #24]	@ (8000998 <HAL_IncTick+0x20>)
 800097e:	781b      	ldrb	r3, [r3, #0]
 8000980:	461a      	mov	r2, r3
 8000982:	4b06      	ldr	r3, [pc, #24]	@ (800099c <HAL_IncTick+0x24>)
 8000984:	681b      	ldr	r3, [r3, #0]
 8000986:	4413      	add	r3, r2
 8000988:	4a04      	ldr	r2, [pc, #16]	@ (800099c <HAL_IncTick+0x24>)
 800098a:	6013      	str	r3, [r2, #0]
}
 800098c:	bf00      	nop
 800098e:	46bd      	mov	sp, r7
 8000990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop
 8000998:	20000008 	.word	0x20000008
 800099c:	200000c0 	.word	0x200000c0

080009a0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009a0:	b480      	push	{r7}
 80009a2:	af00      	add	r7, sp, #0
  return uwTick;  
 80009a4:	4b03      	ldr	r3, [pc, #12]	@ (80009b4 <HAL_GetTick+0x14>)
 80009a6:	681b      	ldr	r3, [r3, #0]
}
 80009a8:	4618      	mov	r0, r3
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	200000c0 	.word	0x200000c0

080009b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b085      	sub	sp, #20
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	f003 0307 	and.w	r3, r3, #7
 80009c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009c8:	4b0c      	ldr	r3, [pc, #48]	@ (80009fc <__NVIC_SetPriorityGrouping+0x44>)
 80009ca:	68db      	ldr	r3, [r3, #12]
 80009cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009ce:	68ba      	ldr	r2, [r7, #8]
 80009d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009d4:	4013      	ands	r3, r2
 80009d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009d8:	68fb      	ldr	r3, [r7, #12]
 80009da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009dc:	68bb      	ldr	r3, [r7, #8]
 80009de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80009ea:	4a04      	ldr	r2, [pc, #16]	@ (80009fc <__NVIC_SetPriorityGrouping+0x44>)
 80009ec:	68bb      	ldr	r3, [r7, #8]
 80009ee:	60d3      	str	r3, [r2, #12]
}
 80009f0:	bf00      	nop
 80009f2:	3714      	adds	r7, #20
 80009f4:	46bd      	mov	sp, r7
 80009f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fa:	4770      	bx	lr
 80009fc:	e000ed00 	.word	0xe000ed00

08000a00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a00:	b480      	push	{r7}
 8000a02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a04:	4b04      	ldr	r3, [pc, #16]	@ (8000a18 <__NVIC_GetPriorityGrouping+0x18>)
 8000a06:	68db      	ldr	r3, [r3, #12]
 8000a08:	0a1b      	lsrs	r3, r3, #8
 8000a0a:	f003 0307 	and.w	r3, r3, #7
}
 8000a0e:	4618      	mov	r0, r3
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr
 8000a18:	e000ed00 	.word	0xe000ed00

08000a1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a1c:	b480      	push	{r7}
 8000a1e:	b083      	sub	sp, #12
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	4603      	mov	r3, r0
 8000a24:	6039      	str	r1, [r7, #0]
 8000a26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	db0a      	blt.n	8000a46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a30:	683b      	ldr	r3, [r7, #0]
 8000a32:	b2da      	uxtb	r2, r3
 8000a34:	490c      	ldr	r1, [pc, #48]	@ (8000a68 <__NVIC_SetPriority+0x4c>)
 8000a36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a3a:	0112      	lsls	r2, r2, #4
 8000a3c:	b2d2      	uxtb	r2, r2
 8000a3e:	440b      	add	r3, r1
 8000a40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a44:	e00a      	b.n	8000a5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a46:	683b      	ldr	r3, [r7, #0]
 8000a48:	b2da      	uxtb	r2, r3
 8000a4a:	4908      	ldr	r1, [pc, #32]	@ (8000a6c <__NVIC_SetPriority+0x50>)
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	f003 030f 	and.w	r3, r3, #15
 8000a52:	3b04      	subs	r3, #4
 8000a54:	0112      	lsls	r2, r2, #4
 8000a56:	b2d2      	uxtb	r2, r2
 8000a58:	440b      	add	r3, r1
 8000a5a:	761a      	strb	r2, [r3, #24]
}
 8000a5c:	bf00      	nop
 8000a5e:	370c      	adds	r7, #12
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr
 8000a68:	e000e100 	.word	0xe000e100
 8000a6c:	e000ed00 	.word	0xe000ed00

08000a70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a70:	b480      	push	{r7}
 8000a72:	b089      	sub	sp, #36	@ 0x24
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	f003 0307 	and.w	r3, r3, #7
 8000a82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a84:	69fb      	ldr	r3, [r7, #28]
 8000a86:	f1c3 0307 	rsb	r3, r3, #7
 8000a8a:	2b04      	cmp	r3, #4
 8000a8c:	bf28      	it	cs
 8000a8e:	2304      	movcs	r3, #4
 8000a90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a92:	69fb      	ldr	r3, [r7, #28]
 8000a94:	3304      	adds	r3, #4
 8000a96:	2b06      	cmp	r3, #6
 8000a98:	d902      	bls.n	8000aa0 <NVIC_EncodePriority+0x30>
 8000a9a:	69fb      	ldr	r3, [r7, #28]
 8000a9c:	3b03      	subs	r3, #3
 8000a9e:	e000      	b.n	8000aa2 <NVIC_EncodePriority+0x32>
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000aa4:	f04f 32ff 	mov.w	r2, #4294967295
 8000aa8:	69bb      	ldr	r3, [r7, #24]
 8000aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8000aae:	43da      	mvns	r2, r3
 8000ab0:	68bb      	ldr	r3, [r7, #8]
 8000ab2:	401a      	ands	r2, r3
 8000ab4:	697b      	ldr	r3, [r7, #20]
 8000ab6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ab8:	f04f 31ff 	mov.w	r1, #4294967295
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	fa01 f303 	lsl.w	r3, r1, r3
 8000ac2:	43d9      	mvns	r1, r3
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ac8:	4313      	orrs	r3, r2
         );
}
 8000aca:	4618      	mov	r0, r3
 8000acc:	3724      	adds	r7, #36	@ 0x24
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad4:	4770      	bx	lr
	...

08000ad8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b082      	sub	sp, #8
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	3b01      	subs	r3, #1
 8000ae4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ae8:	d301      	bcc.n	8000aee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000aea:	2301      	movs	r3, #1
 8000aec:	e00f      	b.n	8000b0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000aee:	4a0a      	ldr	r2, [pc, #40]	@ (8000b18 <SysTick_Config+0x40>)
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	3b01      	subs	r3, #1
 8000af4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000af6:	210f      	movs	r1, #15
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	f7ff ff8e 	bl	8000a1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b00:	4b05      	ldr	r3, [pc, #20]	@ (8000b18 <SysTick_Config+0x40>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b06:	4b04      	ldr	r3, [pc, #16]	@ (8000b18 <SysTick_Config+0x40>)
 8000b08:	2207      	movs	r2, #7
 8000b0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b0c:	2300      	movs	r3, #0
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3708      	adds	r7, #8
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	e000e010 	.word	0xe000e010

08000b1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b082      	sub	sp, #8
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f7ff ff47 	bl	80009b8 <__NVIC_SetPriorityGrouping>
}
 8000b2a:	bf00      	nop
 8000b2c:	3708      	adds	r7, #8
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b086      	sub	sp, #24
 8000b36:	af00      	add	r7, sp, #0
 8000b38:	4603      	mov	r3, r0
 8000b3a:	60b9      	str	r1, [r7, #8]
 8000b3c:	607a      	str	r2, [r7, #4]
 8000b3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b40:	2300      	movs	r3, #0
 8000b42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b44:	f7ff ff5c 	bl	8000a00 <__NVIC_GetPriorityGrouping>
 8000b48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b4a:	687a      	ldr	r2, [r7, #4]
 8000b4c:	68b9      	ldr	r1, [r7, #8]
 8000b4e:	6978      	ldr	r0, [r7, #20]
 8000b50:	f7ff ff8e 	bl	8000a70 <NVIC_EncodePriority>
 8000b54:	4602      	mov	r2, r0
 8000b56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b5a:	4611      	mov	r1, r2
 8000b5c:	4618      	mov	r0, r3
 8000b5e:	f7ff ff5d 	bl	8000a1c <__NVIC_SetPriority>
}
 8000b62:	bf00      	nop
 8000b64:	3718      	adds	r7, #24
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}

08000b6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b6a:	b580      	push	{r7, lr}
 8000b6c:	b082      	sub	sp, #8
 8000b6e:	af00      	add	r7, sp, #0
 8000b70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b72:	6878      	ldr	r0, [r7, #4]
 8000b74:	f7ff ffb0 	bl	8000ad8 <SysTick_Config>
 8000b78:	4603      	mov	r3, r0
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b087      	sub	sp, #28
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
 8000b8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000b8e:	2300      	movs	r3, #0
 8000b90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b92:	e160      	b.n	8000e56 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000b94:	683b      	ldr	r3, [r7, #0]
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	2101      	movs	r1, #1
 8000b9a:	697b      	ldr	r3, [r7, #20]
 8000b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	f000 8152 	beq.w	8000e50 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000bac:	683b      	ldr	r3, [r7, #0]
 8000bae:	685b      	ldr	r3, [r3, #4]
 8000bb0:	f003 0303 	and.w	r3, r3, #3
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d005      	beq.n	8000bc4 <HAL_GPIO_Init+0x40>
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	f003 0303 	and.w	r3, r3, #3
 8000bc0:	2b02      	cmp	r3, #2
 8000bc2:	d130      	bne.n	8000c26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	689b      	ldr	r3, [r3, #8]
 8000bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000bca:	697b      	ldr	r3, [r7, #20]
 8000bcc:	005b      	lsls	r3, r3, #1
 8000bce:	2203      	movs	r2, #3
 8000bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000bd4:	43db      	mvns	r3, r3
 8000bd6:	693a      	ldr	r2, [r7, #16]
 8000bd8:	4013      	ands	r3, r2
 8000bda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000bdc:	683b      	ldr	r3, [r7, #0]
 8000bde:	68da      	ldr	r2, [r3, #12]
 8000be0:	697b      	ldr	r3, [r7, #20]
 8000be2:	005b      	lsls	r3, r3, #1
 8000be4:	fa02 f303 	lsl.w	r3, r2, r3
 8000be8:	693a      	ldr	r2, [r7, #16]
 8000bea:	4313      	orrs	r3, r2
 8000bec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	693a      	ldr	r2, [r7, #16]
 8000bf2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000bfa:	2201      	movs	r2, #1
 8000bfc:	697b      	ldr	r3, [r7, #20]
 8000bfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000c02:	43db      	mvns	r3, r3
 8000c04:	693a      	ldr	r2, [r7, #16]
 8000c06:	4013      	ands	r3, r2
 8000c08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000c0a:	683b      	ldr	r3, [r7, #0]
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	091b      	lsrs	r3, r3, #4
 8000c10:	f003 0201 	and.w	r2, r3, #1
 8000c14:	697b      	ldr	r3, [r7, #20]
 8000c16:	fa02 f303 	lsl.w	r3, r2, r3
 8000c1a:	693a      	ldr	r2, [r7, #16]
 8000c1c:	4313      	orrs	r3, r2
 8000c1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000c26:	683b      	ldr	r3, [r7, #0]
 8000c28:	685b      	ldr	r3, [r3, #4]
 8000c2a:	f003 0303 	and.w	r3, r3, #3
 8000c2e:	2b03      	cmp	r3, #3
 8000c30:	d017      	beq.n	8000c62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000c32:	687b      	ldr	r3, [r7, #4]
 8000c34:	68db      	ldr	r3, [r3, #12]
 8000c36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000c38:	697b      	ldr	r3, [r7, #20]
 8000c3a:	005b      	lsls	r3, r3, #1
 8000c3c:	2203      	movs	r2, #3
 8000c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000c42:	43db      	mvns	r3, r3
 8000c44:	693a      	ldr	r2, [r7, #16]
 8000c46:	4013      	ands	r3, r2
 8000c48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000c4a:	683b      	ldr	r3, [r7, #0]
 8000c4c:	689a      	ldr	r2, [r3, #8]
 8000c4e:	697b      	ldr	r3, [r7, #20]
 8000c50:	005b      	lsls	r3, r3, #1
 8000c52:	fa02 f303 	lsl.w	r3, r2, r3
 8000c56:	693a      	ldr	r2, [r7, #16]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	693a      	ldr	r2, [r7, #16]
 8000c60:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000c62:	683b      	ldr	r3, [r7, #0]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	f003 0303 	and.w	r3, r3, #3
 8000c6a:	2b02      	cmp	r3, #2
 8000c6c:	d123      	bne.n	8000cb6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	08da      	lsrs	r2, r3, #3
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	3208      	adds	r2, #8
 8000c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	f003 0307 	and.w	r3, r3, #7
 8000c82:	009b      	lsls	r3, r3, #2
 8000c84:	220f      	movs	r2, #15
 8000c86:	fa02 f303 	lsl.w	r3, r2, r3
 8000c8a:	43db      	mvns	r3, r3
 8000c8c:	693a      	ldr	r2, [r7, #16]
 8000c8e:	4013      	ands	r3, r2
 8000c90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	691a      	ldr	r2, [r3, #16]
 8000c96:	697b      	ldr	r3, [r7, #20]
 8000c98:	f003 0307 	and.w	r3, r3, #7
 8000c9c:	009b      	lsls	r3, r3, #2
 8000c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	4313      	orrs	r3, r2
 8000ca6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ca8:	697b      	ldr	r3, [r7, #20]
 8000caa:	08da      	lsrs	r2, r3, #3
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	3208      	adds	r2, #8
 8000cb0:	6939      	ldr	r1, [r7, #16]
 8000cb2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	681b      	ldr	r3, [r3, #0]
 8000cba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	005b      	lsls	r3, r3, #1
 8000cc0:	2203      	movs	r2, #3
 8000cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc6:	43db      	mvns	r3, r3
 8000cc8:	693a      	ldr	r2, [r7, #16]
 8000cca:	4013      	ands	r3, r2
 8000ccc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	685b      	ldr	r3, [r3, #4]
 8000cd2:	f003 0203 	and.w	r2, r3, #3
 8000cd6:	697b      	ldr	r3, [r7, #20]
 8000cd8:	005b      	lsls	r3, r3, #1
 8000cda:	fa02 f303 	lsl.w	r3, r2, r3
 8000cde:	693a      	ldr	r2, [r7, #16]
 8000ce0:	4313      	orrs	r3, r2
 8000ce2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	693a      	ldr	r2, [r7, #16]
 8000ce8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000cea:	683b      	ldr	r3, [r7, #0]
 8000cec:	685b      	ldr	r3, [r3, #4]
 8000cee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	f000 80ac 	beq.w	8000e50 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cf8:	4b5e      	ldr	r3, [pc, #376]	@ (8000e74 <HAL_GPIO_Init+0x2f0>)
 8000cfa:	699b      	ldr	r3, [r3, #24]
 8000cfc:	4a5d      	ldr	r2, [pc, #372]	@ (8000e74 <HAL_GPIO_Init+0x2f0>)
 8000cfe:	f043 0301 	orr.w	r3, r3, #1
 8000d02:	6193      	str	r3, [r2, #24]
 8000d04:	4b5b      	ldr	r3, [pc, #364]	@ (8000e74 <HAL_GPIO_Init+0x2f0>)
 8000d06:	699b      	ldr	r3, [r3, #24]
 8000d08:	f003 0301 	and.w	r3, r3, #1
 8000d0c:	60bb      	str	r3, [r7, #8]
 8000d0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000d10:	4a59      	ldr	r2, [pc, #356]	@ (8000e78 <HAL_GPIO_Init+0x2f4>)
 8000d12:	697b      	ldr	r3, [r7, #20]
 8000d14:	089b      	lsrs	r3, r3, #2
 8000d16:	3302      	adds	r3, #2
 8000d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	f003 0303 	and.w	r3, r3, #3
 8000d24:	009b      	lsls	r3, r3, #2
 8000d26:	220f      	movs	r2, #15
 8000d28:	fa02 f303 	lsl.w	r3, r2, r3
 8000d2c:	43db      	mvns	r3, r3
 8000d2e:	693a      	ldr	r2, [r7, #16]
 8000d30:	4013      	ands	r3, r2
 8000d32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8000d3a:	d025      	beq.n	8000d88 <HAL_GPIO_Init+0x204>
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	4a4f      	ldr	r2, [pc, #316]	@ (8000e7c <HAL_GPIO_Init+0x2f8>)
 8000d40:	4293      	cmp	r3, r2
 8000d42:	d01f      	beq.n	8000d84 <HAL_GPIO_Init+0x200>
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	4a4e      	ldr	r2, [pc, #312]	@ (8000e80 <HAL_GPIO_Init+0x2fc>)
 8000d48:	4293      	cmp	r3, r2
 8000d4a:	d019      	beq.n	8000d80 <HAL_GPIO_Init+0x1fc>
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	4a4d      	ldr	r2, [pc, #308]	@ (8000e84 <HAL_GPIO_Init+0x300>)
 8000d50:	4293      	cmp	r3, r2
 8000d52:	d013      	beq.n	8000d7c <HAL_GPIO_Init+0x1f8>
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	4a4c      	ldr	r2, [pc, #304]	@ (8000e88 <HAL_GPIO_Init+0x304>)
 8000d58:	4293      	cmp	r3, r2
 8000d5a:	d00d      	beq.n	8000d78 <HAL_GPIO_Init+0x1f4>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	4a4b      	ldr	r2, [pc, #300]	@ (8000e8c <HAL_GPIO_Init+0x308>)
 8000d60:	4293      	cmp	r3, r2
 8000d62:	d007      	beq.n	8000d74 <HAL_GPIO_Init+0x1f0>
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	4a4a      	ldr	r2, [pc, #296]	@ (8000e90 <HAL_GPIO_Init+0x30c>)
 8000d68:	4293      	cmp	r3, r2
 8000d6a:	d101      	bne.n	8000d70 <HAL_GPIO_Init+0x1ec>
 8000d6c:	2306      	movs	r3, #6
 8000d6e:	e00c      	b.n	8000d8a <HAL_GPIO_Init+0x206>
 8000d70:	2307      	movs	r3, #7
 8000d72:	e00a      	b.n	8000d8a <HAL_GPIO_Init+0x206>
 8000d74:	2305      	movs	r3, #5
 8000d76:	e008      	b.n	8000d8a <HAL_GPIO_Init+0x206>
 8000d78:	2304      	movs	r3, #4
 8000d7a:	e006      	b.n	8000d8a <HAL_GPIO_Init+0x206>
 8000d7c:	2303      	movs	r3, #3
 8000d7e:	e004      	b.n	8000d8a <HAL_GPIO_Init+0x206>
 8000d80:	2302      	movs	r3, #2
 8000d82:	e002      	b.n	8000d8a <HAL_GPIO_Init+0x206>
 8000d84:	2301      	movs	r3, #1
 8000d86:	e000      	b.n	8000d8a <HAL_GPIO_Init+0x206>
 8000d88:	2300      	movs	r3, #0
 8000d8a:	697a      	ldr	r2, [r7, #20]
 8000d8c:	f002 0203 	and.w	r2, r2, #3
 8000d90:	0092      	lsls	r2, r2, #2
 8000d92:	4093      	lsls	r3, r2
 8000d94:	693a      	ldr	r2, [r7, #16]
 8000d96:	4313      	orrs	r3, r2
 8000d98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000d9a:	4937      	ldr	r1, [pc, #220]	@ (8000e78 <HAL_GPIO_Init+0x2f4>)
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	089b      	lsrs	r3, r3, #2
 8000da0:	3302      	adds	r3, #2
 8000da2:	693a      	ldr	r2, [r7, #16]
 8000da4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000da8:	4b3a      	ldr	r3, [pc, #232]	@ (8000e94 <HAL_GPIO_Init+0x310>)
 8000daa:	689b      	ldr	r3, [r3, #8]
 8000dac:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	43db      	mvns	r3, r3
 8000db2:	693a      	ldr	r2, [r7, #16]
 8000db4:	4013      	ands	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d003      	beq.n	8000dcc <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000dc4:	693a      	ldr	r2, [r7, #16]
 8000dc6:	68fb      	ldr	r3, [r7, #12]
 8000dc8:	4313      	orrs	r3, r2
 8000dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000dcc:	4a31      	ldr	r2, [pc, #196]	@ (8000e94 <HAL_GPIO_Init+0x310>)
 8000dce:	693b      	ldr	r3, [r7, #16]
 8000dd0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000dd2:	4b30      	ldr	r3, [pc, #192]	@ (8000e94 <HAL_GPIO_Init+0x310>)
 8000dd4:	68db      	ldr	r3, [r3, #12]
 8000dd6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000dd8:	68fb      	ldr	r3, [r7, #12]
 8000dda:	43db      	mvns	r3, r3
 8000ddc:	693a      	ldr	r2, [r7, #16]
 8000dde:	4013      	ands	r3, r2
 8000de0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000de2:	683b      	ldr	r3, [r7, #0]
 8000de4:	685b      	ldr	r3, [r3, #4]
 8000de6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d003      	beq.n	8000df6 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000dee:	693a      	ldr	r2, [r7, #16]
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	4313      	orrs	r3, r2
 8000df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000df6:	4a27      	ldr	r2, [pc, #156]	@ (8000e94 <HAL_GPIO_Init+0x310>)
 8000df8:	693b      	ldr	r3, [r7, #16]
 8000dfa:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8000dfc:	4b25      	ldr	r3, [pc, #148]	@ (8000e94 <HAL_GPIO_Init+0x310>)
 8000dfe:	685b      	ldr	r3, [r3, #4]
 8000e00:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e02:	68fb      	ldr	r3, [r7, #12]
 8000e04:	43db      	mvns	r3, r3
 8000e06:	693a      	ldr	r2, [r7, #16]
 8000e08:	4013      	ands	r3, r2
 8000e0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000e0c:	683b      	ldr	r3, [r7, #0]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d003      	beq.n	8000e20 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000e18:	693a      	ldr	r2, [r7, #16]
 8000e1a:	68fb      	ldr	r3, [r7, #12]
 8000e1c:	4313      	orrs	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000e20:	4a1c      	ldr	r2, [pc, #112]	@ (8000e94 <HAL_GPIO_Init+0x310>)
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e26:	4b1b      	ldr	r3, [pc, #108]	@ (8000e94 <HAL_GPIO_Init+0x310>)
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	43db      	mvns	r3, r3
 8000e30:	693a      	ldr	r2, [r7, #16]
 8000e32:	4013      	ands	r3, r2
 8000e34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000e42:	693a      	ldr	r2, [r7, #16]
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	4313      	orrs	r3, r2
 8000e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000e4a:	4a12      	ldr	r2, [pc, #72]	@ (8000e94 <HAL_GPIO_Init+0x310>)
 8000e4c:	693b      	ldr	r3, [r7, #16]
 8000e4e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	3301      	adds	r3, #1
 8000e54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	681a      	ldr	r2, [r3, #0]
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	f47f ae97 	bne.w	8000b94 <HAL_GPIO_Init+0x10>
  }
}
 8000e66:	bf00      	nop
 8000e68:	bf00      	nop
 8000e6a:	371c      	adds	r7, #28
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr
 8000e74:	40021000 	.word	0x40021000
 8000e78:	40010000 	.word	0x40010000
 8000e7c:	48000400 	.word	0x48000400
 8000e80:	48000800 	.word	0x48000800
 8000e84:	48000c00 	.word	0x48000c00
 8000e88:	48001000 	.word	0x48001000
 8000e8c:	48001400 	.word	0x48001400
 8000e90:	48001800 	.word	0x48001800
 8000e94:	40010400 	.word	0x40010400

08000e98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b083      	sub	sp, #12
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	807b      	strh	r3, [r7, #2]
 8000ea4:	4613      	mov	r3, r2
 8000ea6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000ea8:	787b      	ldrb	r3, [r7, #1]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d003      	beq.n	8000eb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000eae:	887a      	ldrh	r2, [r7, #2]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000eb4:	e002      	b.n	8000ebc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000eb6:	887a      	ldrh	r2, [r7, #2]
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ebc:	bf00      	nop
 8000ebe:	370c      	adds	r7, #12
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec6:	4770      	bx	lr

08000ec8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ed4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ed8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000eda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ede:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d102      	bne.n	8000eee <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8000ee8:	2301      	movs	r3, #1
 8000eea:	f001 b80a 	b.w	8001f02 <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000eee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ef2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f003 0301 	and.w	r3, r3, #1
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	f000 8161 	beq.w	80011c6 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000f04:	4bae      	ldr	r3, [pc, #696]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8000f06:	685b      	ldr	r3, [r3, #4]
 8000f08:	f003 030c 	and.w	r3, r3, #12
 8000f0c:	2b04      	cmp	r3, #4
 8000f0e:	d00c      	beq.n	8000f2a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f10:	4bab      	ldr	r3, [pc, #684]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8000f12:	685b      	ldr	r3, [r3, #4]
 8000f14:	f003 030c 	and.w	r3, r3, #12
 8000f18:	2b08      	cmp	r3, #8
 8000f1a:	d157      	bne.n	8000fcc <HAL_RCC_OscConfig+0x104>
 8000f1c:	4ba8      	ldr	r3, [pc, #672]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8000f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f28:	d150      	bne.n	8000fcc <HAL_RCC_OscConfig+0x104>
 8000f2a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f2e:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f32:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8000f36:	fa93 f3a3 	rbit	r3, r3
 8000f3a:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000f3e:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f42:	fab3 f383 	clz	r3, r3
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	2b3f      	cmp	r3, #63	@ 0x3f
 8000f4a:	d802      	bhi.n	8000f52 <HAL_RCC_OscConfig+0x8a>
 8000f4c:	4b9c      	ldr	r3, [pc, #624]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	e015      	b.n	8000f7e <HAL_RCC_OscConfig+0xb6>
 8000f52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f56:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f5a:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8000f5e:	fa93 f3a3 	rbit	r3, r3
 8000f62:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8000f66:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000f6a:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8000f6e:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8000f72:	fa93 f3a3 	rbit	r3, r3
 8000f76:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8000f7a:	4b91      	ldr	r3, [pc, #580]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8000f7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f7e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000f82:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8000f86:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8000f8a:	fa92 f2a2 	rbit	r2, r2
 8000f8e:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8000f92:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8000f96:	fab2 f282 	clz	r2, r2
 8000f9a:	b2d2      	uxtb	r2, r2
 8000f9c:	f042 0220 	orr.w	r2, r2, #32
 8000fa0:	b2d2      	uxtb	r2, r2
 8000fa2:	f002 021f 	and.w	r2, r2, #31
 8000fa6:	2101      	movs	r1, #1
 8000fa8:	fa01 f202 	lsl.w	r2, r1, r2
 8000fac:	4013      	ands	r3, r2
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	f000 8108 	beq.w	80011c4 <HAL_RCC_OscConfig+0x2fc>
 8000fb4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000fb8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	f040 80ff 	bne.w	80011c4 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	f000 bf9b 	b.w	8001f02 <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000fcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000fd0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000fdc:	d106      	bne.n	8000fec <HAL_RCC_OscConfig+0x124>
 8000fde:	4b78      	ldr	r3, [pc, #480]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a77      	ldr	r2, [pc, #476]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8000fe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000fe8:	6013      	str	r3, [r2, #0]
 8000fea:	e036      	b.n	800105a <HAL_RCC_OscConfig+0x192>
 8000fec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8000ff0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d10c      	bne.n	8001016 <HAL_RCC_OscConfig+0x14e>
 8000ffc:	4b70      	ldr	r3, [pc, #448]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8000ffe:	681b      	ldr	r3, [r3, #0]
 8001000:	4a6f      	ldr	r2, [pc, #444]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8001002:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001006:	6013      	str	r3, [r2, #0]
 8001008:	4b6d      	ldr	r3, [pc, #436]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	4a6c      	ldr	r2, [pc, #432]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 800100e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001012:	6013      	str	r3, [r2, #0]
 8001014:	e021      	b.n	800105a <HAL_RCC_OscConfig+0x192>
 8001016:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800101a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001026:	d10c      	bne.n	8001042 <HAL_RCC_OscConfig+0x17a>
 8001028:	4b65      	ldr	r3, [pc, #404]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	4a64      	ldr	r2, [pc, #400]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 800102e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001032:	6013      	str	r3, [r2, #0]
 8001034:	4b62      	ldr	r3, [pc, #392]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	4a61      	ldr	r2, [pc, #388]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 800103a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800103e:	6013      	str	r3, [r2, #0]
 8001040:	e00b      	b.n	800105a <HAL_RCC_OscConfig+0x192>
 8001042:	4b5f      	ldr	r3, [pc, #380]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a5e      	ldr	r2, [pc, #376]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8001048:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800104c:	6013      	str	r3, [r2, #0]
 800104e:	4b5c      	ldr	r3, [pc, #368]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	4a5b      	ldr	r2, [pc, #364]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8001054:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001058:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800105a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800105e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	685b      	ldr	r3, [r3, #4]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d054      	beq.n	8001114 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106a:	f7ff fc99 	bl	80009a0 <HAL_GetTick>
 800106e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001072:	e00a      	b.n	800108a <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001074:	f7ff fc94 	bl	80009a0 <HAL_GetTick>
 8001078:	4602      	mov	r2, r0
 800107a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	2b64      	cmp	r3, #100	@ 0x64
 8001082:	d902      	bls.n	800108a <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8001084:	2303      	movs	r3, #3
 8001086:	f000 bf3c 	b.w	8001f02 <HAL_RCC_OscConfig+0x103a>
 800108a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800108e:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001092:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8001096:	fa93 f3a3 	rbit	r3, r3
 800109a:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 800109e:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010a2:	fab3 f383 	clz	r3, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	2b3f      	cmp	r3, #63	@ 0x3f
 80010aa:	d802      	bhi.n	80010b2 <HAL_RCC_OscConfig+0x1ea>
 80010ac:	4b44      	ldr	r3, [pc, #272]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	e015      	b.n	80010de <HAL_RCC_OscConfig+0x216>
 80010b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010b6:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ba:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80010be:	fa93 f3a3 	rbit	r3, r3
 80010c2:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80010c6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80010ca:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80010ce:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80010d2:	fa93 f3a3 	rbit	r3, r3
 80010d6:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80010da:	4b39      	ldr	r3, [pc, #228]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 80010dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010de:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80010e2:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80010e6:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80010ea:	fa92 f2a2 	rbit	r2, r2
 80010ee:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80010f2:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80010f6:	fab2 f282 	clz	r2, r2
 80010fa:	b2d2      	uxtb	r2, r2
 80010fc:	f042 0220 	orr.w	r2, r2, #32
 8001100:	b2d2      	uxtb	r2, r2
 8001102:	f002 021f 	and.w	r2, r2, #31
 8001106:	2101      	movs	r1, #1
 8001108:	fa01 f202 	lsl.w	r2, r1, r2
 800110c:	4013      	ands	r3, r2
 800110e:	2b00      	cmp	r3, #0
 8001110:	d0b0      	beq.n	8001074 <HAL_RCC_OscConfig+0x1ac>
 8001112:	e058      	b.n	80011c6 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001114:	f7ff fc44 	bl	80009a0 <HAL_GetTick>
 8001118:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800111c:	e00a      	b.n	8001134 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800111e:	f7ff fc3f 	bl	80009a0 <HAL_GetTick>
 8001122:	4602      	mov	r2, r0
 8001124:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b64      	cmp	r3, #100	@ 0x64
 800112c:	d902      	bls.n	8001134 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	f000 bee7 	b.w	8001f02 <HAL_RCC_OscConfig+0x103a>
 8001134:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001138:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800113c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8001140:	fa93 f3a3 	rbit	r3, r3
 8001144:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8001148:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800114c:	fab3 f383 	clz	r3, r3
 8001150:	b2db      	uxtb	r3, r3
 8001152:	2b3f      	cmp	r3, #63	@ 0x3f
 8001154:	d802      	bhi.n	800115c <HAL_RCC_OscConfig+0x294>
 8001156:	4b1a      	ldr	r3, [pc, #104]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	e015      	b.n	8001188 <HAL_RCC_OscConfig+0x2c0>
 800115c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001160:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001164:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8001168:	fa93 f3a3 	rbit	r3, r3
 800116c:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8001170:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001174:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8001178:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 800117c:	fa93 f3a3 	rbit	r3, r3
 8001180:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8001184:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <HAL_RCC_OscConfig+0x2f8>)
 8001186:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001188:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800118c:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8001190:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8001194:	fa92 f2a2 	rbit	r2, r2
 8001198:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 800119c:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80011a0:	fab2 f282 	clz	r2, r2
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	f042 0220 	orr.w	r2, r2, #32
 80011aa:	b2d2      	uxtb	r2, r2
 80011ac:	f002 021f 	and.w	r2, r2, #31
 80011b0:	2101      	movs	r1, #1
 80011b2:	fa01 f202 	lsl.w	r2, r1, r2
 80011b6:	4013      	ands	r3, r2
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d1b0      	bne.n	800111e <HAL_RCC_OscConfig+0x256>
 80011bc:	e003      	b.n	80011c6 <HAL_RCC_OscConfig+0x2fe>
 80011be:	bf00      	nop
 80011c0:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80011ca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	f000 816d 	beq.w	80014b6 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80011dc:	4bcd      	ldr	r3, [pc, #820]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	f003 030c 	and.w	r3, r3, #12
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d00c      	beq.n	8001202 <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80011e8:	4bca      	ldr	r3, [pc, #808]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f003 030c 	and.w	r3, r3, #12
 80011f0:	2b08      	cmp	r3, #8
 80011f2:	d16e      	bne.n	80012d2 <HAL_RCC_OscConfig+0x40a>
 80011f4:	4bc7      	ldr	r3, [pc, #796]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80011fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001200:	d167      	bne.n	80012d2 <HAL_RCC_OscConfig+0x40a>
 8001202:	2302      	movs	r3, #2
 8001204:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001208:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 800120c:	fa93 f3a3 	rbit	r3, r3
 8001210:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8001214:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001218:	fab3 f383 	clz	r3, r3
 800121c:	b2db      	uxtb	r3, r3
 800121e:	2b3f      	cmp	r3, #63	@ 0x3f
 8001220:	d802      	bhi.n	8001228 <HAL_RCC_OscConfig+0x360>
 8001222:	4bbc      	ldr	r3, [pc, #752]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	e013      	b.n	8001250 <HAL_RCC_OscConfig+0x388>
 8001228:	2302      	movs	r3, #2
 800122a:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800122e:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8001232:	fa93 f3a3 	rbit	r3, r3
 8001236:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 800123a:	2302      	movs	r3, #2
 800123c:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8001240:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8001244:	fa93 f3a3 	rbit	r3, r3
 8001248:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800124c:	4bb1      	ldr	r3, [pc, #708]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 800124e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001250:	2202      	movs	r2, #2
 8001252:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8001256:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 800125a:	fa92 f2a2 	rbit	r2, r2
 800125e:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8001262:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8001266:	fab2 f282 	clz	r2, r2
 800126a:	b2d2      	uxtb	r2, r2
 800126c:	f042 0220 	orr.w	r2, r2, #32
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	f002 021f 	and.w	r2, r2, #31
 8001276:	2101      	movs	r1, #1
 8001278:	fa01 f202 	lsl.w	r2, r1, r2
 800127c:	4013      	ands	r3, r2
 800127e:	2b00      	cmp	r3, #0
 8001280:	d00a      	beq.n	8001298 <HAL_RCC_OscConfig+0x3d0>
 8001282:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001286:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	68db      	ldr	r3, [r3, #12]
 800128e:	2b01      	cmp	r3, #1
 8001290:	d002      	beq.n	8001298 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 8001292:	2301      	movs	r3, #1
 8001294:	f000 be35 	b.w	8001f02 <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001298:	4b9e      	ldr	r3, [pc, #632]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	691b      	ldr	r3, [r3, #16]
 80012ac:	21f8      	movs	r1, #248	@ 0xf8
 80012ae:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012b2:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80012b6:	fa91 f1a1 	rbit	r1, r1
 80012ba:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80012be:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80012c2:	fab1 f181 	clz	r1, r1
 80012c6:	b2c9      	uxtb	r1, r1
 80012c8:	408b      	lsls	r3, r1
 80012ca:	4992      	ldr	r1, [pc, #584]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 80012cc:	4313      	orrs	r3, r2
 80012ce:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012d0:	e0f1      	b.n	80014b6 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80012d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80012d6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f000 8083 	beq.w	80013ea <HAL_RCC_OscConfig+0x522>
 80012e4:	2301      	movs	r3, #1
 80012e6:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80012ea:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80012ee:	fa93 f3a3 	rbit	r3, r3
 80012f2:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80012f6:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012fa:	fab3 f383 	clz	r3, r3
 80012fe:	b2db      	uxtb	r3, r3
 8001300:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001304:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001308:	009b      	lsls	r3, r3, #2
 800130a:	461a      	mov	r2, r3
 800130c:	2301      	movs	r3, #1
 800130e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001310:	f7ff fb46 	bl	80009a0 <HAL_GetTick>
 8001314:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001318:	e00a      	b.n	8001330 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800131a:	f7ff fb41 	bl	80009a0 <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b02      	cmp	r3, #2
 8001328:	d902      	bls.n	8001330 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	f000 bde9 	b.w	8001f02 <HAL_RCC_OscConfig+0x103a>
 8001330:	2302      	movs	r3, #2
 8001332:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001336:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 800133a:	fa93 f3a3 	rbit	r3, r3
 800133e:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8001342:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001346:	fab3 f383 	clz	r3, r3
 800134a:	b2db      	uxtb	r3, r3
 800134c:	2b3f      	cmp	r3, #63	@ 0x3f
 800134e:	d802      	bhi.n	8001356 <HAL_RCC_OscConfig+0x48e>
 8001350:	4b70      	ldr	r3, [pc, #448]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	e013      	b.n	800137e <HAL_RCC_OscConfig+0x4b6>
 8001356:	2302      	movs	r3, #2
 8001358:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800135c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001360:	fa93 f3a3 	rbit	r3, r3
 8001364:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8001368:	2302      	movs	r3, #2
 800136a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800136e:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001372:	fa93 f3a3 	rbit	r3, r3
 8001376:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 800137a:	4b66      	ldr	r3, [pc, #408]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 800137c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800137e:	2202      	movs	r2, #2
 8001380:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8001384:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8001388:	fa92 f2a2 	rbit	r2, r2
 800138c:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 8001390:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8001394:	fab2 f282 	clz	r2, r2
 8001398:	b2d2      	uxtb	r2, r2
 800139a:	f042 0220 	orr.w	r2, r2, #32
 800139e:	b2d2      	uxtb	r2, r2
 80013a0:	f002 021f 	and.w	r2, r2, #31
 80013a4:	2101      	movs	r1, #1
 80013a6:	fa01 f202 	lsl.w	r2, r1, r2
 80013aa:	4013      	ands	r3, r2
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d0b4      	beq.n	800131a <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013b0:	4b58      	ldr	r3, [pc, #352]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80013bc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	691b      	ldr	r3, [r3, #16]
 80013c4:	21f8      	movs	r1, #248	@ 0xf8
 80013c6:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013ca:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80013ce:	fa91 f1a1 	rbit	r1, r1
 80013d2:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80013d6:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80013da:	fab1 f181 	clz	r1, r1
 80013de:	b2c9      	uxtb	r1, r1
 80013e0:	408b      	lsls	r3, r1
 80013e2:	494c      	ldr	r1, [pc, #304]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 80013e4:	4313      	orrs	r3, r2
 80013e6:	600b      	str	r3, [r1, #0]
 80013e8:	e065      	b.n	80014b6 <HAL_RCC_OscConfig+0x5ee>
 80013ea:	2301      	movs	r3, #1
 80013ec:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80013f0:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80013f4:	fa93 f3a3 	rbit	r3, r3
 80013f8:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80013fc:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001400:	fab3 f383 	clz	r3, r3
 8001404:	b2db      	uxtb	r3, r3
 8001406:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800140a:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	461a      	mov	r2, r3
 8001412:	2300      	movs	r3, #0
 8001414:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001416:	f7ff fac3 	bl	80009a0 <HAL_GetTick>
 800141a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800141e:	e00a      	b.n	8001436 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001420:	f7ff fabe 	bl	80009a0 <HAL_GetTick>
 8001424:	4602      	mov	r2, r0
 8001426:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800142a:	1ad3      	subs	r3, r2, r3
 800142c:	2b02      	cmp	r3, #2
 800142e:	d902      	bls.n	8001436 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8001430:	2303      	movs	r3, #3
 8001432:	f000 bd66 	b.w	8001f02 <HAL_RCC_OscConfig+0x103a>
 8001436:	2302      	movs	r3, #2
 8001438:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800143c:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001440:	fa93 f3a3 	rbit	r3, r3
 8001444:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8001448:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144c:	fab3 f383 	clz	r3, r3
 8001450:	b2db      	uxtb	r3, r3
 8001452:	2b3f      	cmp	r3, #63	@ 0x3f
 8001454:	d802      	bhi.n	800145c <HAL_RCC_OscConfig+0x594>
 8001456:	4b2f      	ldr	r3, [pc, #188]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	e013      	b.n	8001484 <HAL_RCC_OscConfig+0x5bc>
 800145c:	2302      	movs	r3, #2
 800145e:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001462:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001466:	fa93 f3a3 	rbit	r3, r3
 800146a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800146e:	2302      	movs	r3, #2
 8001470:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8001474:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001478:	fa93 f3a3 	rbit	r3, r3
 800147c:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001480:	4b24      	ldr	r3, [pc, #144]	@ (8001514 <HAL_RCC_OscConfig+0x64c>)
 8001482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001484:	2202      	movs	r2, #2
 8001486:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 800148a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800148e:	fa92 f2a2 	rbit	r2, r2
 8001492:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8001496:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 800149a:	fab2 f282 	clz	r2, r2
 800149e:	b2d2      	uxtb	r2, r2
 80014a0:	f042 0220 	orr.w	r2, r2, #32
 80014a4:	b2d2      	uxtb	r2, r2
 80014a6:	f002 021f 	and.w	r2, r2, #31
 80014aa:	2101      	movs	r1, #1
 80014ac:	fa01 f202 	lsl.w	r2, r1, r2
 80014b0:	4013      	ands	r3, r2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d1b4      	bne.n	8001420 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80014b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f003 0308 	and.w	r3, r3, #8
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f000 8119 	beq.w	80016fe <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80014d0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	695b      	ldr	r3, [r3, #20]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	f000 8082 	beq.w	80015e2 <HAL_RCC_OscConfig+0x71a>
 80014de:	2301      	movs	r3, #1
 80014e0:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80014e8:	fa93 f3a3 	rbit	r3, r3
 80014ec:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80014f0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014f4:	fab3 f383 	clz	r3, r3
 80014f8:	b2db      	uxtb	r3, r3
 80014fa:	461a      	mov	r2, r3
 80014fc:	4b06      	ldr	r3, [pc, #24]	@ (8001518 <HAL_RCC_OscConfig+0x650>)
 80014fe:	4413      	add	r3, r2
 8001500:	009b      	lsls	r3, r3, #2
 8001502:	461a      	mov	r2, r3
 8001504:	2301      	movs	r3, #1
 8001506:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001508:	f7ff fa4a 	bl	80009a0 <HAL_GetTick>
 800150c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001510:	e00f      	b.n	8001532 <HAL_RCC_OscConfig+0x66a>
 8001512:	bf00      	nop
 8001514:	40021000 	.word	0x40021000
 8001518:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800151c:	f7ff fa40 	bl	80009a0 <HAL_GetTick>
 8001520:	4602      	mov	r2, r0
 8001522:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d902      	bls.n	8001532 <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	f000 bce8 	b.w	8001f02 <HAL_RCC_OscConfig+0x103a>
 8001532:	2302      	movs	r3, #2
 8001534:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001538:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 800153c:	fa93 f2a3 	rbit	r2, r3
 8001540:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001544:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001548:	601a      	str	r2, [r3, #0]
 800154a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800154e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001552:	2202      	movs	r2, #2
 8001554:	601a      	str	r2, [r3, #0]
 8001556:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800155a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	fa93 f2a3 	rbit	r2, r3
 8001564:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001568:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001572:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001576:	2202      	movs	r2, #2
 8001578:	601a      	str	r2, [r3, #0]
 800157a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800157e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	fa93 f2a3 	rbit	r2, r3
 8001588:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800158c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8001590:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001592:	4bb0      	ldr	r3, [pc, #704]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 8001594:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001596:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800159a:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800159e:	2102      	movs	r1, #2
 80015a0:	6019      	str	r1, [r3, #0]
 80015a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015a6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	fa93 f1a3 	rbit	r1, r3
 80015b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015b4:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80015b8:	6019      	str	r1, [r3, #0]
  return result;
 80015ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015be:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	fab3 f383 	clz	r3, r3
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	f003 031f 	and.w	r3, r3, #31
 80015d4:	2101      	movs	r1, #1
 80015d6:	fa01 f303 	lsl.w	r3, r1, r3
 80015da:	4013      	ands	r3, r2
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d09d      	beq.n	800151c <HAL_RCC_OscConfig+0x654>
 80015e0:	e08d      	b.n	80016fe <HAL_RCC_OscConfig+0x836>
 80015e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015e6:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80015ea:	2201      	movs	r2, #1
 80015ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80015f2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	fa93 f2a3 	rbit	r2, r3
 80015fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001600:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8001604:	601a      	str	r2, [r3, #0]
  return result;
 8001606:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800160a:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800160e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001610:	fab3 f383 	clz	r3, r3
 8001614:	b2db      	uxtb	r3, r3
 8001616:	461a      	mov	r2, r3
 8001618:	4b8f      	ldr	r3, [pc, #572]	@ (8001858 <HAL_RCC_OscConfig+0x990>)
 800161a:	4413      	add	r3, r2
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	461a      	mov	r2, r3
 8001620:	2300      	movs	r3, #0
 8001622:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001624:	f7ff f9bc 	bl	80009a0 <HAL_GetTick>
 8001628:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800162c:	e00a      	b.n	8001644 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800162e:	f7ff f9b7 	bl	80009a0 <HAL_GetTick>
 8001632:	4602      	mov	r2, r0
 8001634:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001638:	1ad3      	subs	r3, r2, r3
 800163a:	2b02      	cmp	r3, #2
 800163c:	d902      	bls.n	8001644 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800163e:	2303      	movs	r3, #3
 8001640:	f000 bc5f 	b.w	8001f02 <HAL_RCC_OscConfig+0x103a>
 8001644:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001648:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800164c:	2202      	movs	r2, #2
 800164e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001650:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001654:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	fa93 f2a3 	rbit	r2, r3
 800165e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001662:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8001666:	601a      	str	r2, [r3, #0]
 8001668:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800166c:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8001670:	2202      	movs	r2, #2
 8001672:	601a      	str	r2, [r3, #0]
 8001674:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001678:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	fa93 f2a3 	rbit	r2, r3
 8001682:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001686:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800168a:	601a      	str	r2, [r3, #0]
 800168c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001690:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8001694:	2202      	movs	r2, #2
 8001696:	601a      	str	r2, [r3, #0]
 8001698:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800169c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	fa93 f2a3 	rbit	r2, r3
 80016a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016aa:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80016ae:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016b0:	4b68      	ldr	r3, [pc, #416]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 80016b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80016b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016b8:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80016bc:	2102      	movs	r1, #2
 80016be:	6019      	str	r1, [r3, #0]
 80016c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016c4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	fa93 f1a3 	rbit	r1, r3
 80016ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016d2:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80016d6:	6019      	str	r1, [r3, #0]
  return result;
 80016d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80016dc:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	fab3 f383 	clz	r3, r3
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80016ec:	b2db      	uxtb	r3, r3
 80016ee:	f003 031f 	and.w	r3, r3, #31
 80016f2:	2101      	movs	r1, #1
 80016f4:	fa01 f303 	lsl.w	r3, r1, r3
 80016f8:	4013      	ands	r3, r2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d197      	bne.n	800162e <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016fe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001702:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0304 	and.w	r3, r3, #4
 800170e:	2b00      	cmp	r3, #0
 8001710:	f000 819c 	beq.w	8001a4c <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001714:	2300      	movs	r3, #0
 8001716:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800171a:	4b4e      	ldr	r3, [pc, #312]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 800171c:	69db      	ldr	r3, [r3, #28]
 800171e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d116      	bne.n	8001754 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001726:	4b4b      	ldr	r3, [pc, #300]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 8001728:	69db      	ldr	r3, [r3, #28]
 800172a:	4a4a      	ldr	r2, [pc, #296]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 800172c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001730:	61d3      	str	r3, [r2, #28]
 8001732:	4b48      	ldr	r3, [pc, #288]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 8001734:	69db      	ldr	r3, [r3, #28]
 8001736:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800173a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800173e:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001748:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800174c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800174e:	2301      	movs	r3, #1
 8001750:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001754:	4b41      	ldr	r3, [pc, #260]	@ (800185c <HAL_RCC_OscConfig+0x994>)
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800175c:	2b00      	cmp	r3, #0
 800175e:	d11a      	bne.n	8001796 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001760:	4b3e      	ldr	r3, [pc, #248]	@ (800185c <HAL_RCC_OscConfig+0x994>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a3d      	ldr	r2, [pc, #244]	@ (800185c <HAL_RCC_OscConfig+0x994>)
 8001766:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800176a:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800176c:	f7ff f918 	bl	80009a0 <HAL_GetTick>
 8001770:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001774:	e009      	b.n	800178a <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001776:	f7ff f913 	bl	80009a0 <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001780:	1ad3      	subs	r3, r2, r3
 8001782:	2b64      	cmp	r3, #100	@ 0x64
 8001784:	d901      	bls.n	800178a <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e3bb      	b.n	8001f02 <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800178a:	4b34      	ldr	r3, [pc, #208]	@ (800185c <HAL_RCC_OscConfig+0x994>)
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001792:	2b00      	cmp	r3, #0
 8001794:	d0ef      	beq.n	8001776 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001796:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800179a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	689b      	ldr	r3, [r3, #8]
 80017a2:	2b01      	cmp	r3, #1
 80017a4:	d106      	bne.n	80017b4 <HAL_RCC_OscConfig+0x8ec>
 80017a6:	4b2b      	ldr	r3, [pc, #172]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 80017a8:	6a1b      	ldr	r3, [r3, #32]
 80017aa:	4a2a      	ldr	r2, [pc, #168]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 80017ac:	f043 0301 	orr.w	r3, r3, #1
 80017b0:	6213      	str	r3, [r2, #32]
 80017b2:	e035      	b.n	8001820 <HAL_RCC_OscConfig+0x958>
 80017b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017b8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d10c      	bne.n	80017de <HAL_RCC_OscConfig+0x916>
 80017c4:	4b23      	ldr	r3, [pc, #140]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 80017c6:	6a1b      	ldr	r3, [r3, #32]
 80017c8:	4a22      	ldr	r2, [pc, #136]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 80017ca:	f023 0301 	bic.w	r3, r3, #1
 80017ce:	6213      	str	r3, [r2, #32]
 80017d0:	4b20      	ldr	r3, [pc, #128]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 80017d2:	6a1b      	ldr	r3, [r3, #32]
 80017d4:	4a1f      	ldr	r2, [pc, #124]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 80017d6:	f023 0304 	bic.w	r3, r3, #4
 80017da:	6213      	str	r3, [r2, #32]
 80017dc:	e020      	b.n	8001820 <HAL_RCC_OscConfig+0x958>
 80017de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80017e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	689b      	ldr	r3, [r3, #8]
 80017ea:	2b05      	cmp	r3, #5
 80017ec:	d10c      	bne.n	8001808 <HAL_RCC_OscConfig+0x940>
 80017ee:	4b19      	ldr	r3, [pc, #100]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 80017f0:	6a1b      	ldr	r3, [r3, #32]
 80017f2:	4a18      	ldr	r2, [pc, #96]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 80017f4:	f043 0304 	orr.w	r3, r3, #4
 80017f8:	6213      	str	r3, [r2, #32]
 80017fa:	4b16      	ldr	r3, [pc, #88]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 80017fc:	6a1b      	ldr	r3, [r3, #32]
 80017fe:	4a15      	ldr	r2, [pc, #84]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 8001800:	f043 0301 	orr.w	r3, r3, #1
 8001804:	6213      	str	r3, [r2, #32]
 8001806:	e00b      	b.n	8001820 <HAL_RCC_OscConfig+0x958>
 8001808:	4b12      	ldr	r3, [pc, #72]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 800180a:	6a1b      	ldr	r3, [r3, #32]
 800180c:	4a11      	ldr	r2, [pc, #68]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 800180e:	f023 0301 	bic.w	r3, r3, #1
 8001812:	6213      	str	r3, [r2, #32]
 8001814:	4b0f      	ldr	r3, [pc, #60]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 8001816:	6a1b      	ldr	r3, [r3, #32]
 8001818:	4a0e      	ldr	r2, [pc, #56]	@ (8001854 <HAL_RCC_OscConfig+0x98c>)
 800181a:	f023 0304 	bic.w	r3, r3, #4
 800181e:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001820:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001824:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	2b00      	cmp	r3, #0
 800182e:	f000 8085 	beq.w	800193c <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001832:	f7ff f8b5 	bl	80009a0 <HAL_GetTick>
 8001836:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800183a:	e011      	b.n	8001860 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800183c:	f7ff f8b0 	bl	80009a0 <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001846:	1ad3      	subs	r3, r2, r3
 8001848:	f241 3288 	movw	r2, #5000	@ 0x1388
 800184c:	4293      	cmp	r3, r2
 800184e:	d907      	bls.n	8001860 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8001850:	2303      	movs	r3, #3
 8001852:	e356      	b.n	8001f02 <HAL_RCC_OscConfig+0x103a>
 8001854:	40021000 	.word	0x40021000
 8001858:	10908120 	.word	0x10908120
 800185c:	40007000 	.word	0x40007000
 8001860:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001864:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001868:	2202      	movs	r2, #2
 800186a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800186c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001870:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	fa93 f2a3 	rbit	r2, r3
 800187a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800187e:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 8001882:	601a      	str	r2, [r3, #0]
 8001884:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001888:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 800188c:	2202      	movs	r2, #2
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001894:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	fa93 f2a3 	rbit	r2, r3
 800189e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018a2:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80018a6:	601a      	str	r2, [r3, #0]
  return result;
 80018a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018ac:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80018b0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018b2:	fab3 f383 	clz	r3, r3
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80018bc:	b2db      	uxtb	r3, r3
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d102      	bne.n	80018c8 <HAL_RCC_OscConfig+0xa00>
 80018c2:	4b98      	ldr	r3, [pc, #608]	@ (8001b24 <HAL_RCC_OscConfig+0xc5c>)
 80018c4:	6a1b      	ldr	r3, [r3, #32]
 80018c6:	e013      	b.n	80018f0 <HAL_RCC_OscConfig+0xa28>
 80018c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018cc:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80018d0:	2202      	movs	r2, #2
 80018d2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80018d4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018d8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	fa93 f2a3 	rbit	r2, r3
 80018e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80018e6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80018ea:	601a      	str	r2, [r3, #0]
 80018ec:	4b8d      	ldr	r3, [pc, #564]	@ (8001b24 <HAL_RCC_OscConfig+0xc5c>)
 80018ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80018f4:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80018f8:	2102      	movs	r1, #2
 80018fa:	6011      	str	r1, [r2, #0]
 80018fc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001900:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001904:	6812      	ldr	r2, [r2, #0]
 8001906:	fa92 f1a2 	rbit	r1, r2
 800190a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800190e:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8001912:	6011      	str	r1, [r2, #0]
  return result;
 8001914:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001918:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800191c:	6812      	ldr	r2, [r2, #0]
 800191e:	fab2 f282 	clz	r2, r2
 8001922:	b2d2      	uxtb	r2, r2
 8001924:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001928:	b2d2      	uxtb	r2, r2
 800192a:	f002 021f 	and.w	r2, r2, #31
 800192e:	2101      	movs	r1, #1
 8001930:	fa01 f202 	lsl.w	r2, r1, r2
 8001934:	4013      	ands	r3, r2
 8001936:	2b00      	cmp	r3, #0
 8001938:	d080      	beq.n	800183c <HAL_RCC_OscConfig+0x974>
 800193a:	e07d      	b.n	8001a38 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800193c:	f7ff f830 	bl	80009a0 <HAL_GetTick>
 8001940:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001944:	e00b      	b.n	800195e <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001946:	f7ff f82b 	bl	80009a0 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001956:	4293      	cmp	r3, r2
 8001958:	d901      	bls.n	800195e <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 800195a:	2303      	movs	r3, #3
 800195c:	e2d1      	b.n	8001f02 <HAL_RCC_OscConfig+0x103a>
 800195e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001962:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001966:	2202      	movs	r2, #2
 8001968:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800196a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800196e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	fa93 f2a3 	rbit	r2, r3
 8001978:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800197c:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8001980:	601a      	str	r2, [r3, #0]
 8001982:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001986:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 800198a:	2202      	movs	r2, #2
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001992:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	fa93 f2a3 	rbit	r2, r3
 800199c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019a0:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80019a4:	601a      	str	r2, [r3, #0]
  return result;
 80019a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019aa:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80019ae:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019b0:	fab3 f383 	clz	r3, r3
 80019b4:	b2db      	uxtb	r3, r3
 80019b6:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d102      	bne.n	80019c6 <HAL_RCC_OscConfig+0xafe>
 80019c0:	4b58      	ldr	r3, [pc, #352]	@ (8001b24 <HAL_RCC_OscConfig+0xc5c>)
 80019c2:	6a1b      	ldr	r3, [r3, #32]
 80019c4:	e013      	b.n	80019ee <HAL_RCC_OscConfig+0xb26>
 80019c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019ca:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80019ce:	2202      	movs	r2, #2
 80019d0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80019d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019d6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	fa93 f2a3 	rbit	r2, r3
 80019e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80019e4:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80019e8:	601a      	str	r2, [r3, #0]
 80019ea:	4b4e      	ldr	r3, [pc, #312]	@ (8001b24 <HAL_RCC_OscConfig+0xc5c>)
 80019ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019ee:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80019f2:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80019f6:	2102      	movs	r1, #2
 80019f8:	6011      	str	r1, [r2, #0]
 80019fa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80019fe:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8001a02:	6812      	ldr	r2, [r2, #0]
 8001a04:	fa92 f1a2 	rbit	r1, r2
 8001a08:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a0c:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001a10:	6011      	str	r1, [r2, #0]
  return result;
 8001a12:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001a16:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8001a1a:	6812      	ldr	r2, [r2, #0]
 8001a1c:	fab2 f282 	clz	r2, r2
 8001a20:	b2d2      	uxtb	r2, r2
 8001a22:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001a26:	b2d2      	uxtb	r2, r2
 8001a28:	f002 021f 	and.w	r2, r2, #31
 8001a2c:	2101      	movs	r1, #1
 8001a2e:	fa01 f202 	lsl.w	r2, r1, r2
 8001a32:	4013      	ands	r3, r2
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d186      	bne.n	8001946 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a38:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d105      	bne.n	8001a4c <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a40:	4b38      	ldr	r3, [pc, #224]	@ (8001b24 <HAL_RCC_OscConfig+0xc5c>)
 8001a42:	69db      	ldr	r3, [r3, #28]
 8001a44:	4a37      	ldr	r2, [pc, #220]	@ (8001b24 <HAL_RCC_OscConfig+0xc5c>)
 8001a46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a4a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a4c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a50:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	f000 8251 	beq.w	8001f00 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a5e:	4b31      	ldr	r3, [pc, #196]	@ (8001b24 <HAL_RCC_OscConfig+0xc5c>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	f003 030c 	and.w	r3, r3, #12
 8001a66:	2b08      	cmp	r3, #8
 8001a68:	f000 820f 	beq.w	8001e8a <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a70:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	699b      	ldr	r3, [r3, #24]
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	f040 8165 	bne.w	8001d48 <HAL_RCC_OscConfig+0xe80>
 8001a7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a82:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001a86:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001a8a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001a8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a90:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	fa93 f2a3 	rbit	r2, r3
 8001a9a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001a9e:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001aa2:	601a      	str	r2, [r3, #0]
  return result;
 8001aa4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001aa8:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8001aac:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001aae:	fab3 f383 	clz	r3, r3
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001ab8:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001abc:	009b      	lsls	r3, r3, #2
 8001abe:	461a      	mov	r2, r3
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac4:	f7fe ff6c 	bl	80009a0 <HAL_GetTick>
 8001ac8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001acc:	e009      	b.n	8001ae2 <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ace:	f7fe ff67 	bl	80009a0 <HAL_GetTick>
 8001ad2:	4602      	mov	r2, r0
 8001ad4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001ad8:	1ad3      	subs	r3, r2, r3
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d901      	bls.n	8001ae2 <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	e20f      	b.n	8001f02 <HAL_RCC_OscConfig+0x103a>
 8001ae2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ae6:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001aea:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001aee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001af4:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	fa93 f2a3 	rbit	r2, r3
 8001afe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b02:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001b06:	601a      	str	r2, [r3, #0]
  return result;
 8001b08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b0c:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8001b10:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b12:	fab3 f383 	clz	r3, r3
 8001b16:	b2db      	uxtb	r3, r3
 8001b18:	2b3f      	cmp	r3, #63	@ 0x3f
 8001b1a:	d805      	bhi.n	8001b28 <HAL_RCC_OscConfig+0xc60>
 8001b1c:	4b01      	ldr	r3, [pc, #4]	@ (8001b24 <HAL_RCC_OscConfig+0xc5c>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	e02a      	b.n	8001b78 <HAL_RCC_OscConfig+0xcb0>
 8001b22:	bf00      	nop
 8001b24:	40021000 	.word	0x40021000
 8001b28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b2c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001b30:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b34:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b36:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b3a:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	fa93 f2a3 	rbit	r2, r3
 8001b44:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b48:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8001b4c:	601a      	str	r2, [r3, #0]
 8001b4e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b52:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001b56:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001b5a:	601a      	str	r2, [r3, #0]
 8001b5c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b60:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	fa93 f2a3 	rbit	r2, r3
 8001b6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001b6e:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8001b72:	601a      	str	r2, [r3, #0]
 8001b74:	4bca      	ldr	r3, [pc, #808]	@ (8001ea0 <HAL_RCC_OscConfig+0xfd8>)
 8001b76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b78:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b7c:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001b80:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001b84:	6011      	str	r1, [r2, #0]
 8001b86:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b8a:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8001b8e:	6812      	ldr	r2, [r2, #0]
 8001b90:	fa92 f1a2 	rbit	r1, r2
 8001b94:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001b98:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001b9c:	6011      	str	r1, [r2, #0]
  return result;
 8001b9e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001ba2:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8001ba6:	6812      	ldr	r2, [r2, #0]
 8001ba8:	fab2 f282 	clz	r2, r2
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	f042 0220 	orr.w	r2, r2, #32
 8001bb2:	b2d2      	uxtb	r2, r2
 8001bb4:	f002 021f 	and.w	r2, r2, #31
 8001bb8:	2101      	movs	r1, #1
 8001bba:	fa01 f202 	lsl.w	r2, r1, r2
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d184      	bne.n	8001ace <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bc4:	4bb6      	ldr	r3, [pc, #728]	@ (8001ea0 <HAL_RCC_OscConfig+0xfd8>)
 8001bc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001bc8:	f023 020f 	bic.w	r2, r3, #15
 8001bcc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bd0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd8:	49b1      	ldr	r1, [pc, #708]	@ (8001ea0 <HAL_RCC_OscConfig+0xfd8>)
 8001bda:	4313      	orrs	r3, r2
 8001bdc:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8001bde:	4bb0      	ldr	r3, [pc, #704]	@ (8001ea0 <HAL_RCC_OscConfig+0xfd8>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8001be6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	6a19      	ldr	r1, [r3, #32]
 8001bf2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001bf6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	69db      	ldr	r3, [r3, #28]
 8001bfe:	430b      	orrs	r3, r1
 8001c00:	49a7      	ldr	r1, [pc, #668]	@ (8001ea0 <HAL_RCC_OscConfig+0xfd8>)
 8001c02:	4313      	orrs	r3, r2
 8001c04:	604b      	str	r3, [r1, #4]
 8001c06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c0a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001c0e:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001c12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c18:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	fa93 f2a3 	rbit	r2, r3
 8001c22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c26:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001c2a:	601a      	str	r2, [r3, #0]
  return result;
 8001c2c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c30:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8001c34:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c36:	fab3 f383 	clz	r3, r3
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001c40:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001c44:	009b      	lsls	r3, r3, #2
 8001c46:	461a      	mov	r2, r3
 8001c48:	2301      	movs	r3, #1
 8001c4a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c4c:	f7fe fea8 	bl	80009a0 <HAL_GetTick>
 8001c50:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c54:	e009      	b.n	8001c6a <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001c56:	f7fe fea3 	bl	80009a0 <HAL_GetTick>
 8001c5a:	4602      	mov	r2, r0
 8001c5c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001c60:	1ad3      	subs	r3, r2, r3
 8001c62:	2b02      	cmp	r3, #2
 8001c64:	d901      	bls.n	8001c6a <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8001c66:	2303      	movs	r3, #3
 8001c68:	e14b      	b.n	8001f02 <HAL_RCC_OscConfig+0x103a>
 8001c6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c6e:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001c72:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001c76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c7c:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	fa93 f2a3 	rbit	r2, r3
 8001c86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c8a:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001c8e:	601a      	str	r2, [r3, #0]
  return result;
 8001c90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001c94:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8001c98:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c9a:	fab3 f383 	clz	r3, r3
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001ca2:	d802      	bhi.n	8001caa <HAL_RCC_OscConfig+0xde2>
 8001ca4:	4b7e      	ldr	r3, [pc, #504]	@ (8001ea0 <HAL_RCC_OscConfig+0xfd8>)
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	e027      	b.n	8001cfa <HAL_RCC_OscConfig+0xe32>
 8001caa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cae:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001cb2:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cb6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001cb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cbc:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	fa93 f2a3 	rbit	r2, r3
 8001cc6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cca:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8001cce:	601a      	str	r2, [r3, #0]
 8001cd0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cd4:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001cd8:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001cdc:	601a      	str	r2, [r3, #0]
 8001cde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ce2:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	fa93 f2a3 	rbit	r2, r3
 8001cec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001cf0:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8001cf4:	601a      	str	r2, [r3, #0]
 8001cf6:	4b6a      	ldr	r3, [pc, #424]	@ (8001ea0 <HAL_RCC_OscConfig+0xfd8>)
 8001cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfa:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001cfe:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001d02:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001d06:	6011      	str	r1, [r2, #0]
 8001d08:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d0c:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8001d10:	6812      	ldr	r2, [r2, #0]
 8001d12:	fa92 f1a2 	rbit	r1, r2
 8001d16:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d1a:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001d1e:	6011      	str	r1, [r2, #0]
  return result;
 8001d20:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001d24:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8001d28:	6812      	ldr	r2, [r2, #0]
 8001d2a:	fab2 f282 	clz	r2, r2
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	f042 0220 	orr.w	r2, r2, #32
 8001d34:	b2d2      	uxtb	r2, r2
 8001d36:	f002 021f 	and.w	r2, r2, #31
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	fa01 f202 	lsl.w	r2, r1, r2
 8001d40:	4013      	ands	r3, r2
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d087      	beq.n	8001c56 <HAL_RCC_OscConfig+0xd8e>
 8001d46:	e0db      	b.n	8001f00 <HAL_RCC_OscConfig+0x1038>
 8001d48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d4c:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001d50:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001d54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d5a:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	fa93 f2a3 	rbit	r2, r3
 8001d64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d68:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001d6c:	601a      	str	r2, [r3, #0]
  return result;
 8001d6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001d72:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8001d76:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d78:	fab3 f383 	clz	r3, r3
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8001d82:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8001d86:	009b      	lsls	r3, r3, #2
 8001d88:	461a      	mov	r2, r3
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8e:	f7fe fe07 	bl	80009a0 <HAL_GetTick>
 8001d92:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d96:	e009      	b.n	8001dac <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d98:	f7fe fe02 	bl	80009a0 <HAL_GetTick>
 8001d9c:	4602      	mov	r2, r0
 8001d9e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d901      	bls.n	8001dac <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8001da8:	2303      	movs	r3, #3
 8001daa:	e0aa      	b.n	8001f02 <HAL_RCC_OscConfig+0x103a>
 8001dac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001db0:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001db4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001db8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dbe:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	fa93 f2a3 	rbit	r2, r3
 8001dc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dcc:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001dd0:	601a      	str	r2, [r3, #0]
  return result;
 8001dd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dd6:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8001dda:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ddc:	fab3 f383 	clz	r3, r3
 8001de0:	b2db      	uxtb	r3, r3
 8001de2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001de4:	d802      	bhi.n	8001dec <HAL_RCC_OscConfig+0xf24>
 8001de6:	4b2e      	ldr	r3, [pc, #184]	@ (8001ea0 <HAL_RCC_OscConfig+0xfd8>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	e027      	b.n	8001e3c <HAL_RCC_OscConfig+0xf74>
 8001dec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001df0:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001df4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001df8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dfa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001dfe:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	fa93 f2a3 	rbit	r2, r3
 8001e08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e0c:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8001e10:	601a      	str	r2, [r3, #0]
 8001e12:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e16:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001e1a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e24:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	fa93 f2a3 	rbit	r2, r3
 8001e2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e32:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8001e36:	601a      	str	r2, [r3, #0]
 8001e38:	4b19      	ldr	r3, [pc, #100]	@ (8001ea0 <HAL_RCC_OscConfig+0xfd8>)
 8001e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e3c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e40:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001e44:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8001e48:	6011      	str	r1, [r2, #0]
 8001e4a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e4e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8001e52:	6812      	ldr	r2, [r2, #0]
 8001e54:	fa92 f1a2 	rbit	r1, r2
 8001e58:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e5c:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001e60:	6011      	str	r1, [r2, #0]
  return result;
 8001e62:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8001e66:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8001e6a:	6812      	ldr	r2, [r2, #0]
 8001e6c:	fab2 f282 	clz	r2, r2
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	f042 0220 	orr.w	r2, r2, #32
 8001e76:	b2d2      	uxtb	r2, r2
 8001e78:	f002 021f 	and.w	r2, r2, #31
 8001e7c:	2101      	movs	r1, #1
 8001e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001e82:	4013      	ands	r3, r2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d187      	bne.n	8001d98 <HAL_RCC_OscConfig+0xed0>
 8001e88:	e03a      	b.n	8001f00 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001e8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	699b      	ldr	r3, [r3, #24]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d104      	bne.n	8001ea4 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	e031      	b.n	8001f02 <HAL_RCC_OscConfig+0x103a>
 8001e9e:	bf00      	nop
 8001ea0:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001ea4:	4b19      	ldr	r3, [pc, #100]	@ (8001f0c <HAL_RCC_OscConfig+0x1044>)
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001eac:	4b17      	ldr	r3, [pc, #92]	@ (8001f0c <HAL_RCC_OscConfig+0x1044>)
 8001eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001eb0:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001eb4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001eb8:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8001ebc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ec0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	69db      	ldr	r3, [r3, #28]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d117      	bne.n	8001efc <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001ecc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8001ed0:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001ed4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ed8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d10b      	bne.n	8001efc <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001ee4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8001ee8:	f003 020f 	and.w	r2, r3, #15
 8001eec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ef0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001ef8:	429a      	cmp	r2, r3
 8001efa:	d001      	beq.n	8001f00 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001efc:	2301      	movs	r3, #1
 8001efe:	e000      	b.n	8001f02 <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8001f00:	2300      	movs	r3, #0
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40021000 	.word	0x40021000

08001f10 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	b09e      	sub	sp, #120	@ 0x78
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d101      	bne.n	8001f28 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e154      	b.n	80021d2 <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f28:	4b89      	ldr	r3, [pc, #548]	@ (8002150 <HAL_RCC_ClockConfig+0x240>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f003 0307 	and.w	r3, r3, #7
 8001f30:	683a      	ldr	r2, [r7, #0]
 8001f32:	429a      	cmp	r2, r3
 8001f34:	d910      	bls.n	8001f58 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f36:	4b86      	ldr	r3, [pc, #536]	@ (8002150 <HAL_RCC_ClockConfig+0x240>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	f023 0207 	bic.w	r2, r3, #7
 8001f3e:	4984      	ldr	r1, [pc, #528]	@ (8002150 <HAL_RCC_ClockConfig+0x240>)
 8001f40:	683b      	ldr	r3, [r7, #0]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f46:	4b82      	ldr	r3, [pc, #520]	@ (8002150 <HAL_RCC_ClockConfig+0x240>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 0307 	and.w	r3, r3, #7
 8001f4e:	683a      	ldr	r2, [r7, #0]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	d001      	beq.n	8001f58 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e13c      	b.n	80021d2 <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d008      	beq.n	8001f76 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f64:	4b7b      	ldr	r3, [pc, #492]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	4978      	ldr	r1, [pc, #480]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 8001f72:	4313      	orrs	r3, r2
 8001f74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	f000 80cd 	beq.w	800211e <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d137      	bne.n	8001ffc <HAL_RCC_ClockConfig+0xec>
 8001f8c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f90:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001f94:	fa93 f3a3 	rbit	r3, r3
 8001f98:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8001f9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f9c:	fab3 f383 	clz	r3, r3
 8001fa0:	b2db      	uxtb	r3, r3
 8001fa2:	2b3f      	cmp	r3, #63	@ 0x3f
 8001fa4:	d802      	bhi.n	8001fac <HAL_RCC_ClockConfig+0x9c>
 8001fa6:	4b6b      	ldr	r3, [pc, #428]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	e00f      	b.n	8001fcc <HAL_RCC_ClockConfig+0xbc>
 8001fac:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fb0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001fb4:	fa93 f3a3 	rbit	r3, r3
 8001fb8:	667b      	str	r3, [r7, #100]	@ 0x64
 8001fba:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001fbe:	663b      	str	r3, [r7, #96]	@ 0x60
 8001fc0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001fc2:	fa93 f3a3 	rbit	r3, r3
 8001fc6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8001fc8:	4b62      	ldr	r3, [pc, #392]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 8001fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fcc:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001fd0:	65ba      	str	r2, [r7, #88]	@ 0x58
 8001fd2:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8001fd4:	fa92 f2a2 	rbit	r2, r2
 8001fd8:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8001fda:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8001fdc:	fab2 f282 	clz	r2, r2
 8001fe0:	b2d2      	uxtb	r2, r2
 8001fe2:	f042 0220 	orr.w	r2, r2, #32
 8001fe6:	b2d2      	uxtb	r2, r2
 8001fe8:	f002 021f 	and.w	r2, r2, #31
 8001fec:	2101      	movs	r1, #1
 8001fee:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d171      	bne.n	80020dc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e0ea      	b.n	80021d2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	2b02      	cmp	r3, #2
 8002002:	d137      	bne.n	8002074 <HAL_RCC_ClockConfig+0x164>
 8002004:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002008:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800200a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800200c:	fa93 f3a3 	rbit	r3, r3
 8002010:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8002012:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002014:	fab3 f383 	clz	r3, r3
 8002018:	b2db      	uxtb	r3, r3
 800201a:	2b3f      	cmp	r3, #63	@ 0x3f
 800201c:	d802      	bhi.n	8002024 <HAL_RCC_ClockConfig+0x114>
 800201e:	4b4d      	ldr	r3, [pc, #308]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	e00f      	b.n	8002044 <HAL_RCC_ClockConfig+0x134>
 8002024:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002028:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800202c:	fa93 f3a3 	rbit	r3, r3
 8002030:	647b      	str	r3, [r7, #68]	@ 0x44
 8002032:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002036:	643b      	str	r3, [r7, #64]	@ 0x40
 8002038:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800203a:	fa93 f3a3 	rbit	r3, r3
 800203e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002040:	4b44      	ldr	r3, [pc, #272]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 8002042:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002044:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002048:	63ba      	str	r2, [r7, #56]	@ 0x38
 800204a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800204c:	fa92 f2a2 	rbit	r2, r2
 8002050:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 8002052:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002054:	fab2 f282 	clz	r2, r2
 8002058:	b2d2      	uxtb	r2, r2
 800205a:	f042 0220 	orr.w	r2, r2, #32
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	f002 021f 	and.w	r2, r2, #31
 8002064:	2101      	movs	r1, #1
 8002066:	fa01 f202 	lsl.w	r2, r1, r2
 800206a:	4013      	ands	r3, r2
 800206c:	2b00      	cmp	r3, #0
 800206e:	d135      	bne.n	80020dc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e0ae      	b.n	80021d2 <HAL_RCC_ClockConfig+0x2c2>
 8002074:	2302      	movs	r3, #2
 8002076:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002078:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800207a:	fa93 f3a3 	rbit	r3, r3
 800207e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002082:	fab3 f383 	clz	r3, r3
 8002086:	b2db      	uxtb	r3, r3
 8002088:	2b3f      	cmp	r3, #63	@ 0x3f
 800208a:	d802      	bhi.n	8002092 <HAL_RCC_ClockConfig+0x182>
 800208c:	4b31      	ldr	r3, [pc, #196]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	e00d      	b.n	80020ae <HAL_RCC_ClockConfig+0x19e>
 8002092:	2302      	movs	r3, #2
 8002094:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002098:	fa93 f3a3 	rbit	r3, r3
 800209c:	627b      	str	r3, [r7, #36]	@ 0x24
 800209e:	2302      	movs	r3, #2
 80020a0:	623b      	str	r3, [r7, #32]
 80020a2:	6a3b      	ldr	r3, [r7, #32]
 80020a4:	fa93 f3a3 	rbit	r3, r3
 80020a8:	61fb      	str	r3, [r7, #28]
 80020aa:	4b2a      	ldr	r3, [pc, #168]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 80020ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ae:	2202      	movs	r2, #2
 80020b0:	61ba      	str	r2, [r7, #24]
 80020b2:	69ba      	ldr	r2, [r7, #24]
 80020b4:	fa92 f2a2 	rbit	r2, r2
 80020b8:	617a      	str	r2, [r7, #20]
  return result;
 80020ba:	697a      	ldr	r2, [r7, #20]
 80020bc:	fab2 f282 	clz	r2, r2
 80020c0:	b2d2      	uxtb	r2, r2
 80020c2:	f042 0220 	orr.w	r2, r2, #32
 80020c6:	b2d2      	uxtb	r2, r2
 80020c8:	f002 021f 	and.w	r2, r2, #31
 80020cc:	2101      	movs	r1, #1
 80020ce:	fa01 f202 	lsl.w	r2, r1, r2
 80020d2:	4013      	ands	r3, r2
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d101      	bne.n	80020dc <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80020d8:	2301      	movs	r3, #1
 80020da:	e07a      	b.n	80021d2 <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80020dc:	4b1d      	ldr	r3, [pc, #116]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f023 0203 	bic.w	r2, r3, #3
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	491a      	ldr	r1, [pc, #104]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80020ee:	f7fe fc57 	bl	80009a0 <HAL_GetTick>
 80020f2:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80020f4:	e00a      	b.n	800210c <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80020f6:	f7fe fc53 	bl	80009a0 <HAL_GetTick>
 80020fa:	4602      	mov	r2, r0
 80020fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020fe:	1ad3      	subs	r3, r2, r3
 8002100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002104:	4293      	cmp	r3, r2
 8002106:	d901      	bls.n	800210c <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8002108:	2303      	movs	r3, #3
 800210a:	e062      	b.n	80021d2 <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800210c:	4b11      	ldr	r3, [pc, #68]	@ (8002154 <HAL_RCC_ClockConfig+0x244>)
 800210e:	685b      	ldr	r3, [r3, #4]
 8002110:	f003 020c 	and.w	r2, r3, #12
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	429a      	cmp	r2, r3
 800211c:	d1eb      	bne.n	80020f6 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800211e:	4b0c      	ldr	r3, [pc, #48]	@ (8002150 <HAL_RCC_ClockConfig+0x240>)
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	f003 0307 	and.w	r3, r3, #7
 8002126:	683a      	ldr	r2, [r7, #0]
 8002128:	429a      	cmp	r2, r3
 800212a:	d215      	bcs.n	8002158 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800212c:	4b08      	ldr	r3, [pc, #32]	@ (8002150 <HAL_RCC_ClockConfig+0x240>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f023 0207 	bic.w	r2, r3, #7
 8002134:	4906      	ldr	r1, [pc, #24]	@ (8002150 <HAL_RCC_ClockConfig+0x240>)
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	4313      	orrs	r3, r2
 800213a:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800213c:	4b04      	ldr	r3, [pc, #16]	@ (8002150 <HAL_RCC_ClockConfig+0x240>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f003 0307 	and.w	r3, r3, #7
 8002144:	683a      	ldr	r2, [r7, #0]
 8002146:	429a      	cmp	r2, r3
 8002148:	d006      	beq.n	8002158 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e041      	b.n	80021d2 <HAL_RCC_ClockConfig+0x2c2>
 800214e:	bf00      	nop
 8002150:	40022000 	.word	0x40022000
 8002154:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	2b00      	cmp	r3, #0
 8002162:	d008      	beq.n	8002176 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002164:	4b1d      	ldr	r3, [pc, #116]	@ (80021dc <HAL_RCC_ClockConfig+0x2cc>)
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	491a      	ldr	r1, [pc, #104]	@ (80021dc <HAL_RCC_ClockConfig+0x2cc>)
 8002172:	4313      	orrs	r3, r2
 8002174:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f003 0308 	and.w	r3, r3, #8
 800217e:	2b00      	cmp	r3, #0
 8002180:	d009      	beq.n	8002196 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002182:	4b16      	ldr	r3, [pc, #88]	@ (80021dc <HAL_RCC_ClockConfig+0x2cc>)
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	691b      	ldr	r3, [r3, #16]
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	4912      	ldr	r1, [pc, #72]	@ (80021dc <HAL_RCC_ClockConfig+0x2cc>)
 8002192:	4313      	orrs	r3, r2
 8002194:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002196:	f000 f829 	bl	80021ec <HAL_RCC_GetSysClockFreq>
 800219a:	4601      	mov	r1, r0
 800219c:	4b0f      	ldr	r3, [pc, #60]	@ (80021dc <HAL_RCC_ClockConfig+0x2cc>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80021a4:	22f0      	movs	r2, #240	@ 0xf0
 80021a6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a8:	693a      	ldr	r2, [r7, #16]
 80021aa:	fa92 f2a2 	rbit	r2, r2
 80021ae:	60fa      	str	r2, [r7, #12]
  return result;
 80021b0:	68fa      	ldr	r2, [r7, #12]
 80021b2:	fab2 f282 	clz	r2, r2
 80021b6:	b2d2      	uxtb	r2, r2
 80021b8:	40d3      	lsrs	r3, r2
 80021ba:	4a09      	ldr	r2, [pc, #36]	@ (80021e0 <HAL_RCC_ClockConfig+0x2d0>)
 80021bc:	5cd3      	ldrb	r3, [r2, r3]
 80021be:	fa21 f303 	lsr.w	r3, r1, r3
 80021c2:	4a08      	ldr	r2, [pc, #32]	@ (80021e4 <HAL_RCC_ClockConfig+0x2d4>)
 80021c4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80021c6:	4b08      	ldr	r3, [pc, #32]	@ (80021e8 <HAL_RCC_ClockConfig+0x2d8>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4618      	mov	r0, r3
 80021cc:	f7fe fba4 	bl	8000918 <HAL_InitTick>
  
  return HAL_OK;
 80021d0:	2300      	movs	r3, #0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3778      	adds	r7, #120	@ 0x78
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
 80021da:	bf00      	nop
 80021dc:	40021000 	.word	0x40021000
 80021e0:	08003720 	.word	0x08003720
 80021e4:	20000000 	.word	0x20000000
 80021e8:	20000004 	.word	0x20000004

080021ec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b087      	sub	sp, #28
 80021f0:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80021f2:	2300      	movs	r3, #0
 80021f4:	60fb      	str	r3, [r7, #12]
 80021f6:	2300      	movs	r3, #0
 80021f8:	60bb      	str	r3, [r7, #8]
 80021fa:	2300      	movs	r3, #0
 80021fc:	617b      	str	r3, [r7, #20]
 80021fe:	2300      	movs	r3, #0
 8002200:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002202:	2300      	movs	r3, #0
 8002204:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002206:	4b1f      	ldr	r3, [pc, #124]	@ (8002284 <HAL_RCC_GetSysClockFreq+0x98>)
 8002208:	685b      	ldr	r3, [r3, #4]
 800220a:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	f003 030c 	and.w	r3, r3, #12
 8002212:	2b04      	cmp	r3, #4
 8002214:	d002      	beq.n	800221c <HAL_RCC_GetSysClockFreq+0x30>
 8002216:	2b08      	cmp	r3, #8
 8002218:	d003      	beq.n	8002222 <HAL_RCC_GetSysClockFreq+0x36>
 800221a:	e029      	b.n	8002270 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800221c:	4b1a      	ldr	r3, [pc, #104]	@ (8002288 <HAL_RCC_GetSysClockFreq+0x9c>)
 800221e:	613b      	str	r3, [r7, #16]
      break;
 8002220:	e029      	b.n	8002276 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	0c9b      	lsrs	r3, r3, #18
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	4a18      	ldr	r2, [pc, #96]	@ (800228c <HAL_RCC_GetSysClockFreq+0xa0>)
 800222c:	5cd3      	ldrb	r3, [r2, r3]
 800222e:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8002230:	4b14      	ldr	r3, [pc, #80]	@ (8002284 <HAL_RCC_GetSysClockFreq+0x98>)
 8002232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002234:	f003 030f 	and.w	r3, r3, #15
 8002238:	4a15      	ldr	r2, [pc, #84]	@ (8002290 <HAL_RCC_GetSysClockFreq+0xa4>)
 800223a:	5cd3      	ldrb	r3, [r2, r3]
 800223c:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002244:	2b00      	cmp	r3, #0
 8002246:	d008      	beq.n	800225a <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002248:	4a0f      	ldr	r2, [pc, #60]	@ (8002288 <HAL_RCC_GetSysClockFreq+0x9c>)
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	fbb2 f2f3 	udiv	r2, r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	fb02 f303 	mul.w	r3, r2, r3
 8002256:	617b      	str	r3, [r7, #20]
 8002258:	e007      	b.n	800226a <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800225a:	4a0b      	ldr	r2, [pc, #44]	@ (8002288 <HAL_RCC_GetSysClockFreq+0x9c>)
 800225c:	68bb      	ldr	r3, [r7, #8]
 800225e:	fbb2 f2f3 	udiv	r2, r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	fb02 f303 	mul.w	r3, r2, r3
 8002268:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	613b      	str	r3, [r7, #16]
      break;
 800226e:	e002      	b.n	8002276 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002270:	4b05      	ldr	r3, [pc, #20]	@ (8002288 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002272:	613b      	str	r3, [r7, #16]
      break;
 8002274:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002276:	693b      	ldr	r3, [r7, #16]
}
 8002278:	4618      	mov	r0, r3
 800227a:	371c      	adds	r7, #28
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	40021000 	.word	0x40021000
 8002288:	007a1200 	.word	0x007a1200
 800228c:	08003730 	.word	0x08003730
 8002290:	08003740 	.word	0x08003740

08002294 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b092      	sub	sp, #72	@ 0x48
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800229c:	2300      	movs	r3, #0
 800229e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80022a0:	2300      	movs	r3, #0
 80022a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80022a4:	2300      	movs	r3, #0
 80022a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	f000 80d2 	beq.w	800245c <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022b8:	4b4d      	ldr	r3, [pc, #308]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80022ba:	69db      	ldr	r3, [r3, #28]
 80022bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d10e      	bne.n	80022e2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80022c4:	4b4a      	ldr	r3, [pc, #296]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80022c6:	69db      	ldr	r3, [r3, #28]
 80022c8:	4a49      	ldr	r2, [pc, #292]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80022ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022ce:	61d3      	str	r3, [r2, #28]
 80022d0:	4b47      	ldr	r3, [pc, #284]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80022d2:	69db      	ldr	r3, [r3, #28]
 80022d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022dc:	2301      	movs	r3, #1
 80022de:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022e2:	4b44      	ldr	r3, [pc, #272]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d118      	bne.n	8002320 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80022ee:	4b41      	ldr	r3, [pc, #260]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a40      	ldr	r2, [pc, #256]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80022f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022f8:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022fa:	f7fe fb51 	bl	80009a0 <HAL_GetTick>
 80022fe:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002300:	e008      	b.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002302:	f7fe fb4d 	bl	80009a0 <HAL_GetTick>
 8002306:	4602      	mov	r2, r0
 8002308:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800230a:	1ad3      	subs	r3, r2, r3
 800230c:	2b64      	cmp	r3, #100	@ 0x64
 800230e:	d901      	bls.n	8002314 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e1d4      	b.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002314:	4b37      	ldr	r3, [pc, #220]	@ (80023f4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800231c:	2b00      	cmp	r3, #0
 800231e:	d0f0      	beq.n	8002302 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002320:	4b33      	ldr	r3, [pc, #204]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002322:	6a1b      	ldr	r3, [r3, #32]
 8002324:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002328:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800232a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800232c:	2b00      	cmp	r3, #0
 800232e:	f000 8082 	beq.w	8002436 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800233a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800233c:	429a      	cmp	r2, r3
 800233e:	d07a      	beq.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002340:	4b2b      	ldr	r3, [pc, #172]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002342:	6a1b      	ldr	r3, [r3, #32]
 8002344:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002348:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800234a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800234e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002352:	fa93 f3a3 	rbit	r3, r3
 8002356:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8002358:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800235a:	fab3 f383 	clz	r3, r3
 800235e:	b2db      	uxtb	r3, r3
 8002360:	461a      	mov	r2, r3
 8002362:	4b25      	ldr	r3, [pc, #148]	@ (80023f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002364:	4413      	add	r3, r2
 8002366:	009b      	lsls	r3, r3, #2
 8002368:	461a      	mov	r2, r3
 800236a:	2301      	movs	r3, #1
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002372:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002374:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002376:	fa93 f3a3 	rbit	r3, r3
 800237a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800237c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800237e:	fab3 f383 	clz	r3, r3
 8002382:	b2db      	uxtb	r3, r3
 8002384:	461a      	mov	r2, r3
 8002386:	4b1c      	ldr	r3, [pc, #112]	@ (80023f8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002388:	4413      	add	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	461a      	mov	r2, r3
 800238e:	2300      	movs	r3, #0
 8002390:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002392:	4a17      	ldr	r2, [pc, #92]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8002394:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002396:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d049      	beq.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023a2:	f7fe fafd 	bl	80009a0 <HAL_GetTick>
 80023a6:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023a8:	e00a      	b.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023aa:	f7fe faf9 	bl	80009a0 <HAL_GetTick>
 80023ae:	4602      	mov	r2, r0
 80023b0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80023b2:	1ad3      	subs	r3, r2, r3
 80023b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d901      	bls.n	80023c0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80023bc:	2303      	movs	r3, #3
 80023be:	e17e      	b.n	80026be <HAL_RCCEx_PeriphCLKConfig+0x42a>
 80023c0:	2302      	movs	r3, #2
 80023c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023c6:	fa93 f3a3 	rbit	r3, r3
 80023ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80023cc:	2302      	movs	r3, #2
 80023ce:	623b      	str	r3, [r7, #32]
 80023d0:	6a3b      	ldr	r3, [r7, #32]
 80023d2:	fa93 f3a3 	rbit	r3, r3
 80023d6:	61fb      	str	r3, [r7, #28]
  return result;
 80023d8:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023da:	fab3 f383 	clz	r3, r3
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d108      	bne.n	80023fc <HAL_RCCEx_PeriphCLKConfig+0x168>
 80023ea:	4b01      	ldr	r3, [pc, #4]	@ (80023f0 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80023ec:	6a1b      	ldr	r3, [r3, #32]
 80023ee:	e00d      	b.n	800240c <HAL_RCCEx_PeriphCLKConfig+0x178>
 80023f0:	40021000 	.word	0x40021000
 80023f4:	40007000 	.word	0x40007000
 80023f8:	10908100 	.word	0x10908100
 80023fc:	2302      	movs	r3, #2
 80023fe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002400:	69bb      	ldr	r3, [r7, #24]
 8002402:	fa93 f3a3 	rbit	r3, r3
 8002406:	617b      	str	r3, [r7, #20]
 8002408:	4b9a      	ldr	r3, [pc, #616]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800240a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800240c:	2202      	movs	r2, #2
 800240e:	613a      	str	r2, [r7, #16]
 8002410:	693a      	ldr	r2, [r7, #16]
 8002412:	fa92 f2a2 	rbit	r2, r2
 8002416:	60fa      	str	r2, [r7, #12]
  return result;
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	fab2 f282 	clz	r2, r2
 800241e:	b2d2      	uxtb	r2, r2
 8002420:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002424:	b2d2      	uxtb	r2, r2
 8002426:	f002 021f 	and.w	r2, r2, #31
 800242a:	2101      	movs	r1, #1
 800242c:	fa01 f202 	lsl.w	r2, r1, r2
 8002430:	4013      	ands	r3, r2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d0b9      	beq.n	80023aa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002436:	4b8f      	ldr	r3, [pc, #572]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002438:	6a1b      	ldr	r3, [r3, #32]
 800243a:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	498c      	ldr	r1, [pc, #560]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002444:	4313      	orrs	r3, r2
 8002446:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002448:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800244c:	2b01      	cmp	r3, #1
 800244e:	d105      	bne.n	800245c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002450:	4b88      	ldr	r3, [pc, #544]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002452:	69db      	ldr	r3, [r3, #28]
 8002454:	4a87      	ldr	r2, [pc, #540]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002456:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800245a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	f003 0301 	and.w	r3, r3, #1
 8002464:	2b00      	cmp	r3, #0
 8002466:	d008      	beq.n	800247a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002468:	4b82      	ldr	r3, [pc, #520]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800246a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800246c:	f023 0203 	bic.w	r2, r3, #3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	497f      	ldr	r1, [pc, #508]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002476:	4313      	orrs	r3, r2
 8002478:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	2b00      	cmp	r3, #0
 8002484:	d008      	beq.n	8002498 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002486:	4b7b      	ldr	r3, [pc, #492]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800248a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68db      	ldr	r3, [r3, #12]
 8002492:	4978      	ldr	r1, [pc, #480]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002494:	4313      	orrs	r3, r2
 8002496:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	f003 0304 	and.w	r3, r3, #4
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d008      	beq.n	80024b6 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80024a4:	4b73      	ldr	r3, [pc, #460]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024a8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	691b      	ldr	r3, [r3, #16]
 80024b0:	4970      	ldr	r1, [pc, #448]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024b2:	4313      	orrs	r3, r2
 80024b4:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f003 0320 	and.w	r3, r3, #32
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d008      	beq.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80024c2:	4b6c      	ldr	r3, [pc, #432]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c6:	f023 0210 	bic.w	r2, r3, #16
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	69db      	ldr	r3, [r3, #28]
 80024ce:	4969      	ldr	r1, [pc, #420]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024d0:	4313      	orrs	r3, r2
 80024d2:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d008      	beq.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80024e0:	4b64      	ldr	r3, [pc, #400]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ec:	4961      	ldr	r1, [pc, #388]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80024ee:	4313      	orrs	r3, r2
 80024f0:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d008      	beq.n	8002510 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80024fe:	4b5d      	ldr	r3, [pc, #372]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002500:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002502:	f023 0220 	bic.w	r2, r3, #32
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	6a1b      	ldr	r3, [r3, #32]
 800250a:	495a      	ldr	r1, [pc, #360]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800250c:	4313      	orrs	r3, r2
 800250e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002518:	2b00      	cmp	r3, #0
 800251a:	d008      	beq.n	800252e <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800251c:	4b55      	ldr	r3, [pc, #340]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800251e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002520:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002528:	4952      	ldr	r1, [pc, #328]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800252a:	4313      	orrs	r3, r2
 800252c:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f003 0308 	and.w	r3, r3, #8
 8002536:	2b00      	cmp	r3, #0
 8002538:	d008      	beq.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800253a:	4b4e      	ldr	r3, [pc, #312]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	695b      	ldr	r3, [r3, #20]
 8002546:	494b      	ldr	r1, [pc, #300]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002548:	4313      	orrs	r3, r2
 800254a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 0310 	and.w	r3, r3, #16
 8002554:	2b00      	cmp	r3, #0
 8002556:	d008      	beq.n	800256a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002558:	4b46      	ldr	r3, [pc, #280]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800255a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800255c:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	4943      	ldr	r1, [pc, #268]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002566:	4313      	orrs	r3, r2
 8002568:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002572:	2b00      	cmp	r3, #0
 8002574:	d008      	beq.n	8002588 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002576:	4b3f      	ldr	r3, [pc, #252]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002582:	493c      	ldr	r1, [pc, #240]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002584:	4313      	orrs	r3, r2
 8002586:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002590:	2b00      	cmp	r3, #0
 8002592:	d008      	beq.n	80025a6 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002594:	4b37      	ldr	r3, [pc, #220]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002598:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025a0:	4934      	ldr	r1, [pc, #208]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025a2:	4313      	orrs	r3, r2
 80025a4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d008      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80025b2:	4b30      	ldr	r3, [pc, #192]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025b6:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80025be:	492d      	ldr	r1, [pc, #180]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025c0:	4313      	orrs	r3, r2
 80025c2:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d008      	beq.n	80025e2 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80025d0:	4b28      	ldr	r3, [pc, #160]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80025dc:	4925      	ldr	r1, [pc, #148]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025de:	4313      	orrs	r3, r2
 80025e0:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d008      	beq.n	8002600 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80025ee:	4b21      	ldr	r3, [pc, #132]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025f2:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	491e      	ldr	r1, [pc, #120]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80025fc:	4313      	orrs	r3, r2
 80025fe:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002608:	2b00      	cmp	r3, #0
 800260a:	d008      	beq.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800260c:	4b19      	ldr	r3, [pc, #100]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800260e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002610:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002618:	4916      	ldr	r1, [pc, #88]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800261a:	4313      	orrs	r3, r2
 800261c:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d008      	beq.n	800263c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 800262a:	4b12      	ldr	r3, [pc, #72]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800262c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800262e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002636:	490f      	ldr	r1, [pc, #60]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002638:	4313      	orrs	r3, r2
 800263a:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002644:	2b00      	cmp	r3, #0
 8002646:	d008      	beq.n	800265a <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8002648:	4b0a      	ldr	r3, [pc, #40]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800264a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800264c:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002654:	4907      	ldr	r1, [pc, #28]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002656:	4313      	orrs	r3, r2
 8002658:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002662:	2b00      	cmp	r3, #0
 8002664:	d00c      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8002666:	4b03      	ldr	r3, [pc, #12]	@ (8002674 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8002668:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800266a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	e002      	b.n	8002678 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8002672:	bf00      	nop
 8002674:	40021000 	.word	0x40021000
 8002678:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800267a:	4913      	ldr	r1, [pc, #76]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800267c:	4313      	orrs	r3, r2
 800267e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002688:	2b00      	cmp	r3, #0
 800268a:	d008      	beq.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800268c:	4b0e      	ldr	r3, [pc, #56]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800268e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002690:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002698:	490b      	ldr	r1, [pc, #44]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800269a:	4313      	orrs	r3, r2
 800269c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d008      	beq.n	80026bc <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80026aa:	4b07      	ldr	r3, [pc, #28]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ae:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026b6:	4904      	ldr	r1, [pc, #16]	@ (80026c8 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80026b8:	4313      	orrs	r3, r2
 80026ba:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80026bc:	2300      	movs	r3, #0
}
 80026be:	4618      	mov	r0, r3
 80026c0:	3748      	adds	r7, #72	@ 0x48
 80026c2:	46bd      	mov	sp, r7
 80026c4:	bd80      	pop	{r7, pc}
 80026c6:	bf00      	nop
 80026c8:	40021000 	.word	0x40021000

080026cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b082      	sub	sp, #8
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d101      	bne.n	80026de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	e049      	b.n	8002772 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80026e4:	b2db      	uxtb	r3, r3
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d106      	bne.n	80026f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	2200      	movs	r2, #0
 80026ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026f2:	6878      	ldr	r0, [r7, #4]
 80026f4:	f7fd ffec 	bl	80006d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2202      	movs	r2, #2
 80026fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3304      	adds	r3, #4
 8002708:	4619      	mov	r1, r3
 800270a:	4610      	mov	r0, r2
 800270c:	f000 fa74 	bl	8002bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2201      	movs	r2, #1
 8002714:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	2201      	movs	r2, #1
 800271c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	2201      	movs	r2, #1
 8002724:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	2201      	movs	r2, #1
 8002734:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2201      	movs	r2, #1
 8002744:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2201      	movs	r2, #1
 800274c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	2201      	movs	r2, #1
 800276c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002770:	2300      	movs	r3, #0
}
 8002772:	4618      	mov	r0, r3
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800277a:	b580      	push	{r7, lr}
 800277c:	b082      	sub	sp, #8
 800277e:	af00      	add	r7, sp, #0
 8002780:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2b00      	cmp	r3, #0
 8002786:	d101      	bne.n	800278c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002788:	2301      	movs	r3, #1
 800278a:	e049      	b.n	8002820 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b00      	cmp	r3, #0
 8002796:	d106      	bne.n	80027a6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2200      	movs	r2, #0
 800279c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f000 f841 	bl	8002828 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2202      	movs	r2, #2
 80027aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	681a      	ldr	r2, [r3, #0]
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	3304      	adds	r3, #4
 80027b6:	4619      	mov	r1, r3
 80027b8:	4610      	mov	r0, r2
 80027ba:	f000 fa1d 	bl	8002bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2201      	movs	r2, #1
 80027c2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2201      	movs	r2, #1
 80027ca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2201      	movs	r2, #1
 80027d2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2201      	movs	r2, #1
 80027da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	2201      	movs	r2, #1
 80027e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2201      	movs	r2, #1
 8002802:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2201      	movs	r2, #1
 800280a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2201      	movs	r2, #1
 8002812:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2201      	movs	r2, #1
 800281a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800281e:	2300      	movs	r3, #0
}
 8002820:	4618      	mov	r0, r3
 8002822:	3708      	adds	r7, #8
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}

08002828 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002830:	bf00      	nop
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283a:	4770      	bx	lr

0800283c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002848:	2300      	movs	r3, #0
 800284a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002852:	2b01      	cmp	r3, #1
 8002854:	d101      	bne.n	800285a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002856:	2302      	movs	r3, #2
 8002858:	e0ff      	b.n	8002a5a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	2201      	movs	r2, #1
 800285e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2b14      	cmp	r3, #20
 8002866:	f200 80f0 	bhi.w	8002a4a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800286a:	a201      	add	r2, pc, #4	@ (adr r2, 8002870 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800286c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002870:	080028c5 	.word	0x080028c5
 8002874:	08002a4b 	.word	0x08002a4b
 8002878:	08002a4b 	.word	0x08002a4b
 800287c:	08002a4b 	.word	0x08002a4b
 8002880:	08002905 	.word	0x08002905
 8002884:	08002a4b 	.word	0x08002a4b
 8002888:	08002a4b 	.word	0x08002a4b
 800288c:	08002a4b 	.word	0x08002a4b
 8002890:	08002947 	.word	0x08002947
 8002894:	08002a4b 	.word	0x08002a4b
 8002898:	08002a4b 	.word	0x08002a4b
 800289c:	08002a4b 	.word	0x08002a4b
 80028a0:	08002987 	.word	0x08002987
 80028a4:	08002a4b 	.word	0x08002a4b
 80028a8:	08002a4b 	.word	0x08002a4b
 80028ac:	08002a4b 	.word	0x08002a4b
 80028b0:	080029c9 	.word	0x080029c9
 80028b4:	08002a4b 	.word	0x08002a4b
 80028b8:	08002a4b 	.word	0x08002a4b
 80028bc:	08002a4b 	.word	0x08002a4b
 80028c0:	08002a09 	.word	0x08002a09
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	68b9      	ldr	r1, [r7, #8]
 80028ca:	4618      	mov	r0, r3
 80028cc:	f000 fa3e 	bl	8002d4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	699a      	ldr	r2, [r3, #24]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f042 0208 	orr.w	r2, r2, #8
 80028de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	699a      	ldr	r2, [r3, #24]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	f022 0204 	bic.w	r2, r2, #4
 80028ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	6999      	ldr	r1, [r3, #24]
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	691a      	ldr	r2, [r3, #16]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	430a      	orrs	r2, r1
 8002900:	619a      	str	r2, [r3, #24]
      break;
 8002902:	e0a5      	b.n	8002a50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	68b9      	ldr	r1, [r7, #8]
 800290a:	4618      	mov	r0, r3
 800290c:	f000 fab8 	bl	8002e80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	699a      	ldr	r2, [r3, #24]
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800291e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	699a      	ldr	r2, [r3, #24]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800292e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	6999      	ldr	r1, [r3, #24]
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	021a      	lsls	r2, r3, #8
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	430a      	orrs	r2, r1
 8002942:	619a      	str	r2, [r3, #24]
      break;
 8002944:	e084      	b.n	8002a50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	68b9      	ldr	r1, [r7, #8]
 800294c:	4618      	mov	r0, r3
 800294e:	f000 fb2b 	bl	8002fa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	69da      	ldr	r2, [r3, #28]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f042 0208 	orr.w	r2, r2, #8
 8002960:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	69da      	ldr	r2, [r3, #28]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f022 0204 	bic.w	r2, r2, #4
 8002970:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	69d9      	ldr	r1, [r3, #28]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	691a      	ldr	r2, [r3, #16]
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	430a      	orrs	r2, r1
 8002982:	61da      	str	r2, [r3, #28]
      break;
 8002984:	e064      	b.n	8002a50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68b9      	ldr	r1, [r7, #8]
 800298c:	4618      	mov	r0, r3
 800298e:	f000 fb9d 	bl	80030cc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	69da      	ldr	r2, [r3, #28]
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	69da      	ldr	r2, [r3, #28]
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	69d9      	ldr	r1, [r3, #28]
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	691b      	ldr	r3, [r3, #16]
 80029bc:	021a      	lsls	r2, r3, #8
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	430a      	orrs	r2, r1
 80029c4:	61da      	str	r2, [r3, #28]
      break;
 80029c6:	e043      	b.n	8002a50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68b9      	ldr	r1, [r7, #8]
 80029ce:	4618      	mov	r0, r3
 80029d0:	f000 fbec 	bl	80031ac <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f042 0208 	orr.w	r2, r2, #8
 80029e2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f022 0204 	bic.w	r2, r2, #4
 80029f2:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80029fa:	68bb      	ldr	r3, [r7, #8]
 80029fc:	691a      	ldr	r2, [r3, #16]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	430a      	orrs	r2, r1
 8002a04:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002a06:	e023      	b.n	8002a50 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68b9      	ldr	r1, [r7, #8]
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f000 fc36 	bl	8003280 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a22:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a32:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8002a3a:	68bb      	ldr	r3, [r7, #8]
 8002a3c:	691b      	ldr	r3, [r3, #16]
 8002a3e:	021a      	lsls	r2, r3, #8
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	430a      	orrs	r2, r1
 8002a46:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8002a48:	e002      	b.n	8002a50 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	75fb      	strb	r3, [r7, #23]
      break;
 8002a4e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002a58:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	3718      	adds	r7, #24
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop

08002a64 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b084      	sub	sp, #16
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
 8002a6c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d101      	bne.n	8002a80 <HAL_TIM_ConfigClockSource+0x1c>
 8002a7c:	2302      	movs	r3, #2
 8002a7e:	e0b6      	b.n	8002bee <HAL_TIM_ConfigClockSource+0x18a>
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a9e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002aa2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002aaa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68ba      	ldr	r2, [r7, #8]
 8002ab2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ab4:	683b      	ldr	r3, [r7, #0]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002abc:	d03e      	beq.n	8002b3c <HAL_TIM_ConfigClockSource+0xd8>
 8002abe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ac2:	f200 8087 	bhi.w	8002bd4 <HAL_TIM_ConfigClockSource+0x170>
 8002ac6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002aca:	f000 8086 	beq.w	8002bda <HAL_TIM_ConfigClockSource+0x176>
 8002ace:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ad2:	d87f      	bhi.n	8002bd4 <HAL_TIM_ConfigClockSource+0x170>
 8002ad4:	2b70      	cmp	r3, #112	@ 0x70
 8002ad6:	d01a      	beq.n	8002b0e <HAL_TIM_ConfigClockSource+0xaa>
 8002ad8:	2b70      	cmp	r3, #112	@ 0x70
 8002ada:	d87b      	bhi.n	8002bd4 <HAL_TIM_ConfigClockSource+0x170>
 8002adc:	2b60      	cmp	r3, #96	@ 0x60
 8002ade:	d050      	beq.n	8002b82 <HAL_TIM_ConfigClockSource+0x11e>
 8002ae0:	2b60      	cmp	r3, #96	@ 0x60
 8002ae2:	d877      	bhi.n	8002bd4 <HAL_TIM_ConfigClockSource+0x170>
 8002ae4:	2b50      	cmp	r3, #80	@ 0x50
 8002ae6:	d03c      	beq.n	8002b62 <HAL_TIM_ConfigClockSource+0xfe>
 8002ae8:	2b50      	cmp	r3, #80	@ 0x50
 8002aea:	d873      	bhi.n	8002bd4 <HAL_TIM_ConfigClockSource+0x170>
 8002aec:	2b40      	cmp	r3, #64	@ 0x40
 8002aee:	d058      	beq.n	8002ba2 <HAL_TIM_ConfigClockSource+0x13e>
 8002af0:	2b40      	cmp	r3, #64	@ 0x40
 8002af2:	d86f      	bhi.n	8002bd4 <HAL_TIM_ConfigClockSource+0x170>
 8002af4:	2b30      	cmp	r3, #48	@ 0x30
 8002af6:	d064      	beq.n	8002bc2 <HAL_TIM_ConfigClockSource+0x15e>
 8002af8:	2b30      	cmp	r3, #48	@ 0x30
 8002afa:	d86b      	bhi.n	8002bd4 <HAL_TIM_ConfigClockSource+0x170>
 8002afc:	2b20      	cmp	r3, #32
 8002afe:	d060      	beq.n	8002bc2 <HAL_TIM_ConfigClockSource+0x15e>
 8002b00:	2b20      	cmp	r3, #32
 8002b02:	d867      	bhi.n	8002bd4 <HAL_TIM_ConfigClockSource+0x170>
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d05c      	beq.n	8002bc2 <HAL_TIM_ConfigClockSource+0x15e>
 8002b08:	2b10      	cmp	r3, #16
 8002b0a:	d05a      	beq.n	8002bc2 <HAL_TIM_ConfigClockSource+0x15e>
 8002b0c:	e062      	b.n	8002bd4 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b12:	683b      	ldr	r3, [r7, #0]
 8002b14:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b1e:	f000 fc95 	bl	800344c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002b30:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	68ba      	ldr	r2, [r7, #8]
 8002b38:	609a      	str	r2, [r3, #8]
      break;
 8002b3a:	e04f      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b4c:	f000 fc7e 	bl	800344c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	689a      	ldr	r2, [r3, #8]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b5e:	609a      	str	r2, [r3, #8]
      break;
 8002b60:	e03c      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002b6e:	461a      	mov	r2, r3
 8002b70:	f000 fbf2 	bl	8003358 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2150      	movs	r1, #80	@ 0x50
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	f000 fc4b 	bl	8003416 <TIM_ITRx_SetConfig>
      break;
 8002b80:	e02c      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002b8e:	461a      	mov	r2, r3
 8002b90:	f000 fc11 	bl	80033b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	2160      	movs	r1, #96	@ 0x60
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f000 fc3b 	bl	8003416 <TIM_ITRx_SetConfig>
      break;
 8002ba0:	e01c      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002ba6:	683b      	ldr	r3, [r7, #0]
 8002ba8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bae:	461a      	mov	r2, r3
 8002bb0:	f000 fbd2 	bl	8003358 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	2140      	movs	r1, #64	@ 0x40
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f000 fc2b 	bl	8003416 <TIM_ITRx_SetConfig>
      break;
 8002bc0:	e00c      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4619      	mov	r1, r3
 8002bcc:	4610      	mov	r0, r2
 8002bce:	f000 fc22 	bl	8003416 <TIM_ITRx_SetConfig>
      break;
 8002bd2:	e003      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	73fb      	strb	r3, [r7, #15]
      break;
 8002bd8:	e000      	b.n	8002bdc <HAL_TIM_ConfigClockSource+0x178>
      break;
 8002bda:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2201      	movs	r2, #1
 8002be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2200      	movs	r2, #0
 8002be8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002bec:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3710      	adds	r7, #16
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
	...

08002bf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b085      	sub	sp, #20
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
 8002c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	4a48      	ldr	r2, [pc, #288]	@ (8002d2c <TIM_Base_SetConfig+0x134>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d013      	beq.n	8002c38 <TIM_Base_SetConfig+0x40>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c16:	d00f      	beq.n	8002c38 <TIM_Base_SetConfig+0x40>
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4a45      	ldr	r2, [pc, #276]	@ (8002d30 <TIM_Base_SetConfig+0x138>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d00b      	beq.n	8002c38 <TIM_Base_SetConfig+0x40>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a44      	ldr	r2, [pc, #272]	@ (8002d34 <TIM_Base_SetConfig+0x13c>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d007      	beq.n	8002c38 <TIM_Base_SetConfig+0x40>
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	4a43      	ldr	r2, [pc, #268]	@ (8002d38 <TIM_Base_SetConfig+0x140>)
 8002c2c:	4293      	cmp	r3, r2
 8002c2e:	d003      	beq.n	8002c38 <TIM_Base_SetConfig+0x40>
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a42      	ldr	r2, [pc, #264]	@ (8002d3c <TIM_Base_SetConfig+0x144>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d108      	bne.n	8002c4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a37      	ldr	r2, [pc, #220]	@ (8002d2c <TIM_Base_SetConfig+0x134>)
 8002c4e:	4293      	cmp	r3, r2
 8002c50:	d01f      	beq.n	8002c92 <TIM_Base_SetConfig+0x9a>
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c58:	d01b      	beq.n	8002c92 <TIM_Base_SetConfig+0x9a>
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	4a34      	ldr	r2, [pc, #208]	@ (8002d30 <TIM_Base_SetConfig+0x138>)
 8002c5e:	4293      	cmp	r3, r2
 8002c60:	d017      	beq.n	8002c92 <TIM_Base_SetConfig+0x9a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a33      	ldr	r2, [pc, #204]	@ (8002d34 <TIM_Base_SetConfig+0x13c>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d013      	beq.n	8002c92 <TIM_Base_SetConfig+0x9a>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	4a32      	ldr	r2, [pc, #200]	@ (8002d38 <TIM_Base_SetConfig+0x140>)
 8002c6e:	4293      	cmp	r3, r2
 8002c70:	d00f      	beq.n	8002c92 <TIM_Base_SetConfig+0x9a>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a32      	ldr	r2, [pc, #200]	@ (8002d40 <TIM_Base_SetConfig+0x148>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d00b      	beq.n	8002c92 <TIM_Base_SetConfig+0x9a>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a31      	ldr	r2, [pc, #196]	@ (8002d44 <TIM_Base_SetConfig+0x14c>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d007      	beq.n	8002c92 <TIM_Base_SetConfig+0x9a>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a30      	ldr	r2, [pc, #192]	@ (8002d48 <TIM_Base_SetConfig+0x150>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d003      	beq.n	8002c92 <TIM_Base_SetConfig+0x9a>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a2b      	ldr	r2, [pc, #172]	@ (8002d3c <TIM_Base_SetConfig+0x144>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d108      	bne.n	8002ca4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c98:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	68db      	ldr	r3, [r3, #12]
 8002c9e:	68fa      	ldr	r2, [r7, #12]
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	695b      	ldr	r3, [r3, #20]
 8002cae:	4313      	orrs	r3, r2
 8002cb0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	68fa      	ldr	r2, [r7, #12]
 8002cb6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	689a      	ldr	r2, [r3, #8]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002cc0:	683b      	ldr	r3, [r7, #0]
 8002cc2:	681a      	ldr	r2, [r3, #0]
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a18      	ldr	r2, [pc, #96]	@ (8002d2c <TIM_Base_SetConfig+0x134>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d013      	beq.n	8002cf8 <TIM_Base_SetConfig+0x100>
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	4a19      	ldr	r2, [pc, #100]	@ (8002d38 <TIM_Base_SetConfig+0x140>)
 8002cd4:	4293      	cmp	r3, r2
 8002cd6:	d00f      	beq.n	8002cf8 <TIM_Base_SetConfig+0x100>
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4a19      	ldr	r2, [pc, #100]	@ (8002d40 <TIM_Base_SetConfig+0x148>)
 8002cdc:	4293      	cmp	r3, r2
 8002cde:	d00b      	beq.n	8002cf8 <TIM_Base_SetConfig+0x100>
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a18      	ldr	r2, [pc, #96]	@ (8002d44 <TIM_Base_SetConfig+0x14c>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d007      	beq.n	8002cf8 <TIM_Base_SetConfig+0x100>
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a17      	ldr	r2, [pc, #92]	@ (8002d48 <TIM_Base_SetConfig+0x150>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d003      	beq.n	8002cf8 <TIM_Base_SetConfig+0x100>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a12      	ldr	r2, [pc, #72]	@ (8002d3c <TIM_Base_SetConfig+0x144>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d103      	bne.n	8002d00 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	691a      	ldr	r2, [r3, #16]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	f003 0301 	and.w	r3, r3, #1
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d105      	bne.n	8002d1e <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	691b      	ldr	r3, [r3, #16]
 8002d16:	f023 0201 	bic.w	r2, r3, #1
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	611a      	str	r2, [r3, #16]
  }
}
 8002d1e:	bf00      	nop
 8002d20:	3714      	adds	r7, #20
 8002d22:	46bd      	mov	sp, r7
 8002d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d28:	4770      	bx	lr
 8002d2a:	bf00      	nop
 8002d2c:	40012c00 	.word	0x40012c00
 8002d30:	40000400 	.word	0x40000400
 8002d34:	40000800 	.word	0x40000800
 8002d38:	40013400 	.word	0x40013400
 8002d3c:	40015000 	.word	0x40015000
 8002d40:	40014000 	.word	0x40014000
 8002d44:	40014400 	.word	0x40014400
 8002d48:	40014800 	.word	0x40014800

08002d4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b087      	sub	sp, #28
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	f023 0201 	bic.w	r2, r3, #1
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	699b      	ldr	r3, [r3, #24]
 8002d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002d7a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002d7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	f023 0303 	bic.w	r3, r3, #3
 8002d86:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	68fa      	ldr	r2, [r7, #12]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	f023 0302 	bic.w	r3, r3, #2
 8002d98:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002d9a:	683b      	ldr	r3, [r7, #0]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	697a      	ldr	r2, [r7, #20]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	4a30      	ldr	r2, [pc, #192]	@ (8002e68 <TIM_OC1_SetConfig+0x11c>)
 8002da8:	4293      	cmp	r3, r2
 8002daa:	d013      	beq.n	8002dd4 <TIM_OC1_SetConfig+0x88>
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	4a2f      	ldr	r2, [pc, #188]	@ (8002e6c <TIM_OC1_SetConfig+0x120>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d00f      	beq.n	8002dd4 <TIM_OC1_SetConfig+0x88>
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a2e      	ldr	r2, [pc, #184]	@ (8002e70 <TIM_OC1_SetConfig+0x124>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d00b      	beq.n	8002dd4 <TIM_OC1_SetConfig+0x88>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a2d      	ldr	r2, [pc, #180]	@ (8002e74 <TIM_OC1_SetConfig+0x128>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d007      	beq.n	8002dd4 <TIM_OC1_SetConfig+0x88>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a2c      	ldr	r2, [pc, #176]	@ (8002e78 <TIM_OC1_SetConfig+0x12c>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d003      	beq.n	8002dd4 <TIM_OC1_SetConfig+0x88>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a2b      	ldr	r2, [pc, #172]	@ (8002e7c <TIM_OC1_SetConfig+0x130>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d10c      	bne.n	8002dee <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	f023 0308 	bic.w	r3, r3, #8
 8002dda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	697a      	ldr	r2, [r7, #20]
 8002de2:	4313      	orrs	r3, r2
 8002de4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	f023 0304 	bic.w	r3, r3, #4
 8002dec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a1d      	ldr	r2, [pc, #116]	@ (8002e68 <TIM_OC1_SetConfig+0x11c>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d013      	beq.n	8002e1e <TIM_OC1_SetConfig+0xd2>
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a1c      	ldr	r2, [pc, #112]	@ (8002e6c <TIM_OC1_SetConfig+0x120>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d00f      	beq.n	8002e1e <TIM_OC1_SetConfig+0xd2>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	4a1b      	ldr	r2, [pc, #108]	@ (8002e70 <TIM_OC1_SetConfig+0x124>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d00b      	beq.n	8002e1e <TIM_OC1_SetConfig+0xd2>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a1a      	ldr	r2, [pc, #104]	@ (8002e74 <TIM_OC1_SetConfig+0x128>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d007      	beq.n	8002e1e <TIM_OC1_SetConfig+0xd2>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a19      	ldr	r2, [pc, #100]	@ (8002e78 <TIM_OC1_SetConfig+0x12c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d003      	beq.n	8002e1e <TIM_OC1_SetConfig+0xd2>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a18      	ldr	r2, [pc, #96]	@ (8002e7c <TIM_OC1_SetConfig+0x130>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d111      	bne.n	8002e42 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002e2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	693a      	ldr	r2, [r7, #16]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	699b      	ldr	r3, [r3, #24]
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	693a      	ldr	r2, [r7, #16]
 8002e46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	685a      	ldr	r2, [r3, #4]
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	697a      	ldr	r2, [r7, #20]
 8002e5a:	621a      	str	r2, [r3, #32]
}
 8002e5c:	bf00      	nop
 8002e5e:	371c      	adds	r7, #28
 8002e60:	46bd      	mov	sp, r7
 8002e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e66:	4770      	bx	lr
 8002e68:	40012c00 	.word	0x40012c00
 8002e6c:	40013400 	.word	0x40013400
 8002e70:	40014000 	.word	0x40014000
 8002e74:	40014400 	.word	0x40014400
 8002e78:	40014800 	.word	0x40014800
 8002e7c:	40015000 	.word	0x40015000

08002e80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b087      	sub	sp, #28
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6a1b      	ldr	r3, [r3, #32]
 8002e8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6a1b      	ldr	r3, [r3, #32]
 8002e94:	f023 0210 	bic.w	r2, r3, #16
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	685b      	ldr	r3, [r3, #4]
 8002ea0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	699b      	ldr	r3, [r3, #24]
 8002ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002eae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002eba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	021b      	lsls	r3, r3, #8
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	f023 0320 	bic.w	r3, r3, #32
 8002ece:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a2c      	ldr	r2, [pc, #176]	@ (8002f90 <TIM_OC2_SetConfig+0x110>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d007      	beq.n	8002ef4 <TIM_OC2_SetConfig+0x74>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	4a2b      	ldr	r2, [pc, #172]	@ (8002f94 <TIM_OC2_SetConfig+0x114>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d003      	beq.n	8002ef4 <TIM_OC2_SetConfig+0x74>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4a2a      	ldr	r2, [pc, #168]	@ (8002f98 <TIM_OC2_SetConfig+0x118>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d10d      	bne.n	8002f10 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ef4:	697b      	ldr	r3, [r7, #20]
 8002ef6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002efa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	68db      	ldr	r3, [r3, #12]
 8002f00:	011b      	lsls	r3, r3, #4
 8002f02:	697a      	ldr	r2, [r7, #20]
 8002f04:	4313      	orrs	r3, r2
 8002f06:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002f0e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a1f      	ldr	r2, [pc, #124]	@ (8002f90 <TIM_OC2_SetConfig+0x110>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d013      	beq.n	8002f40 <TIM_OC2_SetConfig+0xc0>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a1e      	ldr	r2, [pc, #120]	@ (8002f94 <TIM_OC2_SetConfig+0x114>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d00f      	beq.n	8002f40 <TIM_OC2_SetConfig+0xc0>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a1e      	ldr	r2, [pc, #120]	@ (8002f9c <TIM_OC2_SetConfig+0x11c>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d00b      	beq.n	8002f40 <TIM_OC2_SetConfig+0xc0>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a1d      	ldr	r2, [pc, #116]	@ (8002fa0 <TIM_OC2_SetConfig+0x120>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d007      	beq.n	8002f40 <TIM_OC2_SetConfig+0xc0>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a1c      	ldr	r2, [pc, #112]	@ (8002fa4 <TIM_OC2_SetConfig+0x124>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d003      	beq.n	8002f40 <TIM_OC2_SetConfig+0xc0>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a17      	ldr	r2, [pc, #92]	@ (8002f98 <TIM_OC2_SetConfig+0x118>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d113      	bne.n	8002f68 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002f46:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002f4e:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	009b      	lsls	r3, r3, #2
 8002f56:	693a      	ldr	r2, [r7, #16]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	699b      	ldr	r3, [r3, #24]
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	693a      	ldr	r2, [r7, #16]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	693a      	ldr	r2, [r7, #16]
 8002f6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	68fa      	ldr	r2, [r7, #12]
 8002f72:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	685a      	ldr	r2, [r3, #4]
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	621a      	str	r2, [r3, #32]
}
 8002f82:	bf00      	nop
 8002f84:	371c      	adds	r7, #28
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	40012c00 	.word	0x40012c00
 8002f94:	40013400 	.word	0x40013400
 8002f98:	40015000 	.word	0x40015000
 8002f9c:	40014000 	.word	0x40014000
 8002fa0:	40014400 	.word	0x40014400
 8002fa4:	40014800 	.word	0x40014800

08002fa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002fa8:	b480      	push	{r7}
 8002faa:	b087      	sub	sp, #28
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a1b      	ldr	r3, [r3, #32]
 8002fb6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1b      	ldr	r3, [r3, #32]
 8002fbc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	685b      	ldr	r3, [r3, #4]
 8002fc8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	69db      	ldr	r3, [r3, #28]
 8002fce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fd6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002fda:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	f023 0303 	bic.w	r3, r3, #3
 8002fe2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002fe4:	683b      	ldr	r3, [r7, #0]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	68fa      	ldr	r2, [r7, #12]
 8002fea:	4313      	orrs	r3, r2
 8002fec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002fee:	697b      	ldr	r3, [r7, #20]
 8002ff0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002ff4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	021b      	lsls	r3, r3, #8
 8002ffc:	697a      	ldr	r2, [r7, #20]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a2b      	ldr	r2, [pc, #172]	@ (80030b4 <TIM_OC3_SetConfig+0x10c>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d007      	beq.n	800301a <TIM_OC3_SetConfig+0x72>
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	4a2a      	ldr	r2, [pc, #168]	@ (80030b8 <TIM_OC3_SetConfig+0x110>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d003      	beq.n	800301a <TIM_OC3_SetConfig+0x72>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	4a29      	ldr	r2, [pc, #164]	@ (80030bc <TIM_OC3_SetConfig+0x114>)
 8003016:	4293      	cmp	r3, r2
 8003018:	d10d      	bne.n	8003036 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800301a:	697b      	ldr	r3, [r7, #20]
 800301c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003020:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003022:	683b      	ldr	r3, [r7, #0]
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	021b      	lsls	r3, r3, #8
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	4313      	orrs	r3, r2
 800302c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800302e:	697b      	ldr	r3, [r7, #20]
 8003030:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003034:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	4a1e      	ldr	r2, [pc, #120]	@ (80030b4 <TIM_OC3_SetConfig+0x10c>)
 800303a:	4293      	cmp	r3, r2
 800303c:	d013      	beq.n	8003066 <TIM_OC3_SetConfig+0xbe>
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	4a1d      	ldr	r2, [pc, #116]	@ (80030b8 <TIM_OC3_SetConfig+0x110>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d00f      	beq.n	8003066 <TIM_OC3_SetConfig+0xbe>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	4a1d      	ldr	r2, [pc, #116]	@ (80030c0 <TIM_OC3_SetConfig+0x118>)
 800304a:	4293      	cmp	r3, r2
 800304c:	d00b      	beq.n	8003066 <TIM_OC3_SetConfig+0xbe>
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	4a1c      	ldr	r2, [pc, #112]	@ (80030c4 <TIM_OC3_SetConfig+0x11c>)
 8003052:	4293      	cmp	r3, r2
 8003054:	d007      	beq.n	8003066 <TIM_OC3_SetConfig+0xbe>
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	4a1b      	ldr	r2, [pc, #108]	@ (80030c8 <TIM_OC3_SetConfig+0x120>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d003      	beq.n	8003066 <TIM_OC3_SetConfig+0xbe>
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	4a16      	ldr	r2, [pc, #88]	@ (80030bc <TIM_OC3_SetConfig+0x114>)
 8003062:	4293      	cmp	r3, r2
 8003064:	d113      	bne.n	800308e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800306c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800306e:	693b      	ldr	r3, [r7, #16]
 8003070:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003074:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003076:	683b      	ldr	r3, [r7, #0]
 8003078:	695b      	ldr	r3, [r3, #20]
 800307a:	011b      	lsls	r3, r3, #4
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	4313      	orrs	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	011b      	lsls	r3, r3, #4
 8003088:	693a      	ldr	r2, [r7, #16]
 800308a:	4313      	orrs	r3, r2
 800308c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68fa      	ldr	r2, [r7, #12]
 8003098:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	685a      	ldr	r2, [r3, #4]
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	621a      	str	r2, [r3, #32]
}
 80030a8:	bf00      	nop
 80030aa:	371c      	adds	r7, #28
 80030ac:	46bd      	mov	sp, r7
 80030ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b2:	4770      	bx	lr
 80030b4:	40012c00 	.word	0x40012c00
 80030b8:	40013400 	.word	0x40013400
 80030bc:	40015000 	.word	0x40015000
 80030c0:	40014000 	.word	0x40014000
 80030c4:	40014400 	.word	0x40014400
 80030c8:	40014800 	.word	0x40014800

080030cc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80030cc:	b480      	push	{r7}
 80030ce:	b087      	sub	sp, #28
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
 80030d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
 80030da:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	69db      	ldr	r3, [r3, #28]
 80030f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80030fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003106:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	021b      	lsls	r3, r3, #8
 800310e:	68fa      	ldr	r2, [r7, #12]
 8003110:	4313      	orrs	r3, r2
 8003112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800311a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800311c:	683b      	ldr	r3, [r7, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	031b      	lsls	r3, r3, #12
 8003122:	693a      	ldr	r2, [r7, #16]
 8003124:	4313      	orrs	r3, r2
 8003126:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4a1a      	ldr	r2, [pc, #104]	@ (8003194 <TIM_OC4_SetConfig+0xc8>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d013      	beq.n	8003158 <TIM_OC4_SetConfig+0x8c>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	4a19      	ldr	r2, [pc, #100]	@ (8003198 <TIM_OC4_SetConfig+0xcc>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d00f      	beq.n	8003158 <TIM_OC4_SetConfig+0x8c>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	4a18      	ldr	r2, [pc, #96]	@ (800319c <TIM_OC4_SetConfig+0xd0>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d00b      	beq.n	8003158 <TIM_OC4_SetConfig+0x8c>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4a17      	ldr	r2, [pc, #92]	@ (80031a0 <TIM_OC4_SetConfig+0xd4>)
 8003144:	4293      	cmp	r3, r2
 8003146:	d007      	beq.n	8003158 <TIM_OC4_SetConfig+0x8c>
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	4a16      	ldr	r2, [pc, #88]	@ (80031a4 <TIM_OC4_SetConfig+0xd8>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d003      	beq.n	8003158 <TIM_OC4_SetConfig+0x8c>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	4a15      	ldr	r2, [pc, #84]	@ (80031a8 <TIM_OC4_SetConfig+0xdc>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d109      	bne.n	800316c <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003158:	697b      	ldr	r3, [r7, #20]
 800315a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800315e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	695b      	ldr	r3, [r3, #20]
 8003164:	019b      	lsls	r3, r3, #6
 8003166:	697a      	ldr	r2, [r7, #20]
 8003168:	4313      	orrs	r3, r2
 800316a:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	697a      	ldr	r2, [r7, #20]
 8003170:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	68fa      	ldr	r2, [r7, #12]
 8003176:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685a      	ldr	r2, [r3, #4]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	693a      	ldr	r2, [r7, #16]
 8003184:	621a      	str	r2, [r3, #32]
}
 8003186:	bf00      	nop
 8003188:	371c      	adds	r7, #28
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	40012c00 	.word	0x40012c00
 8003198:	40013400 	.word	0x40013400
 800319c:	40014000 	.word	0x40014000
 80031a0:	40014400 	.word	0x40014400
 80031a4:	40014800 	.word	0x40014800
 80031a8:	40015000 	.word	0x40015000

080031ac <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80031ac:	b480      	push	{r7}
 80031ae:	b087      	sub	sp, #28
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6a1b      	ldr	r3, [r3, #32]
 80031ba:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031da:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	68fa      	ldr	r2, [r7, #12]
 80031e6:	4313      	orrs	r3, r2
 80031e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80031ea:	693b      	ldr	r3, [r7, #16]
 80031ec:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80031f0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	041b      	lsls	r3, r3, #16
 80031f8:	693a      	ldr	r2, [r7, #16]
 80031fa:	4313      	orrs	r3, r2
 80031fc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	4a19      	ldr	r2, [pc, #100]	@ (8003268 <TIM_OC5_SetConfig+0xbc>)
 8003202:	4293      	cmp	r3, r2
 8003204:	d013      	beq.n	800322e <TIM_OC5_SetConfig+0x82>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	4a18      	ldr	r2, [pc, #96]	@ (800326c <TIM_OC5_SetConfig+0xc0>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d00f      	beq.n	800322e <TIM_OC5_SetConfig+0x82>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	4a17      	ldr	r2, [pc, #92]	@ (8003270 <TIM_OC5_SetConfig+0xc4>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d00b      	beq.n	800322e <TIM_OC5_SetConfig+0x82>
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4a16      	ldr	r2, [pc, #88]	@ (8003274 <TIM_OC5_SetConfig+0xc8>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d007      	beq.n	800322e <TIM_OC5_SetConfig+0x82>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	4a15      	ldr	r2, [pc, #84]	@ (8003278 <TIM_OC5_SetConfig+0xcc>)
 8003222:	4293      	cmp	r3, r2
 8003224:	d003      	beq.n	800322e <TIM_OC5_SetConfig+0x82>
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	4a14      	ldr	r2, [pc, #80]	@ (800327c <TIM_OC5_SetConfig+0xd0>)
 800322a:	4293      	cmp	r3, r2
 800322c:	d109      	bne.n	8003242 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003234:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	695b      	ldr	r3, [r3, #20]
 800323a:	021b      	lsls	r3, r3, #8
 800323c:	697a      	ldr	r2, [r7, #20]
 800323e:	4313      	orrs	r3, r2
 8003240:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	697a      	ldr	r2, [r7, #20]
 8003246:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	68fa      	ldr	r2, [r7, #12]
 800324c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685a      	ldr	r2, [r3, #4]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	621a      	str	r2, [r3, #32]
}
 800325c:	bf00      	nop
 800325e:	371c      	adds	r7, #28
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr
 8003268:	40012c00 	.word	0x40012c00
 800326c:	40013400 	.word	0x40013400
 8003270:	40014000 	.word	0x40014000
 8003274:	40014400 	.word	0x40014400
 8003278:	40014800 	.word	0x40014800
 800327c:	40015000 	.word	0x40015000

08003280 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003280:	b480      	push	{r7}
 8003282:	b087      	sub	sp, #28
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6a1b      	ldr	r3, [r3, #32]
 800328e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a1b      	ldr	r3, [r3, #32]
 8003294:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80032b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	021b      	lsls	r3, r3, #8
 80032ba:	68fa      	ldr	r2, [r7, #12]
 80032bc:	4313      	orrs	r3, r2
 80032be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80032c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	689b      	ldr	r3, [r3, #8]
 80032cc:	051b      	lsls	r3, r3, #20
 80032ce:	693a      	ldr	r2, [r7, #16]
 80032d0:	4313      	orrs	r3, r2
 80032d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a1a      	ldr	r2, [pc, #104]	@ (8003340 <TIM_OC6_SetConfig+0xc0>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d013      	beq.n	8003304 <TIM_OC6_SetConfig+0x84>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a19      	ldr	r2, [pc, #100]	@ (8003344 <TIM_OC6_SetConfig+0xc4>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d00f      	beq.n	8003304 <TIM_OC6_SetConfig+0x84>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a18      	ldr	r2, [pc, #96]	@ (8003348 <TIM_OC6_SetConfig+0xc8>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d00b      	beq.n	8003304 <TIM_OC6_SetConfig+0x84>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a17      	ldr	r2, [pc, #92]	@ (800334c <TIM_OC6_SetConfig+0xcc>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d007      	beq.n	8003304 <TIM_OC6_SetConfig+0x84>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	4a16      	ldr	r2, [pc, #88]	@ (8003350 <TIM_OC6_SetConfig+0xd0>)
 80032f8:	4293      	cmp	r3, r2
 80032fa:	d003      	beq.n	8003304 <TIM_OC6_SetConfig+0x84>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a15      	ldr	r2, [pc, #84]	@ (8003354 <TIM_OC6_SetConfig+0xd4>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d109      	bne.n	8003318 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800330a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	695b      	ldr	r3, [r3, #20]
 8003310:	029b      	lsls	r3, r3, #10
 8003312:	697a      	ldr	r2, [r7, #20]
 8003314:	4313      	orrs	r3, r2
 8003316:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	68fa      	ldr	r2, [r7, #12]
 8003322:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	693a      	ldr	r2, [r7, #16]
 8003330:	621a      	str	r2, [r3, #32]
}
 8003332:	bf00      	nop
 8003334:	371c      	adds	r7, #28
 8003336:	46bd      	mov	sp, r7
 8003338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333c:	4770      	bx	lr
 800333e:	bf00      	nop
 8003340:	40012c00 	.word	0x40012c00
 8003344:	40013400 	.word	0x40013400
 8003348:	40014000 	.word	0x40014000
 800334c:	40014400 	.word	0x40014400
 8003350:	40014800 	.word	0x40014800
 8003354:	40015000 	.word	0x40015000

08003358 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003358:	b480      	push	{r7}
 800335a:	b087      	sub	sp, #28
 800335c:	af00      	add	r7, sp, #0
 800335e:	60f8      	str	r0, [r7, #12]
 8003360:	60b9      	str	r1, [r7, #8]
 8003362:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6a1b      	ldr	r3, [r3, #32]
 800336e:	f023 0201 	bic.w	r2, r3, #1
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	699b      	ldr	r3, [r3, #24]
 800337a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003382:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	011b      	lsls	r3, r3, #4
 8003388:	693a      	ldr	r2, [r7, #16]
 800338a:	4313      	orrs	r3, r2
 800338c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	f023 030a 	bic.w	r3, r3, #10
 8003394:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	4313      	orrs	r3, r2
 800339c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	621a      	str	r2, [r3, #32]
}
 80033aa:	bf00      	nop
 80033ac:	371c      	adds	r7, #28
 80033ae:	46bd      	mov	sp, r7
 80033b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b4:	4770      	bx	lr

080033b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80033b6:	b480      	push	{r7}
 80033b8:	b087      	sub	sp, #28
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	60f8      	str	r0, [r7, #12]
 80033be:	60b9      	str	r1, [r7, #8]
 80033c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6a1b      	ldr	r3, [r3, #32]
 80033cc:	f023 0210 	bic.w	r2, r3, #16
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80033e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	031b      	lsls	r3, r3, #12
 80033e6:	693a      	ldr	r2, [r7, #16]
 80033e8:	4313      	orrs	r3, r2
 80033ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033ec:	697b      	ldr	r3, [r7, #20]
 80033ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80033f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033f4:	68bb      	ldr	r3, [r7, #8]
 80033f6:	011b      	lsls	r3, r3, #4
 80033f8:	697a      	ldr	r2, [r7, #20]
 80033fa:	4313      	orrs	r3, r2
 80033fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	693a      	ldr	r2, [r7, #16]
 8003402:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	697a      	ldr	r2, [r7, #20]
 8003408:	621a      	str	r2, [r3, #32]
}
 800340a:	bf00      	nop
 800340c:	371c      	adds	r7, #28
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr

08003416 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003416:	b480      	push	{r7}
 8003418:	b085      	sub	sp, #20
 800341a:	af00      	add	r7, sp, #0
 800341c:	6078      	str	r0, [r7, #4]
 800341e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800342c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800342e:	683a      	ldr	r2, [r7, #0]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	4313      	orrs	r3, r2
 8003434:	f043 0307 	orr.w	r3, r3, #7
 8003438:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	68fa      	ldr	r2, [r7, #12]
 800343e:	609a      	str	r2, [r3, #8]
}
 8003440:	bf00      	nop
 8003442:	3714      	adds	r7, #20
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800344c:	b480      	push	{r7}
 800344e:	b087      	sub	sp, #28
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003460:	697b      	ldr	r3, [r7, #20]
 8003462:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003466:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	021a      	lsls	r2, r3, #8
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	431a      	orrs	r2, r3
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	4313      	orrs	r3, r2
 8003474:	697a      	ldr	r2, [r7, #20]
 8003476:	4313      	orrs	r3, r2
 8003478:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	609a      	str	r2, [r3, #8]
}
 8003480:	bf00      	nop
 8003482:	371c      	adds	r7, #28
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
 8003494:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800349c:	2b01      	cmp	r3, #1
 800349e:	d101      	bne.n	80034a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80034a0:	2302      	movs	r3, #2
 80034a2:	e06d      	b.n	8003580 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2202      	movs	r2, #2
 80034b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	689b      	ldr	r3, [r3, #8]
 80034c2:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a30      	ldr	r2, [pc, #192]	@ (800358c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d009      	beq.n	80034e2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a2f      	ldr	r2, [pc, #188]	@ (8003590 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80034d4:	4293      	cmp	r3, r2
 80034d6:	d004      	beq.n	80034e2 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a2d      	ldr	r2, [pc, #180]	@ (8003594 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80034de:	4293      	cmp	r3, r2
 80034e0:	d108      	bne.n	80034f4 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80034e8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	685b      	ldr	r3, [r3, #4]
 80034ee:	68fa      	ldr	r2, [r7, #12]
 80034f0:	4313      	orrs	r3, r2
 80034f2:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80034fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	68fa      	ldr	r2, [r7, #12]
 8003502:	4313      	orrs	r3, r2
 8003504:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a1e      	ldr	r2, [pc, #120]	@ (800358c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d01d      	beq.n	8003554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003520:	d018      	beq.n	8003554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a1c      	ldr	r2, [pc, #112]	@ (8003598 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d013      	beq.n	8003554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a1a      	ldr	r2, [pc, #104]	@ (800359c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d00e      	beq.n	8003554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a15      	ldr	r2, [pc, #84]	@ (8003590 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d009      	beq.n	8003554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a16      	ldr	r2, [pc, #88]	@ (80035a0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003546:	4293      	cmp	r3, r2
 8003548:	d004      	beq.n	8003554 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a11      	ldr	r2, [pc, #68]	@ (8003594 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d10c      	bne.n	800356e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800355a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800355c:	683b      	ldr	r3, [r7, #0]
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	4313      	orrs	r3, r2
 8003564:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	68ba      	ldr	r2, [r7, #8]
 800356c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800357e:	2300      	movs	r3, #0
}
 8003580:	4618      	mov	r0, r3
 8003582:	3714      	adds	r7, #20
 8003584:	46bd      	mov	sp, r7
 8003586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800358a:	4770      	bx	lr
 800358c:	40012c00 	.word	0x40012c00
 8003590:	40013400 	.word	0x40013400
 8003594:	40015000 	.word	0x40015000
 8003598:	40000400 	.word	0x40000400
 800359c:	40000800 	.word	0x40000800
 80035a0:	40014000 	.word	0x40014000

080035a4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80035a4:	b480      	push	{r7}
 80035a6:	b085      	sub	sp, #20
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
 80035ac:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80035ae:	2300      	movs	r3, #0
 80035b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035b8:	2b01      	cmp	r3, #1
 80035ba:	d101      	bne.n	80035c0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80035bc:	2302      	movs	r3, #2
 80035be:	e06a      	b.n	8003696 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	68db      	ldr	r3, [r3, #12]
 80035d2:	4313      	orrs	r3, r2
 80035d4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	4313      	orrs	r3, r2
 80035f0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80035f8:	683b      	ldr	r3, [r7, #0]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4313      	orrs	r3, r2
 80035fe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003606:	683b      	ldr	r3, [r7, #0]
 8003608:	691b      	ldr	r3, [r3, #16]
 800360a:	4313      	orrs	r3, r2
 800360c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8003614:	683b      	ldr	r3, [r7, #0]
 8003616:	695b      	ldr	r3, [r3, #20]
 8003618:	4313      	orrs	r3, r2
 800361a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003626:	4313      	orrs	r3, r2
 8003628:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	041b      	lsls	r3, r3, #16
 8003636:	4313      	orrs	r3, r2
 8003638:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4a19      	ldr	r2, [pc, #100]	@ (80036a4 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 8003640:	4293      	cmp	r3, r2
 8003642:	d009      	beq.n	8003658 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a17      	ldr	r2, [pc, #92]	@ (80036a8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d004      	beq.n	8003658 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	4a16      	ldr	r2, [pc, #88]	@ (80036ac <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 8003654:	4293      	cmp	r3, r2
 8003656:	d115      	bne.n	8003684 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003662:	051b      	lsls	r3, r3, #20
 8003664:	4313      	orrs	r3, r2
 8003666:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800366e:	683b      	ldr	r3, [r7, #0]
 8003670:	69db      	ldr	r3, [r3, #28]
 8003672:	4313      	orrs	r3, r2
 8003674:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	6a1b      	ldr	r3, [r3, #32]
 8003680:	4313      	orrs	r3, r2
 8003682:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68fa      	ldr	r2, [r7, #12]
 800368a:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003694:	2300      	movs	r3, #0
}
 8003696:	4618      	mov	r0, r3
 8003698:	3714      	adds	r7, #20
 800369a:	46bd      	mov	sp, r7
 800369c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a0:	4770      	bx	lr
 80036a2:	bf00      	nop
 80036a4:	40012c00 	.word	0x40012c00
 80036a8:	40013400 	.word	0x40013400
 80036ac:	40015000 	.word	0x40015000

080036b0 <memset>:
 80036b0:	4402      	add	r2, r0
 80036b2:	4603      	mov	r3, r0
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d100      	bne.n	80036ba <memset+0xa>
 80036b8:	4770      	bx	lr
 80036ba:	f803 1b01 	strb.w	r1, [r3], #1
 80036be:	e7f9      	b.n	80036b4 <memset+0x4>

080036c0 <__libc_init_array>:
 80036c0:	b570      	push	{r4, r5, r6, lr}
 80036c2:	4d0d      	ldr	r5, [pc, #52]	@ (80036f8 <__libc_init_array+0x38>)
 80036c4:	4c0d      	ldr	r4, [pc, #52]	@ (80036fc <__libc_init_array+0x3c>)
 80036c6:	1b64      	subs	r4, r4, r5
 80036c8:	10a4      	asrs	r4, r4, #2
 80036ca:	2600      	movs	r6, #0
 80036cc:	42a6      	cmp	r6, r4
 80036ce:	d109      	bne.n	80036e4 <__libc_init_array+0x24>
 80036d0:	4d0b      	ldr	r5, [pc, #44]	@ (8003700 <__libc_init_array+0x40>)
 80036d2:	4c0c      	ldr	r4, [pc, #48]	@ (8003704 <__libc_init_array+0x44>)
 80036d4:	f000 f818 	bl	8003708 <_init>
 80036d8:	1b64      	subs	r4, r4, r5
 80036da:	10a4      	asrs	r4, r4, #2
 80036dc:	2600      	movs	r6, #0
 80036de:	42a6      	cmp	r6, r4
 80036e0:	d105      	bne.n	80036ee <__libc_init_array+0x2e>
 80036e2:	bd70      	pop	{r4, r5, r6, pc}
 80036e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80036e8:	4798      	blx	r3
 80036ea:	3601      	adds	r6, #1
 80036ec:	e7ee      	b.n	80036cc <__libc_init_array+0xc>
 80036ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80036f2:	4798      	blx	r3
 80036f4:	3601      	adds	r6, #1
 80036f6:	e7f2      	b.n	80036de <__libc_init_array+0x1e>
 80036f8:	08003750 	.word	0x08003750
 80036fc:	08003750 	.word	0x08003750
 8003700:	08003750 	.word	0x08003750
 8003704:	08003754 	.word	0x08003754

08003708 <_init>:
 8003708:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800370a:	bf00      	nop
 800370c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800370e:	bc08      	pop	{r3}
 8003710:	469e      	mov	lr, r3
 8003712:	4770      	bx	lr

08003714 <_fini>:
 8003714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003716:	bf00      	nop
 8003718:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800371a:	bc08      	pop	{r3}
 800371c:	469e      	mov	lr, r3
 800371e:	4770      	bx	lr
