

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
1 non-gated/non-generated clock tree(s) driving 899 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 3 clock pin(s) of sequential element(s)
0 instances converted, 3 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       clock               port                   899        g1.2.I28.Q     
=======================================================================================
=========================================================================================== Gated/Generated Clocks ===========================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                                               Explanation                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       I21.Q               DFI1P0                 3          I_board.I_stepperController.U_registers.U_1.pulse_delayed     No generated or derived clock directive on output of sequential instance
==============================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

