module alu_test_rom_a (
    input addr[4],    // Address width depends on the number of test cases (16 entries)
    output data[32]   // Output A[32]
) {
    sig a[32]
    always {
        case (addr) {
            0: a = 32b00000001
            1: a = 32b00000011
            2: a = 32b00000011
            3: a = 32b00000001
            default: a = 32d0
        }
        data = a
    }
}