INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:23:15 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.600ns period=9.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.200ns  (clk rise@9.200ns - clk rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 2.209ns (27.421%)  route 5.847ns (72.579%))
  Logic Levels:           22  (CARRY4=11 LUT2=1 LUT3=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 9.683 - 9.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2483, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X28Y84         FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y84         FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg/Q
                         net (fo=19, routed)          0.543     1.267    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q
    SLICE_X29Y82         LUT5 (Prop_lut5_I0_O)        0.043     1.310 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_5/O
                         net (fo=1, routed)           0.000     1.310    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_5_n_0
    SLICE_X29Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     1.497 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.497    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X29Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.546 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.546    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X29Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.595 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.595    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X29Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.644 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.644    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X29Y86         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.789 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=5, routed)           0.417     2.206    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X31Y87         LUT3 (Prop_lut3_I0_O)        0.120     2.326 r  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_8/O
                         net (fo=33, routed)          1.149     3.475    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_3
    SLICE_X56Y74         LUT6 (Prop_lut6_I0_O)        0.043     3.518 r  lsq1/handshake_lsq_lsq1_core/dataReg[7]_i_3/O
                         net (fo=1, routed)           0.765     4.283    lsq1/handshake_lsq_lsq1_core/dataReg[7]_i_3_n_0
    SLICE_X35Y79         LUT6 (Prop_lut6_I1_O)        0.043     4.326 r  lsq1/handshake_lsq_lsq1_core/dataReg[7]_i_1/O
                         net (fo=3, routed)           0.532     4.858    load2/data_tehb/control/EffSub_c1_reg[7]
    SLICE_X23Y81         LUT3 (Prop_lut3_I2_O)        0.043     4.901 r  load2/data_tehb/control/level4_c1[10]_i_2/O
                         net (fo=5, routed)           0.517     5.418    load2/data_tehb/control/level4_c1[10]_i_2_n_0
    SLICE_X21Y82         LUT3 (Prop_lut3_I2_O)        0.048     5.466 r  load2/data_tehb/control/level4_c1[9]_i_2/O
                         net (fo=5, routed)           0.310     5.776    load2/data_tehb/control/dataReg_reg[6]
    SLICE_X19Y81         LUT4 (Prop_lut4_I0_O)        0.129     5.905 r  load2/data_tehb/control/ltOp_carry_i_5/O
                         net (fo=1, routed)           0.000     5.905    addf0/operator/S[3]
    SLICE_X19Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     6.092 r  addf0/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     6.092    addf0/operator/ltOp_carry_n_0
    SLICE_X19Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.141 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.141    addf0/operator/ltOp_carry__0_n_0
    SLICE_X19Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.190 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.190    addf0/operator/ltOp_carry__1_n_0
    SLICE_X19Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     6.239 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.239    addf0/operator/ltOp_carry__2_n_0
    SLICE_X19Y85         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     6.366 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.431     6.797    addf0/operator/CO[0]
    SLICE_X18Y84         LUT2 (Prop_lut2_I0_O)        0.137     6.934 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.934    addf0/operator/i__carry_i_4_n_0
    SLICE_X18Y84         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.235     7.169 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.495     7.664    addf0/operator/RightShifterComponent/O[2]
    SLICE_X17Y85         LUT4 (Prop_lut4_I0_O)        0.126     7.790 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.092     7.882    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X17Y85         LUT5 (Prop_lut5_I0_O)        0.043     7.925 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.295     8.220    load2/data_tehb/control/level4_c1_reg[9]_0
    SLICE_X17Y83         LUT3 (Prop_lut3_I1_O)        0.043     8.263 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.301     8.564    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X19Y82         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        9.200     9.200 r  
                                                      0.000     9.200 r  clk (IN)
                         net (fo=2483, unset)         0.483     9.683    addf0/operator/RightShifterComponent/clk
    SLICE_X19Y82         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[16]/C
                         clock pessimism              0.000     9.683    
                         clock uncertainty           -0.035     9.647    
    SLICE_X19Y82         FDRE (Setup_fdre_C_R)       -0.295     9.352    addf0/operator/RightShifterComponent/level4_c1_reg[16]
  -------------------------------------------------------------------
                         required time                          9.352    
                         arrival time                          -8.564    
  -------------------------------------------------------------------
                         slack                                  0.788    




