
stm32_alarm_clock_sub.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006650  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000120  08006800  08006800  00016800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006920  08006920  00020080  2**0
                  CONTENTS
  4 .ARM          00000008  08006920  08006920  00016920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006928  08006928  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006928  08006928  00016928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800692c  0800692c  0001692c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  08006930  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000023c  20000080  080069b0  00020080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002bc  080069b0  000202bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ead  00000000  00000000  000200b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002a4b  00000000  00000000  00030f5d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000eb0  00000000  00000000  000339a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d78  00000000  00000000  00034858  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024685  00000000  00000000  000355d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000d854  00000000  00000000  00059c55  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000df287  00000000  00000000  000674a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00146730  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f80  00000000  00000000  001467ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000080 	.word	0x20000080
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080067e8 	.word	0x080067e8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000084 	.word	0x20000084
 80001ec:	080067e8 	.word	0x080067e8

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_uldivmod>:
 80002a0:	b953      	cbnz	r3, 80002b8 <__aeabi_uldivmod+0x18>
 80002a2:	b94a      	cbnz	r2, 80002b8 <__aeabi_uldivmod+0x18>
 80002a4:	2900      	cmp	r1, #0
 80002a6:	bf08      	it	eq
 80002a8:	2800      	cmpeq	r0, #0
 80002aa:	bf1c      	itt	ne
 80002ac:	f04f 31ff 	movne.w	r1, #4294967295
 80002b0:	f04f 30ff 	movne.w	r0, #4294967295
 80002b4:	f000 b972 	b.w	800059c <__aeabi_idiv0>
 80002b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c0:	f000 f806 	bl	80002d0 <__udivmoddi4>
 80002c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002cc:	b004      	add	sp, #16
 80002ce:	4770      	bx	lr

080002d0 <__udivmoddi4>:
 80002d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d4:	9e08      	ldr	r6, [sp, #32]
 80002d6:	4604      	mov	r4, r0
 80002d8:	4688      	mov	r8, r1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d14b      	bne.n	8000376 <__udivmoddi4+0xa6>
 80002de:	428a      	cmp	r2, r1
 80002e0:	4615      	mov	r5, r2
 80002e2:	d967      	bls.n	80003b4 <__udivmoddi4+0xe4>
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	b14a      	cbz	r2, 80002fe <__udivmoddi4+0x2e>
 80002ea:	f1c2 0720 	rsb	r7, r2, #32
 80002ee:	fa01 f302 	lsl.w	r3, r1, r2
 80002f2:	fa20 f707 	lsr.w	r7, r0, r7
 80002f6:	4095      	lsls	r5, r2
 80002f8:	ea47 0803 	orr.w	r8, r7, r3
 80002fc:	4094      	lsls	r4, r2
 80002fe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000302:	0c23      	lsrs	r3, r4, #16
 8000304:	fbb8 f7fe 	udiv	r7, r8, lr
 8000308:	fa1f fc85 	uxth.w	ip, r5
 800030c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000310:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000314:	fb07 f10c 	mul.w	r1, r7, ip
 8000318:	4299      	cmp	r1, r3
 800031a:	d909      	bls.n	8000330 <__udivmoddi4+0x60>
 800031c:	18eb      	adds	r3, r5, r3
 800031e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000322:	f080 811b 	bcs.w	800055c <__udivmoddi4+0x28c>
 8000326:	4299      	cmp	r1, r3
 8000328:	f240 8118 	bls.w	800055c <__udivmoddi4+0x28c>
 800032c:	3f02      	subs	r7, #2
 800032e:	442b      	add	r3, r5
 8000330:	1a5b      	subs	r3, r3, r1
 8000332:	b2a4      	uxth	r4, r4
 8000334:	fbb3 f0fe 	udiv	r0, r3, lr
 8000338:	fb0e 3310 	mls	r3, lr, r0, r3
 800033c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000340:	fb00 fc0c 	mul.w	ip, r0, ip
 8000344:	45a4      	cmp	ip, r4
 8000346:	d909      	bls.n	800035c <__udivmoddi4+0x8c>
 8000348:	192c      	adds	r4, r5, r4
 800034a:	f100 33ff 	add.w	r3, r0, #4294967295
 800034e:	f080 8107 	bcs.w	8000560 <__udivmoddi4+0x290>
 8000352:	45a4      	cmp	ip, r4
 8000354:	f240 8104 	bls.w	8000560 <__udivmoddi4+0x290>
 8000358:	3802      	subs	r0, #2
 800035a:	442c      	add	r4, r5
 800035c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000360:	eba4 040c 	sub.w	r4, r4, ip
 8000364:	2700      	movs	r7, #0
 8000366:	b11e      	cbz	r6, 8000370 <__udivmoddi4+0xa0>
 8000368:	40d4      	lsrs	r4, r2
 800036a:	2300      	movs	r3, #0
 800036c:	e9c6 4300 	strd	r4, r3, [r6]
 8000370:	4639      	mov	r1, r7
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	428b      	cmp	r3, r1
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0xbe>
 800037a:	2e00      	cmp	r6, #0
 800037c:	f000 80eb 	beq.w	8000556 <__udivmoddi4+0x286>
 8000380:	2700      	movs	r7, #0
 8000382:	e9c6 0100 	strd	r0, r1, [r6]
 8000386:	4638      	mov	r0, r7
 8000388:	4639      	mov	r1, r7
 800038a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038e:	fab3 f783 	clz	r7, r3
 8000392:	2f00      	cmp	r7, #0
 8000394:	d147      	bne.n	8000426 <__udivmoddi4+0x156>
 8000396:	428b      	cmp	r3, r1
 8000398:	d302      	bcc.n	80003a0 <__udivmoddi4+0xd0>
 800039a:	4282      	cmp	r2, r0
 800039c:	f200 80fa 	bhi.w	8000594 <__udivmoddi4+0x2c4>
 80003a0:	1a84      	subs	r4, r0, r2
 80003a2:	eb61 0303 	sbc.w	r3, r1, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	4698      	mov	r8, r3
 80003aa:	2e00      	cmp	r6, #0
 80003ac:	d0e0      	beq.n	8000370 <__udivmoddi4+0xa0>
 80003ae:	e9c6 4800 	strd	r4, r8, [r6]
 80003b2:	e7dd      	b.n	8000370 <__udivmoddi4+0xa0>
 80003b4:	b902      	cbnz	r2, 80003b8 <__udivmoddi4+0xe8>
 80003b6:	deff      	udf	#255	; 0xff
 80003b8:	fab2 f282 	clz	r2, r2
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f040 808f 	bne.w	80004e0 <__udivmoddi4+0x210>
 80003c2:	1b49      	subs	r1, r1, r5
 80003c4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003c8:	fa1f f885 	uxth.w	r8, r5
 80003cc:	2701      	movs	r7, #1
 80003ce:	fbb1 fcfe 	udiv	ip, r1, lr
 80003d2:	0c23      	lsrs	r3, r4, #16
 80003d4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003d8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003dc:	fb08 f10c 	mul.w	r1, r8, ip
 80003e0:	4299      	cmp	r1, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x124>
 80003e4:	18eb      	adds	r3, r5, r3
 80003e6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x122>
 80003ec:	4299      	cmp	r1, r3
 80003ee:	f200 80cd 	bhi.w	800058c <__udivmoddi4+0x2bc>
 80003f2:	4684      	mov	ip, r0
 80003f4:	1a59      	subs	r1, r3, r1
 80003f6:	b2a3      	uxth	r3, r4
 80003f8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003fc:	fb0e 1410 	mls	r4, lr, r0, r1
 8000400:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000404:	fb08 f800 	mul.w	r8, r8, r0
 8000408:	45a0      	cmp	r8, r4
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0x14c>
 800040c:	192c      	adds	r4, r5, r4
 800040e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000412:	d202      	bcs.n	800041a <__udivmoddi4+0x14a>
 8000414:	45a0      	cmp	r8, r4
 8000416:	f200 80b6 	bhi.w	8000586 <__udivmoddi4+0x2b6>
 800041a:	4618      	mov	r0, r3
 800041c:	eba4 0408 	sub.w	r4, r4, r8
 8000420:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000424:	e79f      	b.n	8000366 <__udivmoddi4+0x96>
 8000426:	f1c7 0c20 	rsb	ip, r7, #32
 800042a:	40bb      	lsls	r3, r7
 800042c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000430:	ea4e 0e03 	orr.w	lr, lr, r3
 8000434:	fa01 f407 	lsl.w	r4, r1, r7
 8000438:	fa20 f50c 	lsr.w	r5, r0, ip
 800043c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000440:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000444:	4325      	orrs	r5, r4
 8000446:	fbb3 f9f8 	udiv	r9, r3, r8
 800044a:	0c2c      	lsrs	r4, r5, #16
 800044c:	fb08 3319 	mls	r3, r8, r9, r3
 8000450:	fa1f fa8e 	uxth.w	sl, lr
 8000454:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000458:	fb09 f40a 	mul.w	r4, r9, sl
 800045c:	429c      	cmp	r4, r3
 800045e:	fa02 f207 	lsl.w	r2, r2, r7
 8000462:	fa00 f107 	lsl.w	r1, r0, r7
 8000466:	d90b      	bls.n	8000480 <__udivmoddi4+0x1b0>
 8000468:	eb1e 0303 	adds.w	r3, lr, r3
 800046c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000470:	f080 8087 	bcs.w	8000582 <__udivmoddi4+0x2b2>
 8000474:	429c      	cmp	r4, r3
 8000476:	f240 8084 	bls.w	8000582 <__udivmoddi4+0x2b2>
 800047a:	f1a9 0902 	sub.w	r9, r9, #2
 800047e:	4473      	add	r3, lr
 8000480:	1b1b      	subs	r3, r3, r4
 8000482:	b2ad      	uxth	r5, r5
 8000484:	fbb3 f0f8 	udiv	r0, r3, r8
 8000488:	fb08 3310 	mls	r3, r8, r0, r3
 800048c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000490:	fb00 fa0a 	mul.w	sl, r0, sl
 8000494:	45a2      	cmp	sl, r4
 8000496:	d908      	bls.n	80004aa <__udivmoddi4+0x1da>
 8000498:	eb1e 0404 	adds.w	r4, lr, r4
 800049c:	f100 33ff 	add.w	r3, r0, #4294967295
 80004a0:	d26b      	bcs.n	800057a <__udivmoddi4+0x2aa>
 80004a2:	45a2      	cmp	sl, r4
 80004a4:	d969      	bls.n	800057a <__udivmoddi4+0x2aa>
 80004a6:	3802      	subs	r0, #2
 80004a8:	4474      	add	r4, lr
 80004aa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ae:	fba0 8902 	umull	r8, r9, r0, r2
 80004b2:	eba4 040a 	sub.w	r4, r4, sl
 80004b6:	454c      	cmp	r4, r9
 80004b8:	46c2      	mov	sl, r8
 80004ba:	464b      	mov	r3, r9
 80004bc:	d354      	bcc.n	8000568 <__udivmoddi4+0x298>
 80004be:	d051      	beq.n	8000564 <__udivmoddi4+0x294>
 80004c0:	2e00      	cmp	r6, #0
 80004c2:	d069      	beq.n	8000598 <__udivmoddi4+0x2c8>
 80004c4:	ebb1 050a 	subs.w	r5, r1, sl
 80004c8:	eb64 0403 	sbc.w	r4, r4, r3
 80004cc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004d0:	40fd      	lsrs	r5, r7
 80004d2:	40fc      	lsrs	r4, r7
 80004d4:	ea4c 0505 	orr.w	r5, ip, r5
 80004d8:	e9c6 5400 	strd	r5, r4, [r6]
 80004dc:	2700      	movs	r7, #0
 80004de:	e747      	b.n	8000370 <__udivmoddi4+0xa0>
 80004e0:	f1c2 0320 	rsb	r3, r2, #32
 80004e4:	fa20 f703 	lsr.w	r7, r0, r3
 80004e8:	4095      	lsls	r5, r2
 80004ea:	fa01 f002 	lsl.w	r0, r1, r2
 80004ee:	fa21 f303 	lsr.w	r3, r1, r3
 80004f2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004f6:	4338      	orrs	r0, r7
 80004f8:	0c01      	lsrs	r1, r0, #16
 80004fa:	fbb3 f7fe 	udiv	r7, r3, lr
 80004fe:	fa1f f885 	uxth.w	r8, r5
 8000502:	fb0e 3317 	mls	r3, lr, r7, r3
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb07 f308 	mul.w	r3, r7, r8
 800050e:	428b      	cmp	r3, r1
 8000510:	fa04 f402 	lsl.w	r4, r4, r2
 8000514:	d907      	bls.n	8000526 <__udivmoddi4+0x256>
 8000516:	1869      	adds	r1, r5, r1
 8000518:	f107 3cff 	add.w	ip, r7, #4294967295
 800051c:	d22f      	bcs.n	800057e <__udivmoddi4+0x2ae>
 800051e:	428b      	cmp	r3, r1
 8000520:	d92d      	bls.n	800057e <__udivmoddi4+0x2ae>
 8000522:	3f02      	subs	r7, #2
 8000524:	4429      	add	r1, r5
 8000526:	1acb      	subs	r3, r1, r3
 8000528:	b281      	uxth	r1, r0
 800052a:	fbb3 f0fe 	udiv	r0, r3, lr
 800052e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000532:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000536:	fb00 f308 	mul.w	r3, r0, r8
 800053a:	428b      	cmp	r3, r1
 800053c:	d907      	bls.n	800054e <__udivmoddi4+0x27e>
 800053e:	1869      	adds	r1, r5, r1
 8000540:	f100 3cff 	add.w	ip, r0, #4294967295
 8000544:	d217      	bcs.n	8000576 <__udivmoddi4+0x2a6>
 8000546:	428b      	cmp	r3, r1
 8000548:	d915      	bls.n	8000576 <__udivmoddi4+0x2a6>
 800054a:	3802      	subs	r0, #2
 800054c:	4429      	add	r1, r5
 800054e:	1ac9      	subs	r1, r1, r3
 8000550:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000554:	e73b      	b.n	80003ce <__udivmoddi4+0xfe>
 8000556:	4637      	mov	r7, r6
 8000558:	4630      	mov	r0, r6
 800055a:	e709      	b.n	8000370 <__udivmoddi4+0xa0>
 800055c:	4607      	mov	r7, r0
 800055e:	e6e7      	b.n	8000330 <__udivmoddi4+0x60>
 8000560:	4618      	mov	r0, r3
 8000562:	e6fb      	b.n	800035c <__udivmoddi4+0x8c>
 8000564:	4541      	cmp	r1, r8
 8000566:	d2ab      	bcs.n	80004c0 <__udivmoddi4+0x1f0>
 8000568:	ebb8 0a02 	subs.w	sl, r8, r2
 800056c:	eb69 020e 	sbc.w	r2, r9, lr
 8000570:	3801      	subs	r0, #1
 8000572:	4613      	mov	r3, r2
 8000574:	e7a4      	b.n	80004c0 <__udivmoddi4+0x1f0>
 8000576:	4660      	mov	r0, ip
 8000578:	e7e9      	b.n	800054e <__udivmoddi4+0x27e>
 800057a:	4618      	mov	r0, r3
 800057c:	e795      	b.n	80004aa <__udivmoddi4+0x1da>
 800057e:	4667      	mov	r7, ip
 8000580:	e7d1      	b.n	8000526 <__udivmoddi4+0x256>
 8000582:	4681      	mov	r9, r0
 8000584:	e77c      	b.n	8000480 <__udivmoddi4+0x1b0>
 8000586:	3802      	subs	r0, #2
 8000588:	442c      	add	r4, r5
 800058a:	e747      	b.n	800041c <__udivmoddi4+0x14c>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	442b      	add	r3, r5
 8000592:	e72f      	b.n	80003f4 <__udivmoddi4+0x124>
 8000594:	4638      	mov	r0, r7
 8000596:	e708      	b.n	80003aa <__udivmoddi4+0xda>
 8000598:	4637      	mov	r7, r6
 800059a:	e6e9      	b.n	8000370 <__udivmoddi4+0xa0>

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <I2C_Scan>:
#define PIN_RS    (1 << 0)
#define PIN_EN    (1 << 2)
#define BACKLIGHT (1 << 3)
#define LCD_DELAY_MS 5

void I2C_Scan() {
 80005a0:	b5b0      	push	{r4, r5, r7, lr}
 80005a2:	b098      	sub	sp, #96	; 0x60
 80005a4:	af00      	add	r7, sp, #0

    char info[] = "Scanning I2C bus...\r\n";
 80005a6:	4b2e      	ldr	r3, [pc, #184]	; (8000660 <I2C_Scan+0xc0>)
 80005a8:	f107 0444 	add.w	r4, r7, #68	; 0x44
 80005ac:	461d      	mov	r5, r3
 80005ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005b2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005b6:	6020      	str	r0, [r4, #0]
 80005b8:	3404      	adds	r4, #4
 80005ba:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&huart3, (uint8_t*)info, strlen(info), HAL_MAX_DELAY);
 80005bc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005c0:	4618      	mov	r0, r3
 80005c2:	f7ff fe15 	bl	80001f0 <strlen>
 80005c6:	4603      	mov	r3, r0
 80005c8:	b29a      	uxth	r2, r3
 80005ca:	f107 0144 	add.w	r1, r7, #68	; 0x44
 80005ce:	f04f 33ff 	mov.w	r3, #4294967295
 80005d2:	4824      	ldr	r0, [pc, #144]	; (8000664 <I2C_Scan+0xc4>)
 80005d4:	f004 fda8 	bl	8005128 <HAL_UART_Transmit>
    HAL_StatusTypeDef res;
    for(uint16_t i = 0; i < 128; i++) {
 80005d8:	2300      	movs	r3, #0
 80005da:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 80005de:	e02f      	b.n	8000640 <I2C_Scan+0xa0>
        res = HAL_I2C_IsDeviceReady(&hi2c1, i << 1, 1, 10);
 80005e0:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80005e4:	005b      	lsls	r3, r3, #1
 80005e6:	b299      	uxth	r1, r3
 80005e8:	230a      	movs	r3, #10
 80005ea:	2201      	movs	r2, #1
 80005ec:	481e      	ldr	r0, [pc, #120]	; (8000668 <I2C_Scan+0xc8>)
 80005ee:	f003 fa47 	bl	8003a80 <HAL_I2C_IsDeviceReady>
 80005f2:	4603      	mov	r3, r0
 80005f4:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
        if(res == HAL_OK) {
 80005f8:	f897 305d 	ldrb.w	r3, [r7, #93]	; 0x5d
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d113      	bne.n	8000628 <I2C_Scan+0x88>
            char msg[64];
            snprintf(msg, sizeof(msg), "0x%02X", i);
 8000600:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000604:	1d38      	adds	r0, r7, #4
 8000606:	4a19      	ldr	r2, [pc, #100]	; (800066c <I2C_Scan+0xcc>)
 8000608:	2140      	movs	r1, #64	; 0x40
 800060a:	f005 fcb3 	bl	8005f74 <sniprintf>
            HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800060e:	1d3b      	adds	r3, r7, #4
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff fded 	bl	80001f0 <strlen>
 8000616:	4603      	mov	r3, r0
 8000618:	b29a      	uxth	r2, r3
 800061a:	1d39      	adds	r1, r7, #4
 800061c:	f04f 33ff 	mov.w	r3, #4294967295
 8000620:	4810      	ldr	r0, [pc, #64]	; (8000664 <I2C_Scan+0xc4>)
 8000622:	f004 fd81 	bl	8005128 <HAL_UART_Transmit>
 8000626:	e006      	b.n	8000636 <I2C_Scan+0x96>
        } else {
            HAL_UART_Transmit(&huart3, (uint8_t*)".", 1, HAL_MAX_DELAY);
 8000628:	f04f 33ff 	mov.w	r3, #4294967295
 800062c:	2201      	movs	r2, #1
 800062e:	4910      	ldr	r1, [pc, #64]	; (8000670 <I2C_Scan+0xd0>)
 8000630:	480c      	ldr	r0, [pc, #48]	; (8000664 <I2C_Scan+0xc4>)
 8000632:	f004 fd79 	bl	8005128 <HAL_UART_Transmit>
    for(uint16_t i = 0; i < 128; i++) {
 8000636:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 800063a:	3301      	adds	r3, #1
 800063c:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 8000640:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8000644:	2b7f      	cmp	r3, #127	; 0x7f
 8000646:	d9cb      	bls.n	80005e0 <I2C_Scan+0x40>
        }
    }

    HAL_UART_Transmit(&huart3, (uint8_t*)"\r\n", 2, HAL_MAX_DELAY);
 8000648:	f04f 33ff 	mov.w	r3, #4294967295
 800064c:	2202      	movs	r2, #2
 800064e:	4909      	ldr	r1, [pc, #36]	; (8000674 <I2C_Scan+0xd4>)
 8000650:	4804      	ldr	r0, [pc, #16]	; (8000664 <I2C_Scan+0xc4>)
 8000652:	f004 fd69 	bl	8005128 <HAL_UART_Transmit>
}
 8000656:	bf00      	nop
 8000658:	3760      	adds	r7, #96	; 0x60
 800065a:	46bd      	mov	sp, r7
 800065c:	bdb0      	pop	{r4, r5, r7, pc}
 800065e:	bf00      	nop
 8000660:	08006810 	.word	0x08006810
 8000664:	200000e4 	.word	0x200000e4
 8000668:	20000124 	.word	0x20000124
 800066c:	08006800 	.word	0x08006800
 8000670:	08006808 	.word	0x08006808
 8000674:	0800680c 	.word	0x0800680c

08000678 <LCD_SendInternal>:

HAL_StatusTypeDef LCD_SendInternal(uint8_t lcd_addr, uint8_t data,
		uint8_t flags) {
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af02      	add	r7, sp, #8
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
 8000682:	460b      	mov	r3, r1
 8000684:	71bb      	strb	r3, [r7, #6]
 8000686:	4613      	mov	r3, r2
 8000688:	717b      	strb	r3, [r7, #5]

	HAL_StatusTypeDef res;
	for (;;) {
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 800068a:	79fb      	ldrb	r3, [r7, #7]
 800068c:	b299      	uxth	r1, r3
 800068e:	f04f 33ff 	mov.w	r3, #4294967295
 8000692:	2201      	movs	r2, #1
 8000694:	4822      	ldr	r0, [pc, #136]	; (8000720 <LCD_SendInternal+0xa8>)
 8000696:	f003 f9f3 	bl	8003a80 <HAL_I2C_IsDeviceReady>
 800069a:	4603      	mov	r3, r0
 800069c:	73fb      	strb	r3, [r7, #15]
		if (res == HAL_OK)
 800069e:	7bfb      	ldrb	r3, [r7, #15]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d000      	beq.n	80006a6 <LCD_SendInternal+0x2e>
		res = HAL_I2C_IsDeviceReady(&hi2c1, lcd_addr, 1, HAL_MAX_DELAY);
 80006a4:	e7f1      	b.n	800068a <LCD_SendInternal+0x12>
			break;
 80006a6:	bf00      	nop
	}
	uint8_t up = data & 0xF0;
 80006a8:	79bb      	ldrb	r3, [r7, #6]
 80006aa:	f023 030f 	bic.w	r3, r3, #15
 80006ae:	73bb      	strb	r3, [r7, #14]
	uint8_t lo = (data << 4) & 0xF0;
 80006b0:	79bb      	ldrb	r3, [r7, #6]
 80006b2:	011b      	lsls	r3, r3, #4
 80006b4:	737b      	strb	r3, [r7, #13]
	uint8_t data_arr[4];
	data_arr[0] = up | flags | BACKLIGHT | PIN_EN;
 80006b6:	7bba      	ldrb	r2, [r7, #14]
 80006b8:	797b      	ldrb	r3, [r7, #5]
 80006ba:	4313      	orrs	r3, r2
 80006bc:	b2db      	uxtb	r3, r3
 80006be:	f043 030c 	orr.w	r3, r3, #12
 80006c2:	b2db      	uxtb	r3, r3
 80006c4:	723b      	strb	r3, [r7, #8]
	data_arr[1] = up | flags | BACKLIGHT;
 80006c6:	7bba      	ldrb	r2, [r7, #14]
 80006c8:	797b      	ldrb	r3, [r7, #5]
 80006ca:	4313      	orrs	r3, r2
 80006cc:	b2db      	uxtb	r3, r3
 80006ce:	f043 0308 	orr.w	r3, r3, #8
 80006d2:	b2db      	uxtb	r3, r3
 80006d4:	727b      	strb	r3, [r7, #9]
	data_arr[2] = lo | flags | BACKLIGHT | PIN_EN;
 80006d6:	7b7a      	ldrb	r2, [r7, #13]
 80006d8:	797b      	ldrb	r3, [r7, #5]
 80006da:	4313      	orrs	r3, r2
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	f043 030c 	orr.w	r3, r3, #12
 80006e2:	b2db      	uxtb	r3, r3
 80006e4:	72bb      	strb	r3, [r7, #10]
	data_arr[3] = lo | flags | BACKLIGHT;
 80006e6:	7b7a      	ldrb	r2, [r7, #13]
 80006e8:	797b      	ldrb	r3, [r7, #5]
 80006ea:	4313      	orrs	r3, r2
 80006ec:	b2db      	uxtb	r3, r3
 80006ee:	f043 0308 	orr.w	r3, r3, #8
 80006f2:	b2db      	uxtb	r3, r3
 80006f4:	72fb      	strb	r3, [r7, #11]
	res = HAL_I2C_Master_Transmit(&hi2c1, lcd_addr, data_arr, sizeof(data_arr),
 80006f6:	79fb      	ldrb	r3, [r7, #7]
 80006f8:	b299      	uxth	r1, r3
 80006fa:	f107 0208 	add.w	r2, r7, #8
 80006fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	2304      	movs	r3, #4
 8000706:	4806      	ldr	r0, [pc, #24]	; (8000720 <LCD_SendInternal+0xa8>)
 8000708:	f003 f8bc 	bl	8003884 <HAL_I2C_Master_Transmit>
 800070c:	4603      	mov	r3, r0
 800070e:	73fb      	strb	r3, [r7, #15]
			HAL_MAX_DELAY);
	HAL_Delay(LCD_DELAY_MS);
 8000710:	2005      	movs	r0, #5
 8000712:	f001 fbdd 	bl	8001ed0 <HAL_Delay>
	return res;
 8000716:	7bfb      	ldrb	r3, [r7, #15]

}
 8000718:	4618      	mov	r0, r3
 800071a:	3710      	adds	r7, #16
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	20000124 	.word	0x20000124

08000724 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t lcd_addr, uint8_t cmd) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b082      	sub	sp, #8
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	460a      	mov	r2, r1
 800072e:	71fb      	strb	r3, [r7, #7]
 8000730:	4613      	mov	r3, r2
 8000732:	71bb      	strb	r3, [r7, #6]

	LCD_SendInternal(lcd_addr, cmd, 0);
 8000734:	79b9      	ldrb	r1, [r7, #6]
 8000736:	79fb      	ldrb	r3, [r7, #7]
 8000738:	2200      	movs	r2, #0
 800073a:	4618      	mov	r0, r3
 800073c:	f7ff ff9c 	bl	8000678 <LCD_SendInternal>

}
 8000740:	bf00      	nop
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <LCD_SendData>:

void LCD_SendData(uint8_t lcd_addr, uint8_t data) {
 8000748:	b580      	push	{r7, lr}
 800074a:	b082      	sub	sp, #8
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	460a      	mov	r2, r1
 8000752:	71fb      	strb	r3, [r7, #7]
 8000754:	4613      	mov	r3, r2
 8000756:	71bb      	strb	r3, [r7, #6]

	LCD_SendInternal(lcd_addr, data, PIN_RS);
 8000758:	79b9      	ldrb	r1, [r7, #6]
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	2201      	movs	r2, #1
 800075e:	4618      	mov	r0, r3
 8000760:	f7ff ff8a 	bl	8000678 <LCD_SendInternal>

}
 8000764:	bf00      	nop
 8000766:	3708      	adds	r7, #8
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}

0800076c <LCD_Init>:

void LCD_Init(uint8_t lcd_addr) {
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	4603      	mov	r3, r0
 8000774:	71fb      	strb	r3, [r7, #7]

	// 4-bit mode, 2 lines, 5x7 format
	LCD_SendCommand(lcd_addr, 0b00110000);
 8000776:	79fb      	ldrb	r3, [r7, #7]
 8000778:	2130      	movs	r1, #48	; 0x30
 800077a:	4618      	mov	r0, r3
 800077c:	f7ff ffd2 	bl	8000724 <LCD_SendCommand>

	// display & cursor home (keep this!)
	LCD_SendCommand(lcd_addr, 0b00000010);
 8000780:	79fb      	ldrb	r3, [r7, #7]
 8000782:	2102      	movs	r1, #2
 8000784:	4618      	mov	r0, r3
 8000786:	f7ff ffcd 	bl	8000724 <LCD_SendCommand>

	// display on, right shift, underline off, blink off
	LCD_SendCommand(lcd_addr, 0b00001100);
 800078a:	79fb      	ldrb	r3, [r7, #7]
 800078c:	210c      	movs	r1, #12
 800078e:	4618      	mov	r0, r3
 8000790:	f7ff ffc8 	bl	8000724 <LCD_SendCommand>

	// clear display (optional here)
	LCD_SendCommand(lcd_addr, 0b00000001);
 8000794:	79fb      	ldrb	r3, [r7, #7]
 8000796:	2101      	movs	r1, #1
 8000798:	4618      	mov	r0, r3
 800079a:	f7ff ffc3 	bl	8000724 <LCD_SendCommand>

}
 800079e:	bf00      	nop
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}

080007a6 <LCD_SendString>:


void LCD_SendString(uint8_t lcd_addr, char *str) {
 80007a6:	b580      	push	{r7, lr}
 80007a8:	b082      	sub	sp, #8
 80007aa:	af00      	add	r7, sp, #0
 80007ac:	4603      	mov	r3, r0
 80007ae:	6039      	str	r1, [r7, #0]
 80007b0:	71fb      	strb	r3, [r7, #7]

	while (*str) {
 80007b2:	e009      	b.n	80007c8 <LCD_SendString+0x22>
		LCD_SendData(lcd_addr, (uint8_t) (*str));
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	781a      	ldrb	r2, [r3, #0]
 80007b8:	79fb      	ldrb	r3, [r7, #7]
 80007ba:	4611      	mov	r1, r2
 80007bc:	4618      	mov	r0, r3
 80007be:	f7ff ffc3 	bl	8000748 <LCD_SendData>
		str++;
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	3301      	adds	r3, #1
 80007c6:	603b      	str	r3, [r7, #0]
	while (*str) {
 80007c8:	683b      	ldr	r3, [r7, #0]
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d1f1      	bne.n	80007b4 <LCD_SendString+0xe>

	}

}
 80007d0:	bf00      	nop
 80007d2:	3708      	adds	r7, #8
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}

080007d8 <init>:

void init() {
 80007d8:	b580      	push	{r7, lr}
 80007da:	af00      	add	r7, sp, #0

	I2C_Scan();
 80007dc:	f7ff fee0 	bl	80005a0 <I2C_Scan>
	LCD_Init(LCD_ADDR);
 80007e0:	204e      	movs	r0, #78	; 0x4e
 80007e2:	f7ff ffc3 	bl	800076c <LCD_Init>

	// set address to 0x40
	//LCD_SendCommand(LCD_ADDR, 0b11000000);
	//LCD_SendString(LCD_ADDR, "  over I2C bus");

}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
	...

080007ec <HAL_SYSTICK_Callback>:





HAL_SYSTICK_Callback() {
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
	if ((timer_count % 1000) == 0) {
 80007f0:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <HAL_SYSTICK_Callback+0x3c>)
 80007f2:	681a      	ldr	r2, [r3, #0]
 80007f4:	4b0d      	ldr	r3, [pc, #52]	; (800082c <HAL_SYSTICK_Callback+0x40>)
 80007f6:	fba3 1302 	umull	r1, r3, r3, r2
 80007fa:	099b      	lsrs	r3, r3, #6
 80007fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000800:	fb01 f303 	mul.w	r3, r1, r3
 8000804:	1ad3      	subs	r3, r2, r3
 8000806:	2b00      	cmp	r3, #0
 8000808:	d104      	bne.n	8000814 <HAL_SYSTICK_Callback+0x28>
		second_count++;
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <HAL_SYSTICK_Callback+0x44>)
 800080c:	681b      	ldr	r3, [r3, #0]
 800080e:	3301      	adds	r3, #1
 8000810:	4a07      	ldr	r2, [pc, #28]	; (8000830 <HAL_SYSTICK_Callback+0x44>)
 8000812:	6013      	str	r3, [r2, #0]



	}
	timer_count++;			//???ÔøΩÔøΩÔø????????????????? Ï¶ùÔøΩ?
 8000814:	4b04      	ldr	r3, [pc, #16]	; (8000828 <HAL_SYSTICK_Callback+0x3c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	3301      	adds	r3, #1
 800081a:	4a03      	ldr	r2, [pc, #12]	; (8000828 <HAL_SYSTICK_Callback+0x3c>)
 800081c:	6013      	str	r3, [r2, #0]

}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	200000d0 	.word	0x200000d0
 800082c:	10624dd3 	.word	0x10624dd3
 8000830:	200000d4 	.word	0x200000d4

08000834 <normal_display>:

void normal_display() {
 8000834:	b580      	push	{r7, lr}
 8000836:	b082      	sub	sp, #8
 8000838:	af02      	add	r7, sp, #8


	ctime.second = (second_count) % 60;
 800083a:	4b6c      	ldr	r3, [pc, #432]	; (80009ec <normal_display+0x1b8>)
 800083c:	6819      	ldr	r1, [r3, #0]
 800083e:	4b6c      	ldr	r3, [pc, #432]	; (80009f0 <normal_display+0x1bc>)
 8000840:	fba3 2301 	umull	r2, r3, r3, r1
 8000844:	095a      	lsrs	r2, r3, #5
 8000846:	4613      	mov	r3, r2
 8000848:	011b      	lsls	r3, r3, #4
 800084a:	1a9b      	subs	r3, r3, r2
 800084c:	009b      	lsls	r3, r3, #2
 800084e:	1aca      	subs	r2, r1, r3
 8000850:	b252      	sxtb	r2, r2
 8000852:	4b68      	ldr	r3, [pc, #416]	; (80009f4 <normal_display+0x1c0>)
 8000854:	709a      	strb	r2, [r3, #2]
	ctime.minute = (second_count / 60) % 60;
 8000856:	4b65      	ldr	r3, [pc, #404]	; (80009ec <normal_display+0x1b8>)
 8000858:	681b      	ldr	r3, [r3, #0]
 800085a:	4a65      	ldr	r2, [pc, #404]	; (80009f0 <normal_display+0x1bc>)
 800085c:	fba2 2303 	umull	r2, r3, r2, r3
 8000860:	0959      	lsrs	r1, r3, #5
 8000862:	4b63      	ldr	r3, [pc, #396]	; (80009f0 <normal_display+0x1bc>)
 8000864:	fba3 2301 	umull	r2, r3, r3, r1
 8000868:	095a      	lsrs	r2, r3, #5
 800086a:	4613      	mov	r3, r2
 800086c:	011b      	lsls	r3, r3, #4
 800086e:	1a9b      	subs	r3, r3, r2
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	1aca      	subs	r2, r1, r3
 8000874:	b252      	sxtb	r2, r2
 8000876:	4b5f      	ldr	r3, [pc, #380]	; (80009f4 <normal_display+0x1c0>)
 8000878:	705a      	strb	r2, [r3, #1]
	ctime.hour = (second_count / 3600) % 13;
 800087a:	4b5c      	ldr	r3, [pc, #368]	; (80009ec <normal_display+0x1b8>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	4a5e      	ldr	r2, [pc, #376]	; (80009f8 <normal_display+0x1c4>)
 8000880:	fba2 2303 	umull	r2, r3, r2, r3
 8000884:	0ad9      	lsrs	r1, r3, #11
 8000886:	4b5d      	ldr	r3, [pc, #372]	; (80009fc <normal_display+0x1c8>)
 8000888:	fba3 2301 	umull	r2, r3, r3, r1
 800088c:	089a      	lsrs	r2, r3, #2
 800088e:	4613      	mov	r3, r2
 8000890:	005b      	lsls	r3, r3, #1
 8000892:	4413      	add	r3, r2
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	4413      	add	r3, r2
 8000898:	1aca      	subs	r2, r1, r3
 800089a:	b252      	sxtb	r2, r2
 800089c:	4b55      	ldr	r3, [pc, #340]	; (80009f4 <normal_display+0x1c0>)
 800089e:	701a      	strb	r2, [r3, #0]

	memset(uart_buf, 0, sizeof(uart_buf));
 80008a0:	221e      	movs	r2, #30
 80008a2:	2100      	movs	r1, #0
 80008a4:	4856      	ldr	r0, [pc, #344]	; (8000a00 <normal_display+0x1cc>)
 80008a6:	f005 fb5d 	bl	8005f64 <memset>
	sprintf(uart_buf, "%s %02d:%02d:%02d", ampm, ctime.hour, ctime.minute, ctime.second);
 80008aa:	4b52      	ldr	r3, [pc, #328]	; (80009f4 <normal_display+0x1c0>)
 80008ac:	f993 3000 	ldrsb.w	r3, [r3]
 80008b0:	4619      	mov	r1, r3
 80008b2:	4b50      	ldr	r3, [pc, #320]	; (80009f4 <normal_display+0x1c0>)
 80008b4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80008b8:	461a      	mov	r2, r3
 80008ba:	4b4e      	ldr	r3, [pc, #312]	; (80009f4 <normal_display+0x1c0>)
 80008bc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80008c0:	9301      	str	r3, [sp, #4]
 80008c2:	9200      	str	r2, [sp, #0]
 80008c4:	460b      	mov	r3, r1
 80008c6:	4a4f      	ldr	r2, [pc, #316]	; (8000a04 <normal_display+0x1d0>)
 80008c8:	494f      	ldr	r1, [pc, #316]	; (8000a08 <normal_display+0x1d4>)
 80008ca:	484d      	ldr	r0, [pc, #308]	; (8000a00 <normal_display+0x1cc>)
 80008cc:	f005 fb86 	bl	8005fdc <siprintf>
	LCD_SendCommand(LCD_ADDR, 0b10000000);
 80008d0:	2180      	movs	r1, #128	; 0x80
 80008d2:	204e      	movs	r0, #78	; 0x4e
 80008d4:	f7ff ff26 	bl	8000724 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "Normal_Mode    ");
 80008d8:	494c      	ldr	r1, [pc, #304]	; (8000a0c <normal_display+0x1d8>)
 80008da:	204e      	movs	r0, #78	; 0x4e
 80008dc:	f7ff ff63 	bl	80007a6 <LCD_SendString>

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 80008e0:	21c0      	movs	r1, #192	; 0xc0
 80008e2:	204e      	movs	r0, #78	; 0x4e
 80008e4:	f7ff ff1e 	bl	8000724 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, uart_buf);
 80008e8:	4945      	ldr	r1, [pc, #276]	; (8000a00 <normal_display+0x1cc>)
 80008ea:	204e      	movs	r0, #78	; 0x4e
 80008ec:	f7ff ff5b 	bl	80007a6 <LCD_SendString>

	if ((state == 0) && (ctime.hour == 12) && (ctime.minute == 59)
 80008f0:	4b47      	ldr	r3, [pc, #284]	; (8000a10 <normal_display+0x1dc>)
 80008f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d11e      	bne.n	8000938 <normal_display+0x104>
 80008fa:	4b3e      	ldr	r3, [pc, #248]	; (80009f4 <normal_display+0x1c0>)
 80008fc:	f993 3000 	ldrsb.w	r3, [r3]
 8000900:	2b0c      	cmp	r3, #12
 8000902:	d119      	bne.n	8000938 <normal_display+0x104>
 8000904:	4b3b      	ldr	r3, [pc, #236]	; (80009f4 <normal_display+0x1c0>)
 8000906:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800090a:	2b3b      	cmp	r3, #59	; 0x3b
 800090c:	d114      	bne.n	8000938 <normal_display+0x104>
			&& (ctime.second == 59))
 800090e:	4b39      	ldr	r3, [pc, #228]	; (80009f4 <normal_display+0x1c0>)
 8000910:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000914:	2b3b      	cmp	r3, #59	; 0x3b
 8000916:	d10f      	bne.n	8000938 <normal_display+0x104>

			{
		state = 1;
 8000918:	4b3d      	ldr	r3, [pc, #244]	; (8000a10 <normal_display+0x1dc>)
 800091a:	2201      	movs	r2, #1
 800091c:	801a      	strh	r2, [r3, #0]
		second_count = 0;
 800091e:	4b33      	ldr	r3, [pc, #204]	; (80009ec <normal_display+0x1b8>)
 8000920:	2200      	movs	r2, #0
 8000922:	601a      	str	r2, [r3, #0]
		ampm[0] = 'P';
 8000924:	4b37      	ldr	r3, [pc, #220]	; (8000a04 <normal_display+0x1d0>)
 8000926:	2250      	movs	r2, #80	; 0x50
 8000928:	701a      	strb	r2, [r3, #0]
		ampm[1] = 'M';
 800092a:	4b36      	ldr	r3, [pc, #216]	; (8000a04 <normal_display+0x1d0>)
 800092c:	224d      	movs	r2, #77	; 0x4d
 800092e:	705a      	strb	r2, [r3, #1]
		ampm[2] = '\0';
 8000930:	4b34      	ldr	r3, [pc, #208]	; (8000a04 <normal_display+0x1d0>)
 8000932:	2200      	movs	r2, #0
 8000934:	709a      	strb	r2, [r3, #2]
 8000936:	e055      	b.n	80009e4 <normal_display+0x1b0>
	}

	else if ((state == 0) && (ctime.hour == 12) && (ctime.minute == 59)
 8000938:	4b35      	ldr	r3, [pc, #212]	; (8000a10 <normal_display+0x1dc>)
 800093a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800093e:	2b00      	cmp	r3, #0
 8000940:	d11e      	bne.n	8000980 <normal_display+0x14c>
 8000942:	4b2c      	ldr	r3, [pc, #176]	; (80009f4 <normal_display+0x1c0>)
 8000944:	f993 3000 	ldrsb.w	r3, [r3]
 8000948:	2b0c      	cmp	r3, #12
 800094a:	d119      	bne.n	8000980 <normal_display+0x14c>
 800094c:	4b29      	ldr	r3, [pc, #164]	; (80009f4 <normal_display+0x1c0>)
 800094e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000952:	2b3b      	cmp	r3, #59	; 0x3b
 8000954:	d114      	bne.n	8000980 <normal_display+0x14c>
			&& (ctime.second == 59)) {
 8000956:	4b27      	ldr	r3, [pc, #156]	; (80009f4 <normal_display+0x1c0>)
 8000958:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800095c:	2b3b      	cmp	r3, #59	; 0x3b
 800095e:	d10f      	bne.n	8000980 <normal_display+0x14c>
		state = 0;
 8000960:	4b2b      	ldr	r3, [pc, #172]	; (8000a10 <normal_display+0x1dc>)
 8000962:	2200      	movs	r2, #0
 8000964:	801a      	strh	r2, [r3, #0]
		second_count = 0;
 8000966:	4b21      	ldr	r3, [pc, #132]	; (80009ec <normal_display+0x1b8>)
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
		ampm[0] = 'A';
 800096c:	4b25      	ldr	r3, [pc, #148]	; (8000a04 <normal_display+0x1d0>)
 800096e:	2241      	movs	r2, #65	; 0x41
 8000970:	701a      	strb	r2, [r3, #0]
		ampm[1] = 'M';
 8000972:	4b24      	ldr	r3, [pc, #144]	; (8000a04 <normal_display+0x1d0>)
 8000974:	224d      	movs	r2, #77	; 0x4d
 8000976:	705a      	strb	r2, [r3, #1]
		ampm[2] = '\0';
 8000978:	4b22      	ldr	r3, [pc, #136]	; (8000a04 <normal_display+0x1d0>)
 800097a:	2200      	movs	r2, #0
 800097c:	709a      	strb	r2, [r3, #2]
 800097e:	e031      	b.n	80009e4 <normal_display+0x1b0>
	}


	else if ((ctime.hour == atime.hour) && (ctime.minute == atime.minute)
 8000980:	4b1c      	ldr	r3, [pc, #112]	; (80009f4 <normal_display+0x1c0>)
 8000982:	f993 2000 	ldrsb.w	r2, [r3]
 8000986:	4b23      	ldr	r3, [pc, #140]	; (8000a14 <normal_display+0x1e0>)
 8000988:	f993 3000 	ldrsb.w	r3, [r3]
 800098c:	429a      	cmp	r2, r3
 800098e:	d129      	bne.n	80009e4 <normal_display+0x1b0>
 8000990:	4b18      	ldr	r3, [pc, #96]	; (80009f4 <normal_display+0x1c0>)
 8000992:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8000996:	4b1f      	ldr	r3, [pc, #124]	; (8000a14 <normal_display+0x1e0>)
 8000998:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800099c:	429a      	cmp	r2, r3
 800099e:	d121      	bne.n	80009e4 <normal_display+0x1b0>
			&& (ctime.second == atime.second)) {
 80009a0:	4b14      	ldr	r3, [pc, #80]	; (80009f4 <normal_display+0x1c0>)
 80009a2:	f993 2002 	ldrsb.w	r2, [r3, #2]
 80009a6:	4b1b      	ldr	r3, [pc, #108]	; (8000a14 <normal_display+0x1e0>)
 80009a8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80009ac:	429a      	cmp	r2, r3
 80009ae:	d119      	bne.n	80009e4 <normal_display+0x1b0>
		sprintf(uart_buf, "Wake UP!");
 80009b0:	4a13      	ldr	r2, [pc, #76]	; (8000a00 <normal_display+0x1cc>)
 80009b2:	4b19      	ldr	r3, [pc, #100]	; (8000a18 <normal_display+0x1e4>)
 80009b4:	cb03      	ldmia	r3!, {r0, r1}
 80009b6:	6010      	str	r0, [r2, #0]
 80009b8:	6051      	str	r1, [r2, #4]
 80009ba:	781b      	ldrb	r3, [r3, #0]
 80009bc:	7213      	strb	r3, [r2, #8]
		LCD_Init(LCD_ADDR);
 80009be:	204e      	movs	r0, #78	; 0x4e
 80009c0:	f7ff fed4 	bl	800076c <LCD_Init>
		LCD_SendCommand(LCD_ADDR, 0b11000000);
 80009c4:	21c0      	movs	r1, #192	; 0xc0
 80009c6:	204e      	movs	r0, #78	; 0x4e
 80009c8:	f7ff feac 	bl	8000724 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, uart_buf);
 80009cc:	490c      	ldr	r1, [pc, #48]	; (8000a00 <normal_display+0x1cc>)
 80009ce:	204e      	movs	r0, #78	; 0x4e
 80009d0:	f7ff fee9 	bl	80007a6 <LCD_SendString>
		HAL_Delay(5000);
 80009d4:	f241 3088 	movw	r0, #5000	; 0x1388
 80009d8:	f001 fa7a 	bl	8001ed0 <HAL_Delay>
		LCD_Init(LCD_ADDR);
 80009dc:	204e      	movs	r0, #78	; 0x4e
 80009de:	f7ff fec5 	bl	800076c <LCD_Init>
	}

}
 80009e2:	e7ff      	b.n	80009e4 <normal_display+0x1b0>
 80009e4:	bf00      	nop
 80009e6:	46bd      	mov	sp, r7
 80009e8:	bd80      	pop	{r7, pc}
 80009ea:	bf00      	nop
 80009ec:	200000d4 	.word	0x200000d4
 80009f0:	88888889 	.word	0x88888889
 80009f4:	200001c8 	.word	0x200001c8
 80009f8:	91a2b3c5 	.word	0x91a2b3c5
 80009fc:	4ec4ec4f 	.word	0x4ec4ec4f
 8000a00:	200001a4 	.word	0x200001a4
 8000a04:	20000000 	.word	0x20000000
 8000a08:	08006828 	.word	0x08006828
 8000a0c:	0800683c 	.word	0x0800683c
 8000a10:	200000c8 	.word	0x200000c8
 8000a14:	20000290 	.word	0x20000290
 8000a18:	0800684c 	.word	0x0800684c

08000a1c <time_setting>:


void time_setting() {
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b082      	sub	sp, #8
 8000a20:	af02      	add	r7, sp, #8

	if (adc_value > 1900 && adc_value < 2000) {
 8000a22:	4baa      	ldr	r3, [pc, #680]	; (8000ccc <time_setting+0x2b0>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	f240 726c 	movw	r2, #1900	; 0x76c
 8000a2a:	4293      	cmp	r3, r2
 8000a2c:	d917      	bls.n	8000a5e <time_setting+0x42>
 8000a2e:	4ba7      	ldr	r3, [pc, #668]	; (8000ccc <time_setting+0x2b0>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000a36:	d212      	bcs.n	8000a5e <time_setting+0x42>
		move++;
 8000a38:	4ba5      	ldr	r3, [pc, #660]	; (8000cd0 <time_setting+0x2b4>)
 8000a3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a3e:	b29b      	uxth	r3, r3
 8000a40:	3301      	adds	r3, #1
 8000a42:	b29b      	uxth	r3, r3
 8000a44:	b21a      	sxth	r2, r3
 8000a46:	4ba2      	ldr	r3, [pc, #648]	; (8000cd0 <time_setting+0x2b4>)
 8000a48:	801a      	strh	r2, [r3, #0]
		if (move == 4) {
 8000a4a:	4ba1      	ldr	r3, [pc, #644]	; (8000cd0 <time_setting+0x2b4>)
 8000a4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a50:	2b04      	cmp	r3, #4
 8000a52:	f040 815b 	bne.w	8000d0c <time_setting+0x2f0>
			move = 0;
 8000a56:	4b9e      	ldr	r3, [pc, #632]	; (8000cd0 <time_setting+0x2b4>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	801a      	strh	r2, [r3, #0]
		if (move == 4) {
 8000a5c:	e156      	b.n	8000d0c <time_setting+0x2f0>
		}
	}

	else if (adc_value > 2900 && adc_value < 3005) {
 8000a5e:	4b9b      	ldr	r3, [pc, #620]	; (8000ccc <time_setting+0x2b0>)
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	f640 3254 	movw	r2, #2900	; 0xb54
 8000a66:	4293      	cmp	r3, r2
 8000a68:	d919      	bls.n	8000a9e <time_setting+0x82>
 8000a6a:	4b98      	ldr	r3, [pc, #608]	; (8000ccc <time_setting+0x2b0>)
 8000a6c:	681b      	ldr	r3, [r3, #0]
 8000a6e:	f640 32bc 	movw	r2, #3004	; 0xbbc
 8000a72:	4293      	cmp	r3, r2
 8000a74:	d813      	bhi.n	8000a9e <time_setting+0x82>
		move--;
 8000a76:	4b96      	ldr	r3, [pc, #600]	; (8000cd0 <time_setting+0x2b4>)
 8000a78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a7c:	b29b      	uxth	r3, r3
 8000a7e:	3b01      	subs	r3, #1
 8000a80:	b29b      	uxth	r3, r3
 8000a82:	b21a      	sxth	r2, r3
 8000a84:	4b92      	ldr	r3, [pc, #584]	; (8000cd0 <time_setting+0x2b4>)
 8000a86:	801a      	strh	r2, [r3, #0]
		if (move == -1) {
 8000a88:	4b91      	ldr	r3, [pc, #580]	; (8000cd0 <time_setting+0x2b4>)
 8000a8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000a8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a92:	f040 813b 	bne.w	8000d0c <time_setting+0x2f0>
			move = 3;
 8000a96:	4b8e      	ldr	r3, [pc, #568]	; (8000cd0 <time_setting+0x2b4>)
 8000a98:	2203      	movs	r2, #3
 8000a9a:	801a      	strh	r2, [r3, #0]
		if (move == -1) {
 8000a9c:	e136      	b.n	8000d0c <time_setting+0x2f0>
		}
	}

	else if (adc_value==4095)
 8000a9e:	4b8b      	ldr	r3, [pc, #556]	; (8000ccc <time_setting+0x2b0>)
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d12d      	bne.n	8000b06 <time_setting+0xea>
	{
		default_nvitem.setting_time.hour = stime.hour;
 8000aaa:	4b8a      	ldr	r3, [pc, #552]	; (8000cd4 <time_setting+0x2b8>)
 8000aac:	f993 2000 	ldrsb.w	r2, [r3]
 8000ab0:	4b89      	ldr	r3, [pc, #548]	; (8000cd8 <time_setting+0x2bc>)
 8000ab2:	711a      	strb	r2, [r3, #4]
		default_nvitem.setting_time.minute = stime.minute;
 8000ab4:	4b87      	ldr	r3, [pc, #540]	; (8000cd4 <time_setting+0x2b8>)
 8000ab6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8000aba:	4b87      	ldr	r3, [pc, #540]	; (8000cd8 <time_setting+0x2bc>)
 8000abc:	715a      	strb	r2, [r3, #5]
		default_nvitem.setting_time.second = stime.second;
 8000abe:	4b85      	ldr	r3, [pc, #532]	; (8000cd4 <time_setting+0x2b8>)
 8000ac0:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8000ac4:	4b84      	ldr	r3, [pc, #528]	; (8000cd8 <time_setting+0x2bc>)
 8000ac6:	719a      	strb	r2, [r3, #6]
		update_nvitems();
 8000ac8:	f000 fb90 	bl	80011ec <update_nvitems>
		second_count = (stime.second) + (stime.minute*60) + (stime.hour * 60 * 60);
 8000acc:	4b81      	ldr	r3, [pc, #516]	; (8000cd4 <time_setting+0x2b8>)
 8000ace:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	4b7f      	ldr	r3, [pc, #508]	; (8000cd4 <time_setting+0x2b8>)
 8000ad6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000ada:	461a      	mov	r2, r3
 8000adc:	4613      	mov	r3, r2
 8000ade:	011b      	lsls	r3, r3, #4
 8000ae0:	1a9b      	subs	r3, r3, r2
 8000ae2:	009b      	lsls	r3, r3, #2
 8000ae4:	18ca      	adds	r2, r1, r3
 8000ae6:	4b7b      	ldr	r3, [pc, #492]	; (8000cd4 <time_setting+0x2b8>)
 8000ae8:	f993 3000 	ldrsb.w	r3, [r3]
 8000aec:	4619      	mov	r1, r3
 8000aee:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8000af2:	fb03 f301 	mul.w	r3, r3, r1
 8000af6:	4413      	add	r3, r2
 8000af8:	461a      	mov	r2, r3
 8000afa:	4b78      	ldr	r3, [pc, #480]	; (8000cdc <time_setting+0x2c0>)
 8000afc:	601a      	str	r2, [r3, #0]
		clock_mode=0;
 8000afe:	4b78      	ldr	r3, [pc, #480]	; (8000ce0 <time_setting+0x2c4>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	701a      	strb	r2, [r3, #0]
 8000b04:	e102      	b.n	8000d0c <time_setting+0x2f0>
	}

	else if ((adc_value >= 0 && adc_value <= 100)||receive=='u') {
 8000b06:	4b71      	ldr	r3, [pc, #452]	; (8000ccc <time_setting+0x2b0>)
 8000b08:	681b      	ldr	r3, [r3, #0]
 8000b0a:	2b64      	cmp	r3, #100	; 0x64
 8000b0c:	d903      	bls.n	8000b16 <time_setting+0xfa>
 8000b0e:	4b75      	ldr	r3, [pc, #468]	; (8000ce4 <time_setting+0x2c8>)
 8000b10:	781b      	ldrb	r3, [r3, #0]
 8000b12:	2b75      	cmp	r3, #117	; 0x75
 8000b14:	d16c      	bne.n	8000bf0 <time_setting+0x1d4>
		if (move == 0) {
 8000b16:	4b6e      	ldr	r3, [pc, #440]	; (8000cd0 <time_setting+0x2b4>)
 8000b18:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d112      	bne.n	8000b46 <time_setting+0x12a>
			stime.second++;
 8000b20:	4b6c      	ldr	r3, [pc, #432]	; (8000cd4 <time_setting+0x2b8>)
 8000b22:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000b26:	b2db      	uxtb	r3, r3
 8000b28:	3301      	adds	r3, #1
 8000b2a:	b2db      	uxtb	r3, r3
 8000b2c:	b25a      	sxtb	r2, r3
 8000b2e:	4b69      	ldr	r3, [pc, #420]	; (8000cd4 <time_setting+0x2b8>)
 8000b30:	709a      	strb	r2, [r3, #2]
			if (stime.second == 60) {
 8000b32:	4b68      	ldr	r3, [pc, #416]	; (8000cd4 <time_setting+0x2b8>)
 8000b34:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000b38:	2b3c      	cmp	r3, #60	; 0x3c
 8000b3a:	f040 80e6 	bne.w	8000d0a <time_setting+0x2ee>
				stime.second = 0;
 8000b3e:	4b65      	ldr	r3, [pc, #404]	; (8000cd4 <time_setting+0x2b8>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	709a      	strb	r2, [r3, #2]
		if (move == 0) {
 8000b44:	e0e1      	b.n	8000d0a <time_setting+0x2ee>
			}
		}

		else if (move == 1) {
 8000b46:	4b62      	ldr	r3, [pc, #392]	; (8000cd0 <time_setting+0x2b4>)
 8000b48:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b4c:	2b01      	cmp	r3, #1
 8000b4e:	d112      	bne.n	8000b76 <time_setting+0x15a>
			stime.minute++;
 8000b50:	4b60      	ldr	r3, [pc, #384]	; (8000cd4 <time_setting+0x2b8>)
 8000b52:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000b56:	b2db      	uxtb	r3, r3
 8000b58:	3301      	adds	r3, #1
 8000b5a:	b2db      	uxtb	r3, r3
 8000b5c:	b25a      	sxtb	r2, r3
 8000b5e:	4b5d      	ldr	r3, [pc, #372]	; (8000cd4 <time_setting+0x2b8>)
 8000b60:	705a      	strb	r2, [r3, #1]
			if (stime.minute == 60) {
 8000b62:	4b5c      	ldr	r3, [pc, #368]	; (8000cd4 <time_setting+0x2b8>)
 8000b64:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000b68:	2b3c      	cmp	r3, #60	; 0x3c
 8000b6a:	f040 80ce 	bne.w	8000d0a <time_setting+0x2ee>
				stime.minute = 0;
 8000b6e:	4b59      	ldr	r3, [pc, #356]	; (8000cd4 <time_setting+0x2b8>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	705a      	strb	r2, [r3, #1]
		if (move == 0) {
 8000b74:	e0c9      	b.n	8000d0a <time_setting+0x2ee>
			}
		}

		else if (move == 2) {
 8000b76:	4b56      	ldr	r3, [pc, #344]	; (8000cd0 <time_setting+0x2b4>)
 8000b78:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000b7c:	2b02      	cmp	r3, #2
 8000b7e:	d112      	bne.n	8000ba6 <time_setting+0x18a>
			stime.hour++;
 8000b80:	4b54      	ldr	r3, [pc, #336]	; (8000cd4 <time_setting+0x2b8>)
 8000b82:	f993 3000 	ldrsb.w	r3, [r3]
 8000b86:	b2db      	uxtb	r3, r3
 8000b88:	3301      	adds	r3, #1
 8000b8a:	b2db      	uxtb	r3, r3
 8000b8c:	b25a      	sxtb	r2, r3
 8000b8e:	4b51      	ldr	r3, [pc, #324]	; (8000cd4 <time_setting+0x2b8>)
 8000b90:	701a      	strb	r2, [r3, #0]
			if (stime.hour == 13) {
 8000b92:	4b50      	ldr	r3, [pc, #320]	; (8000cd4 <time_setting+0x2b8>)
 8000b94:	f993 3000 	ldrsb.w	r3, [r3]
 8000b98:	2b0d      	cmp	r3, #13
 8000b9a:	f040 80b6 	bne.w	8000d0a <time_setting+0x2ee>
				stime.hour = 0;
 8000b9e:	4b4d      	ldr	r3, [pc, #308]	; (8000cd4 <time_setting+0x2b8>)
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	701a      	strb	r2, [r3, #0]
		if (move == 0) {
 8000ba4:	e0b1      	b.n	8000d0a <time_setting+0x2ee>
			}
		}


		else {
			state++;
 8000ba6:	4b50      	ldr	r3, [pc, #320]	; (8000ce8 <time_setting+0x2cc>)
 8000ba8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bac:	b29b      	uxth	r3, r3
 8000bae:	3301      	adds	r3, #1
 8000bb0:	b29b      	uxth	r3, r3
 8000bb2:	b21a      	sxth	r2, r3
 8000bb4:	4b4c      	ldr	r3, [pc, #304]	; (8000ce8 <time_setting+0x2cc>)
 8000bb6:	801a      	strh	r2, [r3, #0]
			if (state == 1) {
 8000bb8:	4b4b      	ldr	r3, [pc, #300]	; (8000ce8 <time_setting+0x2cc>)
 8000bba:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000bbe:	2b01      	cmp	r3, #1
 8000bc0:	d109      	bne.n	8000bd6 <time_setting+0x1ba>
				ampm[0] = 'P';
 8000bc2:	4b4a      	ldr	r3, [pc, #296]	; (8000cec <time_setting+0x2d0>)
 8000bc4:	2250      	movs	r2, #80	; 0x50
 8000bc6:	701a      	strb	r2, [r3, #0]
				ampm[1] = 'M';
 8000bc8:	4b48      	ldr	r3, [pc, #288]	; (8000cec <time_setting+0x2d0>)
 8000bca:	224d      	movs	r2, #77	; 0x4d
 8000bcc:	705a      	strb	r2, [r3, #1]
				ampm[2] = '\0';
 8000bce:	4b47      	ldr	r3, [pc, #284]	; (8000cec <time_setting+0x2d0>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	709a      	strb	r2, [r3, #2]
		if (move == 0) {
 8000bd4:	e099      	b.n	8000d0a <time_setting+0x2ee>
			}

			else {
				ampm[0] = 'A';
 8000bd6:	4b45      	ldr	r3, [pc, #276]	; (8000cec <time_setting+0x2d0>)
 8000bd8:	2241      	movs	r2, #65	; 0x41
 8000bda:	701a      	strb	r2, [r3, #0]
				ampm[1] = 'M';
 8000bdc:	4b43      	ldr	r3, [pc, #268]	; (8000cec <time_setting+0x2d0>)
 8000bde:	224d      	movs	r2, #77	; 0x4d
 8000be0:	705a      	strb	r2, [r3, #1]
				ampm[2] = '\0';
 8000be2:	4b42      	ldr	r3, [pc, #264]	; (8000cec <time_setting+0x2d0>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	709a      	strb	r2, [r3, #2]
				state = 0;
 8000be8:	4b3f      	ldr	r3, [pc, #252]	; (8000ce8 <time_setting+0x2cc>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	801a      	strh	r2, [r3, #0]
		if (move == 0) {
 8000bee:	e08c      	b.n	8000d0a <time_setting+0x2ee>
			}
		}

	}

	else if (adc_value >= 850 && adc_value <= 870) {
 8000bf0:	4b36      	ldr	r3, [pc, #216]	; (8000ccc <time_setting+0x2b0>)
 8000bf2:	681b      	ldr	r3, [r3, #0]
 8000bf4:	f240 3251 	movw	r2, #849	; 0x351
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	f240 8087 	bls.w	8000d0c <time_setting+0x2f0>
 8000bfe:	4b33      	ldr	r3, [pc, #204]	; (8000ccc <time_setting+0x2b0>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	f240 3266 	movw	r2, #870	; 0x366
 8000c06:	4293      	cmp	r3, r2
 8000c08:	f200 8080 	bhi.w	8000d0c <time_setting+0x2f0>
		if (move == 0) {
 8000c0c:	4b30      	ldr	r3, [pc, #192]	; (8000cd0 <time_setting+0x2b4>)
 8000c0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d112      	bne.n	8000c3c <time_setting+0x220>
			stime.second--;
 8000c16:	4b2f      	ldr	r3, [pc, #188]	; (8000cd4 <time_setting+0x2b8>)
 8000c18:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000c1c:	b2db      	uxtb	r3, r3
 8000c1e:	3b01      	subs	r3, #1
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	b25a      	sxtb	r2, r3
 8000c24:	4b2b      	ldr	r3, [pc, #172]	; (8000cd4 <time_setting+0x2b8>)
 8000c26:	709a      	strb	r2, [r3, #2]
			if (stime.second == -1) {
 8000c28:	4b2a      	ldr	r3, [pc, #168]	; (8000cd4 <time_setting+0x2b8>)
 8000c2a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c32:	d16b      	bne.n	8000d0c <time_setting+0x2f0>
				stime.second = 59;
 8000c34:	4b27      	ldr	r3, [pc, #156]	; (8000cd4 <time_setting+0x2b8>)
 8000c36:	223b      	movs	r2, #59	; 0x3b
 8000c38:	709a      	strb	r2, [r3, #2]
 8000c3a:	e067      	b.n	8000d0c <time_setting+0x2f0>
			}
		}

		else if (move == 1) {
 8000c3c:	4b24      	ldr	r3, [pc, #144]	; (8000cd0 <time_setting+0x2b4>)
 8000c3e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d112      	bne.n	8000c6c <time_setting+0x250>
			stime.minute--;
 8000c46:	4b23      	ldr	r3, [pc, #140]	; (8000cd4 <time_setting+0x2b8>)
 8000c48:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	3b01      	subs	r3, #1
 8000c50:	b2db      	uxtb	r3, r3
 8000c52:	b25a      	sxtb	r2, r3
 8000c54:	4b1f      	ldr	r3, [pc, #124]	; (8000cd4 <time_setting+0x2b8>)
 8000c56:	705a      	strb	r2, [r3, #1]
			if (stime.minute == -1) {
 8000c58:	4b1e      	ldr	r3, [pc, #120]	; (8000cd4 <time_setting+0x2b8>)
 8000c5a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000c5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c62:	d153      	bne.n	8000d0c <time_setting+0x2f0>
				stime.minute = 59;
 8000c64:	4b1b      	ldr	r3, [pc, #108]	; (8000cd4 <time_setting+0x2b8>)
 8000c66:	223b      	movs	r2, #59	; 0x3b
 8000c68:	705a      	strb	r2, [r3, #1]
 8000c6a:	e04f      	b.n	8000d0c <time_setting+0x2f0>
			}
		}

		else if (move == 2) {
 8000c6c:	4b18      	ldr	r3, [pc, #96]	; (8000cd0 <time_setting+0x2b4>)
 8000c6e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000c72:	2b02      	cmp	r3, #2
 8000c74:	d112      	bne.n	8000c9c <time_setting+0x280>
			stime.hour--;
 8000c76:	4b17      	ldr	r3, [pc, #92]	; (8000cd4 <time_setting+0x2b8>)
 8000c78:	f993 3000 	ldrsb.w	r3, [r3]
 8000c7c:	b2db      	uxtb	r3, r3
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	b2db      	uxtb	r3, r3
 8000c82:	b25a      	sxtb	r2, r3
 8000c84:	4b13      	ldr	r3, [pc, #76]	; (8000cd4 <time_setting+0x2b8>)
 8000c86:	701a      	strb	r2, [r3, #0]
			if (stime.hour == -1) {
 8000c88:	4b12      	ldr	r3, [pc, #72]	; (8000cd4 <time_setting+0x2b8>)
 8000c8a:	f993 3000 	ldrsb.w	r3, [r3]
 8000c8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c92:	d13b      	bne.n	8000d0c <time_setting+0x2f0>
				stime.hour = 12;
 8000c94:	4b0f      	ldr	r3, [pc, #60]	; (8000cd4 <time_setting+0x2b8>)
 8000c96:	220c      	movs	r2, #12
 8000c98:	701a      	strb	r2, [r3, #0]
 8000c9a:	e037      	b.n	8000d0c <time_setting+0x2f0>
		}



		else {
			state++;
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <time_setting+0x2cc>)
 8000c9e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ca2:	b29b      	uxth	r3, r3
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	b29b      	uxth	r3, r3
 8000ca8:	b21a      	sxth	r2, r3
 8000caa:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <time_setting+0x2cc>)
 8000cac:	801a      	strh	r2, [r3, #0]
			if (state == 1) {
 8000cae:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <time_setting+0x2cc>)
 8000cb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000cb4:	2b01      	cmp	r3, #1
 8000cb6:	d11b      	bne.n	8000cf0 <time_setting+0x2d4>
				ampm[0] = 'P';
 8000cb8:	4b0c      	ldr	r3, [pc, #48]	; (8000cec <time_setting+0x2d0>)
 8000cba:	2250      	movs	r2, #80	; 0x50
 8000cbc:	701a      	strb	r2, [r3, #0]
				ampm[1] = 'M';
 8000cbe:	4b0b      	ldr	r3, [pc, #44]	; (8000cec <time_setting+0x2d0>)
 8000cc0:	224d      	movs	r2, #77	; 0x4d
 8000cc2:	705a      	strb	r2, [r3, #1]
				ampm[2] = '\0';
 8000cc4:	4b09      	ldr	r3, [pc, #36]	; (8000cec <time_setting+0x2d0>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	709a      	strb	r2, [r3, #2]
 8000cca:	e01f      	b.n	8000d0c <time_setting+0x2f0>
 8000ccc:	200001c4 	.word	0x200001c4
 8000cd0:	200000ca 	.word	0x200000ca
 8000cd4:	2000028c 	.word	0x2000028c
 8000cd8:	20000004 	.word	0x20000004
 8000cdc:	200000d4 	.word	0x200000d4
 8000ce0:	200000cc 	.word	0x200000cc
 8000ce4:	2000024b 	.word	0x2000024b
 8000ce8:	200000c8 	.word	0x200000c8
 8000cec:	20000000 	.word	0x20000000
			}

			else {
				ampm[0] = 'A';
 8000cf0:	4b19      	ldr	r3, [pc, #100]	; (8000d58 <time_setting+0x33c>)
 8000cf2:	2241      	movs	r2, #65	; 0x41
 8000cf4:	701a      	strb	r2, [r3, #0]
				ampm[1] = 'M';
 8000cf6:	4b18      	ldr	r3, [pc, #96]	; (8000d58 <time_setting+0x33c>)
 8000cf8:	224d      	movs	r2, #77	; 0x4d
 8000cfa:	705a      	strb	r2, [r3, #1]
				ampm[2] = '\0';
 8000cfc:	4b16      	ldr	r3, [pc, #88]	; (8000d58 <time_setting+0x33c>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	709a      	strb	r2, [r3, #2]
				state = 0;
 8000d02:	4b16      	ldr	r3, [pc, #88]	; (8000d5c <time_setting+0x340>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	801a      	strh	r2, [r3, #0]
 8000d08:	e000      	b.n	8000d0c <time_setting+0x2f0>
		if (move == 0) {
 8000d0a:	bf00      	nop
			}
		}

	}
	sprintf(uart_buf, "%s %02d:%02d:%02d", ampm, stime.hour, stime.minute, stime.second);
 8000d0c:	4b14      	ldr	r3, [pc, #80]	; (8000d60 <time_setting+0x344>)
 8000d0e:	f993 3000 	ldrsb.w	r3, [r3]
 8000d12:	4619      	mov	r1, r3
 8000d14:	4b12      	ldr	r3, [pc, #72]	; (8000d60 <time_setting+0x344>)
 8000d16:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	4b10      	ldr	r3, [pc, #64]	; (8000d60 <time_setting+0x344>)
 8000d1e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000d22:	9301      	str	r3, [sp, #4]
 8000d24:	9200      	str	r2, [sp, #0]
 8000d26:	460b      	mov	r3, r1
 8000d28:	4a0b      	ldr	r2, [pc, #44]	; (8000d58 <time_setting+0x33c>)
 8000d2a:	490e      	ldr	r1, [pc, #56]	; (8000d64 <time_setting+0x348>)
 8000d2c:	480e      	ldr	r0, [pc, #56]	; (8000d68 <time_setting+0x34c>)
 8000d2e:	f005 f955 	bl	8005fdc <siprintf>

	LCD_SendCommand(LCD_ADDR, 0b10000000);
 8000d32:	2180      	movs	r1, #128	; 0x80
 8000d34:	204e      	movs	r0, #78	; 0x4e
 8000d36:	f7ff fcf5 	bl	8000724 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "Time_Setting    ");
 8000d3a:	490c      	ldr	r1, [pc, #48]	; (8000d6c <time_setting+0x350>)
 8000d3c:	204e      	movs	r0, #78	; 0x4e
 8000d3e:	f7ff fd32 	bl	80007a6 <LCD_SendString>

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 8000d42:	21c0      	movs	r1, #192	; 0xc0
 8000d44:	204e      	movs	r0, #78	; 0x4e
 8000d46:	f7ff fced 	bl	8000724 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, uart_buf);
 8000d4a:	4907      	ldr	r1, [pc, #28]	; (8000d68 <time_setting+0x34c>)
 8000d4c:	204e      	movs	r0, #78	; 0x4e
 8000d4e:	f7ff fd2a 	bl	80007a6 <LCD_SendString>
}
 8000d52:	bf00      	nop
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000000 	.word	0x20000000
 8000d5c:	200000c8 	.word	0x200000c8
 8000d60:	2000028c 	.word	0x2000028c
 8000d64:	08006828 	.word	0x08006828
 8000d68:	200001a4 	.word	0x200001a4
 8000d6c:	08006858 	.word	0x08006858

08000d70 <alarm_setting>:

void alarm_setting()

{
 8000d70:	b580      	push	{r7, lr}
 8000d72:	b082      	sub	sp, #8
 8000d74:	af02      	add	r7, sp, #8

	if (adc_value > 1900 && adc_value < 2000) {
 8000d76:	4b9b      	ldr	r3, [pc, #620]	; (8000fe4 <alarm_setting+0x274>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	f240 726c 	movw	r2, #1900	; 0x76c
 8000d7e:	4293      	cmp	r3, r2
 8000d80:	d917      	bls.n	8000db2 <alarm_setting+0x42>
 8000d82:	4b98      	ldr	r3, [pc, #608]	; (8000fe4 <alarm_setting+0x274>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000d8a:	d212      	bcs.n	8000db2 <alarm_setting+0x42>
			move++;
 8000d8c:	4b96      	ldr	r3, [pc, #600]	; (8000fe8 <alarm_setting+0x278>)
 8000d8e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	3301      	adds	r3, #1
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	b21a      	sxth	r2, r3
 8000d9a:	4b93      	ldr	r3, [pc, #588]	; (8000fe8 <alarm_setting+0x278>)
 8000d9c:	801a      	strh	r2, [r3, #0]
			if (move == 4) {
 8000d9e:	4b92      	ldr	r3, [pc, #584]	; (8000fe8 <alarm_setting+0x278>)
 8000da0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000da4:	2b04      	cmp	r3, #4
 8000da6:	f040 8137 	bne.w	8001018 <alarm_setting+0x2a8>
				move = 0;
 8000daa:	4b8f      	ldr	r3, [pc, #572]	; (8000fe8 <alarm_setting+0x278>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	801a      	strh	r2, [r3, #0]
			if (move == 4) {
 8000db0:	e132      	b.n	8001018 <alarm_setting+0x2a8>
			}
		}

		else if (adc_value > 2900 && adc_value < 3005) {
 8000db2:	4b8c      	ldr	r3, [pc, #560]	; (8000fe4 <alarm_setting+0x274>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	f640 3254 	movw	r2, #2900	; 0xb54
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d919      	bls.n	8000df2 <alarm_setting+0x82>
 8000dbe:	4b89      	ldr	r3, [pc, #548]	; (8000fe4 <alarm_setting+0x274>)
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f640 32bc 	movw	r2, #3004	; 0xbbc
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d813      	bhi.n	8000df2 <alarm_setting+0x82>
			move--;
 8000dca:	4b87      	ldr	r3, [pc, #540]	; (8000fe8 <alarm_setting+0x278>)
 8000dcc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000dd0:	b29b      	uxth	r3, r3
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	b29b      	uxth	r3, r3
 8000dd6:	b21a      	sxth	r2, r3
 8000dd8:	4b83      	ldr	r3, [pc, #524]	; (8000fe8 <alarm_setting+0x278>)
 8000dda:	801a      	strh	r2, [r3, #0]
			if (move == -1) {
 8000ddc:	4b82      	ldr	r3, [pc, #520]	; (8000fe8 <alarm_setting+0x278>)
 8000dde:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000de2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000de6:	f040 8117 	bne.w	8001018 <alarm_setting+0x2a8>
				move = 3;
 8000dea:	4b7f      	ldr	r3, [pc, #508]	; (8000fe8 <alarm_setting+0x278>)
 8000dec:	2203      	movs	r2, #3
 8000dee:	801a      	strh	r2, [r3, #0]
			if (move == -1) {
 8000df0:	e112      	b.n	8001018 <alarm_setting+0x2a8>
			}
		}

		else if (adc_value==4095)
 8000df2:	4b7c      	ldr	r3, [pc, #496]	; (8000fe4 <alarm_setting+0x274>)
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f640 72ff 	movw	r2, #4095	; 0xfff
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d114      	bne.n	8000e28 <alarm_setting+0xb8>
		{
			default_nvitem.alarm_time.hour = atime.hour;
 8000dfe:	4b7b      	ldr	r3, [pc, #492]	; (8000fec <alarm_setting+0x27c>)
 8000e00:	f993 2000 	ldrsb.w	r2, [r3]
 8000e04:	4b7a      	ldr	r3, [pc, #488]	; (8000ff0 <alarm_setting+0x280>)
 8000e06:	71da      	strb	r2, [r3, #7]
			default_nvitem.alarm_time.minute = atime.minute;
 8000e08:	4b78      	ldr	r3, [pc, #480]	; (8000fec <alarm_setting+0x27c>)
 8000e0a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8000e0e:	4b78      	ldr	r3, [pc, #480]	; (8000ff0 <alarm_setting+0x280>)
 8000e10:	721a      	strb	r2, [r3, #8]
			default_nvitem.alarm_time.second = atime.second;
 8000e12:	4b76      	ldr	r3, [pc, #472]	; (8000fec <alarm_setting+0x27c>)
 8000e14:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8000e18:	4b75      	ldr	r3, [pc, #468]	; (8000ff0 <alarm_setting+0x280>)
 8000e1a:	725a      	strb	r2, [r3, #9]
			update_nvitems();
 8000e1c:	f000 f9e6 	bl	80011ec <update_nvitems>
			clock_mode=0;
 8000e20:	4b74      	ldr	r3, [pc, #464]	; (8000ff4 <alarm_setting+0x284>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	701a      	strb	r2, [r3, #0]
 8000e26:	e0f7      	b.n	8001018 <alarm_setting+0x2a8>
		}

		else if (adc_value >= 0 && adc_value <= 100) {
 8000e28:	4b6e      	ldr	r3, [pc, #440]	; (8000fe4 <alarm_setting+0x274>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	2b64      	cmp	r3, #100	; 0x64
 8000e2e:	d86c      	bhi.n	8000f0a <alarm_setting+0x19a>
			if (move == 0) {
 8000e30:	4b6d      	ldr	r3, [pc, #436]	; (8000fe8 <alarm_setting+0x278>)
 8000e32:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d112      	bne.n	8000e60 <alarm_setting+0xf0>
				atime.second++;
 8000e3a:	4b6c      	ldr	r3, [pc, #432]	; (8000fec <alarm_setting+0x27c>)
 8000e3c:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	3301      	adds	r3, #1
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	b25a      	sxtb	r2, r3
 8000e48:	4b68      	ldr	r3, [pc, #416]	; (8000fec <alarm_setting+0x27c>)
 8000e4a:	709a      	strb	r2, [r3, #2]
				if (atime.second == 60) {
 8000e4c:	4b67      	ldr	r3, [pc, #412]	; (8000fec <alarm_setting+0x27c>)
 8000e4e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000e52:	2b3c      	cmp	r3, #60	; 0x3c
 8000e54:	f040 80e0 	bne.w	8001018 <alarm_setting+0x2a8>
					atime.second = 0;
 8000e58:	4b64      	ldr	r3, [pc, #400]	; (8000fec <alarm_setting+0x27c>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	709a      	strb	r2, [r3, #2]
 8000e5e:	e0db      	b.n	8001018 <alarm_setting+0x2a8>
				}
			}

			else if (move == 1) {
 8000e60:	4b61      	ldr	r3, [pc, #388]	; (8000fe8 <alarm_setting+0x278>)
 8000e62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d112      	bne.n	8000e90 <alarm_setting+0x120>
				atime.minute++;
 8000e6a:	4b60      	ldr	r3, [pc, #384]	; (8000fec <alarm_setting+0x27c>)
 8000e6c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000e70:	b2db      	uxtb	r3, r3
 8000e72:	3301      	adds	r3, #1
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	b25a      	sxtb	r2, r3
 8000e78:	4b5c      	ldr	r3, [pc, #368]	; (8000fec <alarm_setting+0x27c>)
 8000e7a:	705a      	strb	r2, [r3, #1]
				if (atime.minute == 60) {
 8000e7c:	4b5b      	ldr	r3, [pc, #364]	; (8000fec <alarm_setting+0x27c>)
 8000e7e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000e82:	2b3c      	cmp	r3, #60	; 0x3c
 8000e84:	f040 80c8 	bne.w	8001018 <alarm_setting+0x2a8>
					atime.minute = 0;
 8000e88:	4b58      	ldr	r3, [pc, #352]	; (8000fec <alarm_setting+0x27c>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	705a      	strb	r2, [r3, #1]
 8000e8e:	e0c3      	b.n	8001018 <alarm_setting+0x2a8>
				}
			}

			else if (move == 2) {
 8000e90:	4b55      	ldr	r3, [pc, #340]	; (8000fe8 <alarm_setting+0x278>)
 8000e92:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000e96:	2b02      	cmp	r3, #2
 8000e98:	d112      	bne.n	8000ec0 <alarm_setting+0x150>
				atime.hour++;
 8000e9a:	4b54      	ldr	r3, [pc, #336]	; (8000fec <alarm_setting+0x27c>)
 8000e9c:	f993 3000 	ldrsb.w	r3, [r3]
 8000ea0:	b2db      	uxtb	r3, r3
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	b2db      	uxtb	r3, r3
 8000ea6:	b25a      	sxtb	r2, r3
 8000ea8:	4b50      	ldr	r3, [pc, #320]	; (8000fec <alarm_setting+0x27c>)
 8000eaa:	701a      	strb	r2, [r3, #0]
				if (atime.hour == 13) {
 8000eac:	4b4f      	ldr	r3, [pc, #316]	; (8000fec <alarm_setting+0x27c>)
 8000eae:	f993 3000 	ldrsb.w	r3, [r3]
 8000eb2:	2b0d      	cmp	r3, #13
 8000eb4:	f040 80b0 	bne.w	8001018 <alarm_setting+0x2a8>
					atime.hour = 0;
 8000eb8:	4b4c      	ldr	r3, [pc, #304]	; (8000fec <alarm_setting+0x27c>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	701a      	strb	r2, [r3, #0]
 8000ebe:	e0ab      	b.n	8001018 <alarm_setting+0x2a8>
				}
			}


			else {
				state++;
 8000ec0:	4b4d      	ldr	r3, [pc, #308]	; (8000ff8 <alarm_setting+0x288>)
 8000ec2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	3301      	adds	r3, #1
 8000eca:	b29b      	uxth	r3, r3
 8000ecc:	b21a      	sxth	r2, r3
 8000ece:	4b4a      	ldr	r3, [pc, #296]	; (8000ff8 <alarm_setting+0x288>)
 8000ed0:	801a      	strh	r2, [r3, #0]
				if (state == 1) {
 8000ed2:	4b49      	ldr	r3, [pc, #292]	; (8000ff8 <alarm_setting+0x288>)
 8000ed4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000ed8:	2b01      	cmp	r3, #1
 8000eda:	d109      	bne.n	8000ef0 <alarm_setting+0x180>
					ampm[0] = 'P';
 8000edc:	4b47      	ldr	r3, [pc, #284]	; (8000ffc <alarm_setting+0x28c>)
 8000ede:	2250      	movs	r2, #80	; 0x50
 8000ee0:	701a      	strb	r2, [r3, #0]
					ampm[1] = 'M';
 8000ee2:	4b46      	ldr	r3, [pc, #280]	; (8000ffc <alarm_setting+0x28c>)
 8000ee4:	224d      	movs	r2, #77	; 0x4d
 8000ee6:	705a      	strb	r2, [r3, #1]
					ampm[2] = '\0';
 8000ee8:	4b44      	ldr	r3, [pc, #272]	; (8000ffc <alarm_setting+0x28c>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	709a      	strb	r2, [r3, #2]
 8000eee:	e093      	b.n	8001018 <alarm_setting+0x2a8>
				}

				else {
					ampm[0] = 'A';
 8000ef0:	4b42      	ldr	r3, [pc, #264]	; (8000ffc <alarm_setting+0x28c>)
 8000ef2:	2241      	movs	r2, #65	; 0x41
 8000ef4:	701a      	strb	r2, [r3, #0]
					ampm[1] = 'M';
 8000ef6:	4b41      	ldr	r3, [pc, #260]	; (8000ffc <alarm_setting+0x28c>)
 8000ef8:	224d      	movs	r2, #77	; 0x4d
 8000efa:	705a      	strb	r2, [r3, #1]
					ampm[2] = '\0';
 8000efc:	4b3f      	ldr	r3, [pc, #252]	; (8000ffc <alarm_setting+0x28c>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	709a      	strb	r2, [r3, #2]
					state = 0;
 8000f02:	4b3d      	ldr	r3, [pc, #244]	; (8000ff8 <alarm_setting+0x288>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	801a      	strh	r2, [r3, #0]
 8000f08:	e086      	b.n	8001018 <alarm_setting+0x2a8>
				}
			}

		}

		else if (adc_value >= 850 && adc_value <= 870) {
 8000f0a:	4b36      	ldr	r3, [pc, #216]	; (8000fe4 <alarm_setting+0x274>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	f240 3251 	movw	r2, #849	; 0x351
 8000f12:	4293      	cmp	r3, r2
 8000f14:	f240 8080 	bls.w	8001018 <alarm_setting+0x2a8>
 8000f18:	4b32      	ldr	r3, [pc, #200]	; (8000fe4 <alarm_setting+0x274>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f240 3266 	movw	r2, #870	; 0x366
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d879      	bhi.n	8001018 <alarm_setting+0x2a8>
			if (move == 0) {
 8000f24:	4b30      	ldr	r3, [pc, #192]	; (8000fe8 <alarm_setting+0x278>)
 8000f26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d112      	bne.n	8000f54 <alarm_setting+0x1e4>
				atime.second--;
 8000f2e:	4b2f      	ldr	r3, [pc, #188]	; (8000fec <alarm_setting+0x27c>)
 8000f30:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000f34:	b2db      	uxtb	r3, r3
 8000f36:	3b01      	subs	r3, #1
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	b25a      	sxtb	r2, r3
 8000f3c:	4b2b      	ldr	r3, [pc, #172]	; (8000fec <alarm_setting+0x27c>)
 8000f3e:	709a      	strb	r2, [r3, #2]
				if (atime.second == -1) {
 8000f40:	4b2a      	ldr	r3, [pc, #168]	; (8000fec <alarm_setting+0x27c>)
 8000f42:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8000f46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f4a:	d165      	bne.n	8001018 <alarm_setting+0x2a8>
					atime.second = 59;
 8000f4c:	4b27      	ldr	r3, [pc, #156]	; (8000fec <alarm_setting+0x27c>)
 8000f4e:	223b      	movs	r2, #59	; 0x3b
 8000f50:	709a      	strb	r2, [r3, #2]
 8000f52:	e061      	b.n	8001018 <alarm_setting+0x2a8>
				}
			}

			else if (move == 1) {
 8000f54:	4b24      	ldr	r3, [pc, #144]	; (8000fe8 <alarm_setting+0x278>)
 8000f56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f5a:	2b01      	cmp	r3, #1
 8000f5c:	d112      	bne.n	8000f84 <alarm_setting+0x214>
				atime.minute--;
 8000f5e:	4b23      	ldr	r3, [pc, #140]	; (8000fec <alarm_setting+0x27c>)
 8000f60:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000f64:	b2db      	uxtb	r3, r3
 8000f66:	3b01      	subs	r3, #1
 8000f68:	b2db      	uxtb	r3, r3
 8000f6a:	b25a      	sxtb	r2, r3
 8000f6c:	4b1f      	ldr	r3, [pc, #124]	; (8000fec <alarm_setting+0x27c>)
 8000f6e:	705a      	strb	r2, [r3, #1]
				if (atime.minute == -1) {
 8000f70:	4b1e      	ldr	r3, [pc, #120]	; (8000fec <alarm_setting+0x27c>)
 8000f72:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8000f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f7a:	d14d      	bne.n	8001018 <alarm_setting+0x2a8>
					atime.minute = 59;
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	; (8000fec <alarm_setting+0x27c>)
 8000f7e:	223b      	movs	r2, #59	; 0x3b
 8000f80:	705a      	strb	r2, [r3, #1]
 8000f82:	e049      	b.n	8001018 <alarm_setting+0x2a8>
				}
			}

			else if (move == 2) {
 8000f84:	4b18      	ldr	r3, [pc, #96]	; (8000fe8 <alarm_setting+0x278>)
 8000f86:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f8a:	2b02      	cmp	r3, #2
 8000f8c:	d112      	bne.n	8000fb4 <alarm_setting+0x244>
				atime.hour--;
 8000f8e:	4b17      	ldr	r3, [pc, #92]	; (8000fec <alarm_setting+0x27c>)
 8000f90:	f993 3000 	ldrsb.w	r3, [r3]
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	3b01      	subs	r3, #1
 8000f98:	b2db      	uxtb	r3, r3
 8000f9a:	b25a      	sxtb	r2, r3
 8000f9c:	4b13      	ldr	r3, [pc, #76]	; (8000fec <alarm_setting+0x27c>)
 8000f9e:	701a      	strb	r2, [r3, #0]
				if (atime.hour == -1) {
 8000fa0:	4b12      	ldr	r3, [pc, #72]	; (8000fec <alarm_setting+0x27c>)
 8000fa2:	f993 3000 	ldrsb.w	r3, [r3]
 8000fa6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000faa:	d135      	bne.n	8001018 <alarm_setting+0x2a8>
					atime.hour = 12;
 8000fac:	4b0f      	ldr	r3, [pc, #60]	; (8000fec <alarm_setting+0x27c>)
 8000fae:	220c      	movs	r2, #12
 8000fb0:	701a      	strb	r2, [r3, #0]
 8000fb2:	e031      	b.n	8001018 <alarm_setting+0x2a8>
			}



			else {
				state++;
 8000fb4:	4b10      	ldr	r3, [pc, #64]	; (8000ff8 <alarm_setting+0x288>)
 8000fb6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fba:	b29b      	uxth	r3, r3
 8000fbc:	3301      	adds	r3, #1
 8000fbe:	b29b      	uxth	r3, r3
 8000fc0:	b21a      	sxth	r2, r3
 8000fc2:	4b0d      	ldr	r3, [pc, #52]	; (8000ff8 <alarm_setting+0x288>)
 8000fc4:	801a      	strh	r2, [r3, #0]
				if (state == 1) {
 8000fc6:	4b0c      	ldr	r3, [pc, #48]	; (8000ff8 <alarm_setting+0x288>)
 8000fc8:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d117      	bne.n	8001000 <alarm_setting+0x290>
					ampm[0] = 'P';
 8000fd0:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <alarm_setting+0x28c>)
 8000fd2:	2250      	movs	r2, #80	; 0x50
 8000fd4:	701a      	strb	r2, [r3, #0]
					ampm[1] = 'M';
 8000fd6:	4b09      	ldr	r3, [pc, #36]	; (8000ffc <alarm_setting+0x28c>)
 8000fd8:	224d      	movs	r2, #77	; 0x4d
 8000fda:	705a      	strb	r2, [r3, #1]
					ampm[2] = '\0';
 8000fdc:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <alarm_setting+0x28c>)
 8000fde:	2200      	movs	r2, #0
 8000fe0:	709a      	strb	r2, [r3, #2]
 8000fe2:	e019      	b.n	8001018 <alarm_setting+0x2a8>
 8000fe4:	200001c4 	.word	0x200001c4
 8000fe8:	200000ca 	.word	0x200000ca
 8000fec:	20000290 	.word	0x20000290
 8000ff0:	20000004 	.word	0x20000004
 8000ff4:	200000cc 	.word	0x200000cc
 8000ff8:	200000c8 	.word	0x200000c8
 8000ffc:	20000000 	.word	0x20000000
				}

				else {
					ampm[0] = 'A';
 8001000:	4b18      	ldr	r3, [pc, #96]	; (8001064 <alarm_setting+0x2f4>)
 8001002:	2241      	movs	r2, #65	; 0x41
 8001004:	701a      	strb	r2, [r3, #0]
					ampm[1] = 'M';
 8001006:	4b17      	ldr	r3, [pc, #92]	; (8001064 <alarm_setting+0x2f4>)
 8001008:	224d      	movs	r2, #77	; 0x4d
 800100a:	705a      	strb	r2, [r3, #1]
					ampm[2] = '\0';
 800100c:	4b15      	ldr	r3, [pc, #84]	; (8001064 <alarm_setting+0x2f4>)
 800100e:	2200      	movs	r2, #0
 8001010:	709a      	strb	r2, [r3, #2]
					state = 0;
 8001012:	4b15      	ldr	r3, [pc, #84]	; (8001068 <alarm_setting+0x2f8>)
 8001014:	2200      	movs	r2, #0
 8001016:	801a      	strh	r2, [r3, #0]
				}
			}

		}

	sprintf(uart_buf, "%s %02d:%02d:%02d", ampm, atime.hour, atime.minute, atime.second);
 8001018:	4b14      	ldr	r3, [pc, #80]	; (800106c <alarm_setting+0x2fc>)
 800101a:	f993 3000 	ldrsb.w	r3, [r3]
 800101e:	4619      	mov	r1, r3
 8001020:	4b12      	ldr	r3, [pc, #72]	; (800106c <alarm_setting+0x2fc>)
 8001022:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001026:	461a      	mov	r2, r3
 8001028:	4b10      	ldr	r3, [pc, #64]	; (800106c <alarm_setting+0x2fc>)
 800102a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800102e:	9301      	str	r3, [sp, #4]
 8001030:	9200      	str	r2, [sp, #0]
 8001032:	460b      	mov	r3, r1
 8001034:	4a0b      	ldr	r2, [pc, #44]	; (8001064 <alarm_setting+0x2f4>)
 8001036:	490e      	ldr	r1, [pc, #56]	; (8001070 <alarm_setting+0x300>)
 8001038:	480e      	ldr	r0, [pc, #56]	; (8001074 <alarm_setting+0x304>)
 800103a:	f004 ffcf 	bl	8005fdc <siprintf>
	LCD_SendCommand(LCD_ADDR, 0b10000000);
 800103e:	2180      	movs	r1, #128	; 0x80
 8001040:	204e      	movs	r0, #78	; 0x4e
 8001042:	f7ff fb6f 	bl	8000724 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "Alarm_Setting     ");
 8001046:	490c      	ldr	r1, [pc, #48]	; (8001078 <alarm_setting+0x308>)
 8001048:	204e      	movs	r0, #78	; 0x4e
 800104a:	f7ff fbac 	bl	80007a6 <LCD_SendString>

	LCD_SendCommand(LCD_ADDR, 0b11000000);
 800104e:	21c0      	movs	r1, #192	; 0xc0
 8001050:	204e      	movs	r0, #78	; 0x4e
 8001052:	f7ff fb67 	bl	8000724 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, uart_buf);
 8001056:	4907      	ldr	r1, [pc, #28]	; (8001074 <alarm_setting+0x304>)
 8001058:	204e      	movs	r0, #78	; 0x4e
 800105a:	f7ff fba4 	bl	80007a6 <LCD_SendString>


}
 800105e:	bf00      	nop
 8001060:	46bd      	mov	sp, r7
 8001062:	bd80      	pop	{r7, pc}
 8001064:	20000000 	.word	0x20000000
 8001068:	200000c8 	.word	0x200000c8
 800106c:	20000290 	.word	0x20000290
 8001070:	08006828 	.word	0x08006828
 8001074:	200001a4 	.word	0x200001a4
 8001078:	0800686c 	.word	0x0800686c

0800107c <music_select>:

void music_select() {
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	LCD_SendCommand(LCD_ADDR, 0b10000000);
 8001080:	2180      	movs	r1, #128	; 0x80
 8001082:	204e      	movs	r0, #78	; 0x4e
 8001084:	f7ff fb4e 	bl	8000724 <LCD_SendCommand>
	LCD_SendString(LCD_ADDR, "Music_Select    ");
 8001088:	493d      	ldr	r1, [pc, #244]	; (8001180 <music_select+0x104>)
 800108a:	204e      	movs	r0, #78	; 0x4e
 800108c:	f7ff fb8b 	bl	80007a6 <LCD_SendString>

	switch (music_mode) {
 8001090:	4b3c      	ldr	r3, [pc, #240]	; (8001184 <music_select+0x108>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	b2db      	uxtb	r3, r3
 8001096:	2b01      	cmp	r3, #1
 8001098:	d00c      	beq.n	80010b4 <music_select+0x38>
 800109a:	2b02      	cmp	r3, #2
 800109c:	d013      	beq.n	80010c6 <music_select+0x4a>
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d11a      	bne.n	80010d8 <music_select+0x5c>
	case 0:
		LCD_SendCommand(LCD_ADDR, 0b11000000);
 80010a2:	21c0      	movs	r1, #192	; 0xc0
 80010a4:	204e      	movs	r0, #78	; 0x4e
 80010a6:	f7ff fb3d 	bl	8000724 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "Rock           ");
 80010aa:	4937      	ldr	r1, [pc, #220]	; (8001188 <music_select+0x10c>)
 80010ac:	204e      	movs	r0, #78	; 0x4e
 80010ae:	f7ff fb7a 	bl	80007a6 <LCD_SendString>
		break;
 80010b2:	e01a      	b.n	80010ea <music_select+0x6e>

	case 1:
		LCD_SendCommand(LCD_ADDR, 0b11000000);
 80010b4:	21c0      	movs	r1, #192	; 0xc0
 80010b6:	204e      	movs	r0, #78	; 0x4e
 80010b8:	f7ff fb34 	bl	8000724 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "HIP-HOP        ");
 80010bc:	4933      	ldr	r1, [pc, #204]	; (800118c <music_select+0x110>)
 80010be:	204e      	movs	r0, #78	; 0x4e
 80010c0:	f7ff fb71 	bl	80007a6 <LCD_SendString>
		break;
 80010c4:	e011      	b.n	80010ea <music_select+0x6e>

	case 2:
		LCD_SendCommand(LCD_ADDR, 0b11000000);
 80010c6:	21c0      	movs	r1, #192	; 0xc0
 80010c8:	204e      	movs	r0, #78	; 0x4e
 80010ca:	f7ff fb2b 	bl	8000724 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "K-POP          ");
 80010ce:	4930      	ldr	r1, [pc, #192]	; (8001190 <music_select+0x114>)
 80010d0:	204e      	movs	r0, #78	; 0x4e
 80010d2:	f7ff fb68 	bl	80007a6 <LCD_SendString>
		break;
 80010d6:	e008      	b.n	80010ea <music_select+0x6e>

	default:
		LCD_SendCommand(LCD_ADDR, 0b11000000);
 80010d8:	21c0      	movs	r1, #192	; 0xc0
 80010da:	204e      	movs	r0, #78	; 0x4e
 80010dc:	f7ff fb22 	bl	8000724 <LCD_SendCommand>
		LCD_SendString(LCD_ADDR, "Classic        ");
 80010e0:	492c      	ldr	r1, [pc, #176]	; (8001194 <music_select+0x118>)
 80010e2:	204e      	movs	r0, #78	; 0x4e
 80010e4:	f7ff fb5f 	bl	80007a6 <LCD_SendString>
		break;
 80010e8:	bf00      	nop
	}
	if (adc_value > 1900 && adc_value < 2000) {
 80010ea:	4b2b      	ldr	r3, [pc, #172]	; (8001198 <music_select+0x11c>)
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f240 726c 	movw	r2, #1900	; 0x76c
 80010f2:	4293      	cmp	r3, r2
 80010f4:	d908      	bls.n	8001108 <music_select+0x8c>
 80010f6:	4b28      	ldr	r3, [pc, #160]	; (8001198 <music_select+0x11c>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80010fe:	d203      	bcs.n	8001108 <music_select+0x8c>
		music_mode = 0;
 8001100:	4b20      	ldr	r3, [pc, #128]	; (8001184 <music_select+0x108>)
 8001102:	2200      	movs	r2, #0
 8001104:	701a      	strb	r2, [r3, #0]
 8001106:	e039      	b.n	800117c <music_select+0x100>
	}

	else if (adc_value > 2900 && adc_value < 3005) {
 8001108:	4b23      	ldr	r3, [pc, #140]	; (8001198 <music_select+0x11c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f640 3254 	movw	r2, #2900	; 0xb54
 8001110:	4293      	cmp	r3, r2
 8001112:	d909      	bls.n	8001128 <music_select+0xac>
 8001114:	4b20      	ldr	r3, [pc, #128]	; (8001198 <music_select+0x11c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f640 32bc 	movw	r2, #3004	; 0xbbc
 800111c:	4293      	cmp	r3, r2
 800111e:	d803      	bhi.n	8001128 <music_select+0xac>
		music_mode = 1;
 8001120:	4b18      	ldr	r3, [pc, #96]	; (8001184 <music_select+0x108>)
 8001122:	2201      	movs	r2, #1
 8001124:	701a      	strb	r2, [r3, #0]
 8001126:	e029      	b.n	800117c <music_select+0x100>
	}

	else if (adc_value >= 0 && adc_value <= 100) {
 8001128:	4b1b      	ldr	r3, [pc, #108]	; (8001198 <music_select+0x11c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2b64      	cmp	r3, #100	; 0x64
 800112e:	d803      	bhi.n	8001138 <music_select+0xbc>
		music_mode = 2;
 8001130:	4b14      	ldr	r3, [pc, #80]	; (8001184 <music_select+0x108>)
 8001132:	2202      	movs	r2, #2
 8001134:	701a      	strb	r2, [r3, #0]
		default_nvitem.alarm_music_num = music_mode;
		update_nvitems();
		clock_mode = 0;
	}

}
 8001136:	e021      	b.n	800117c <music_select+0x100>
	else if (adc_value >= 850 && adc_value <= 870) {
 8001138:	4b17      	ldr	r3, [pc, #92]	; (8001198 <music_select+0x11c>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f240 3251 	movw	r2, #849	; 0x351
 8001140:	4293      	cmp	r3, r2
 8001142:	d909      	bls.n	8001158 <music_select+0xdc>
 8001144:	4b14      	ldr	r3, [pc, #80]	; (8001198 <music_select+0x11c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	f240 3266 	movw	r2, #870	; 0x366
 800114c:	4293      	cmp	r3, r2
 800114e:	d803      	bhi.n	8001158 <music_select+0xdc>
		music_mode = 3;
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <music_select+0x108>)
 8001152:	2203      	movs	r2, #3
 8001154:	701a      	strb	r2, [r3, #0]
 8001156:	e011      	b.n	800117c <music_select+0x100>
	else if (adc_value==4095)
 8001158:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <music_select+0x11c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001160:	4293      	cmp	r3, r2
 8001162:	d10b      	bne.n	800117c <music_select+0x100>
		default_nvitem.alarm_music_num = music_mode;
 8001164:	4b07      	ldr	r3, [pc, #28]	; (8001184 <music_select+0x108>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	b2db      	uxtb	r3, r3
 800116a:	b25a      	sxtb	r2, r3
 800116c:	4b0b      	ldr	r3, [pc, #44]	; (800119c <music_select+0x120>)
 800116e:	729a      	strb	r2, [r3, #10]
		update_nvitems();
 8001170:	f000 f83c 	bl	80011ec <update_nvitems>
		clock_mode = 0;
 8001174:	4b0a      	ldr	r3, [pc, #40]	; (80011a0 <music_select+0x124>)
 8001176:	2200      	movs	r2, #0
 8001178:	701a      	strb	r2, [r3, #0]
}
 800117a:	e7ff      	b.n	800117c <music_select+0x100>
 800117c:	bf00      	nop
 800117e:	bd80      	pop	{r7, pc}
 8001180:	08006880 	.word	0x08006880
 8001184:	200000cd 	.word	0x200000cd
 8001188:	08006894 	.word	0x08006894
 800118c:	080068a4 	.word	0x080068a4
 8001190:	080068b4 	.word	0x080068b4
 8001194:	080068c4 	.word	0x080068c4
 8001198:	200001c4 	.word	0x200001c4
 800119c:	20000004 	.word	0x20000004
 80011a0:	200000cc 	.word	0x200000cc

080011a4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {		//?ÔøΩÔøΩ??Î≤ÑÌäº ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÏΩîÎìú
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b082      	sub	sp, #8
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	4603      	mov	r3, r0
 80011ac:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == GPIO_PIN_13) {
 80011ae:	88fb      	ldrh	r3, [r7, #6]
 80011b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011b4:	d10f      	bne.n	80011d6 <HAL_GPIO_EXTI_Callback+0x32>
		current_time = HAL_GetTick();
 80011b6:	f000 fe7f 	bl	8001eb8 <HAL_GetTick>
 80011ba:	4602      	mov	r2, r0
 80011bc:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <HAL_GPIO_EXTI_Callback+0x3c>)
 80011be:	601a      	str	r2, [r3, #0]
		time_interval = current_time - last_time;
 80011c0:	4b07      	ldr	r3, [pc, #28]	; (80011e0 <HAL_GPIO_EXTI_Callback+0x3c>)
 80011c2:	681a      	ldr	r2, [r3, #0]
 80011c4:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <HAL_GPIO_EXTI_Callback+0x40>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	1ad3      	subs	r3, r2, r3
 80011ca:	4a07      	ldr	r2, [pc, #28]	; (80011e8 <HAL_GPIO_EXTI_Callback+0x44>)
 80011cc:	6013      	str	r3, [r2, #0]
		last_time =current_time;
 80011ce:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <HAL_GPIO_EXTI_Callback+0x3c>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	4a04      	ldr	r2, [pc, #16]	; (80011e4 <HAL_GPIO_EXTI_Callback+0x40>)
 80011d4:	6013      	str	r3, [r2, #0]
		/*if (clock_mode++ == 3)
			clock_mode = 0;*/
	}
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	20000178 	.word	0x20000178
 80011e4:	2000023c 	.word	0x2000023c
 80011e8:	2000019c 	.word	0x2000019c

080011ec <update_nvitems>:

void update_nvitems(void)		//Î©îÎ™®Î¶¨ÔøΩ??ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ
{
 80011ec:	b590      	push	{r4, r7, lr}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
  uint8_t *ptr;
  HAL_FLASH_Unlock();
 80011f2:	f001 fd83 	bl	8002cfc <HAL_FLASH_Unlock>
  FirstSector = FLASH_SECTOR_23;
 80011f6:	4b22      	ldr	r3, [pc, #136]	; (8001280 <update_nvitems+0x94>)
 80011f8:	2217      	movs	r2, #23
 80011fa:	601a      	str	r2, [r3, #0]
  NbOfSectors = 1;
 80011fc:	4b21      	ldr	r3, [pc, #132]	; (8001284 <update_nvitems+0x98>)
 80011fe:	2201      	movs	r2, #1
 8001200:	601a      	str	r2, [r3, #0]

  EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8001202:	4b21      	ldr	r3, [pc, #132]	; (8001288 <update_nvitems+0x9c>)
 8001204:	2200      	movs	r2, #0
 8001206:	601a      	str	r2, [r3, #0]
  EraseInitStruct.Sector        = FirstSector;
 8001208:	4b1d      	ldr	r3, [pc, #116]	; (8001280 <update_nvitems+0x94>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4a1e      	ldr	r2, [pc, #120]	; (8001288 <update_nvitems+0x9c>)
 800120e:	6093      	str	r3, [r2, #8]
  EraseInitStruct.NbSectors     = NbOfSectors;
 8001210:	4b1c      	ldr	r3, [pc, #112]	; (8001284 <update_nvitems+0x98>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4a1c      	ldr	r2, [pc, #112]	; (8001288 <update_nvitems+0x9c>)
 8001216:	60d3      	str	r3, [r2, #12]
  error = HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError);
 8001218:	491c      	ldr	r1, [pc, #112]	; (800128c <update_nvitems+0xa0>)
 800121a:	481b      	ldr	r0, [pc, #108]	; (8001288 <update_nvitems+0x9c>)
 800121c:	f001 fede 	bl	8002fdc <HAL_FLASHEx_Erase>
 8001220:	4603      	mov	r3, r0
 8001222:	461a      	mov	r2, r3
 8001224:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <update_nvitems+0xa4>)
 8001226:	601a      	str	r2, [r3, #0]

  ptr = (uint8_t*)&default_nvitem;
 8001228:	4b1a      	ldr	r3, [pc, #104]	; (8001294 <update_nvitems+0xa8>)
 800122a:	603b      	str	r3, [r7, #0]
  for(int i=0;i<sizeof(NVitemTypeDef);i++)
 800122c:	2300      	movs	r3, #0
 800122e:	607b      	str	r3, [r7, #4]
 8001230:	e01c      	b.n	800126c <update_nvitems+0x80>
  {
    Address = (uint8_t*)nv_items+i;
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	f103 6301 	add.w	r3, r3, #135266304	; 0x8100000
 8001238:	f503 2360 	add.w	r3, r3, #917504	; 0xe0000
 800123c:	461a      	mov	r2, r3
 800123e:	4b16      	ldr	r3, [pc, #88]	; (8001298 <update_nvitems+0xac>)
 8001240:	601a      	str	r2, [r3, #0]
    Data = *((uint8_t*)ptr+ i);
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	4413      	add	r3, r2
 8001248:	781b      	ldrb	r3, [r3, #0]
 800124a:	461a      	mov	r2, r3
 800124c:	4b13      	ldr	r3, [pc, #76]	; (800129c <update_nvitems+0xb0>)
 800124e:	601a      	str	r2, [r3, #0]
    HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE,Address,Data);
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <update_nvitems+0xac>)
 8001252:	6819      	ldr	r1, [r3, #0]
 8001254:	4b11      	ldr	r3, [pc, #68]	; (800129c <update_nvitems+0xb0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f04f 0400 	mov.w	r4, #0
 800125c:	461a      	mov	r2, r3
 800125e:	4623      	mov	r3, r4
 8001260:	2000      	movs	r0, #0
 8001262:	f001 fcf7 	bl	8002c54 <HAL_FLASH_Program>
  for(int i=0;i<sizeof(NVitemTypeDef);i++)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	3301      	adds	r3, #1
 800126a:	607b      	str	r3, [r7, #4]
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b0b      	cmp	r3, #11
 8001270:	d9df      	bls.n	8001232 <update_nvitems+0x46>
  }
   HAL_FLASH_Lock();
 8001272:	f001 fd65 	bl	8002d40 <HAL_FLASH_Lock>
}
 8001276:	bf00      	nop
 8001278:	370c      	adds	r7, #12
 800127a:	46bd      	mov	sp, r7
 800127c:	bd90      	pop	{r4, r7, pc}
 800127e:	bf00      	nop
 8001280:	2000009c 	.word	0x2000009c
 8001284:	200000a0 	.word	0x200000a0
 8001288:	200000b4 	.word	0x200000b4
 800128c:	200000a8 	.word	0x200000a8
 8001290:	200000b0 	.word	0x200000b0
 8001294:	20000004 	.word	0x20000004
 8001298:	200000a4 	.word	0x200000a4
 800129c:	200000ac 	.word	0x200000ac

080012a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012a4:	f000 fda2 	bl	8001dec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012a8:	f000 f8cc 	bl	8001444 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ac:	f000 fa5e 	bl	800176c <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80012b0:	f000 fa32 	bl	8001718 <MX_USART3_UART_Init>
  MX_ADC1_Init();
 80012b4:	f000 f94e 	bl	8001554 <MX_ADC1_Init>
  MX_I2C1_Init();
 80012b8:	f000 f99e 	bl	80015f8 <MX_I2C1_Init>
  MX_RTC_Init();
 80012bc:	f000 f9dc 	bl	8001678 <MX_RTC_Init>
  MX_USART2_UART_Init();
 80012c0:	f000 fa00 	bl	80016c4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_UART_Receive_IT(&huart2, (uint8_t*)&receive, 1);
 80012c4:	2201      	movs	r2, #1
 80012c6:	4952      	ldr	r1, [pc, #328]	; (8001410 <main+0x170>)
 80012c8:	4852      	ldr	r0, [pc, #328]	; (8001414 <main+0x174>)
 80012ca:	f003 ffc6 	bl	800525a <HAL_UART_Receive_IT>

  init();
 80012ce:	f7ff fa83 	bl	80007d8 <init>
	 if(nv_items->magic_num == MAGIC_NUM)
 80012d2:	4b51      	ldr	r3, [pc, #324]	; (8001418 <main+0x178>)
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	4a51      	ldr	r2, [pc, #324]	; (800141c <main+0x17c>)
 80012d8:	4293      	cmp	r3, r2
 80012da:	d142      	bne.n	8001362 <main+0xc2>
	  {
	   memcpy(&default_nvitem,nv_items,sizeof(NVitemTypeDef));
 80012dc:	4b50      	ldr	r3, [pc, #320]	; (8001420 <main+0x180>)
 80012de:	4a4e      	ldr	r2, [pc, #312]	; (8001418 <main+0x178>)
 80012e0:	ca07      	ldmia	r2, {r0, r1, r2}
 80012e2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	   stime.hour = default_nvitem.setting_time.hour;
 80012e6:	4b4e      	ldr	r3, [pc, #312]	; (8001420 <main+0x180>)
 80012e8:	f993 2004 	ldrsb.w	r2, [r3, #4]
 80012ec:	4b4d      	ldr	r3, [pc, #308]	; (8001424 <main+0x184>)
 80012ee:	701a      	strb	r2, [r3, #0]
	   stime.minute = default_nvitem.setting_time.minute;
 80012f0:	4b4b      	ldr	r3, [pc, #300]	; (8001420 <main+0x180>)
 80012f2:	f993 2005 	ldrsb.w	r2, [r3, #5]
 80012f6:	4b4b      	ldr	r3, [pc, #300]	; (8001424 <main+0x184>)
 80012f8:	705a      	strb	r2, [r3, #1]
	   stime.second = default_nvitem.setting_time.second;
 80012fa:	4b49      	ldr	r3, [pc, #292]	; (8001420 <main+0x180>)
 80012fc:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8001300:	4b48      	ldr	r3, [pc, #288]	; (8001424 <main+0x184>)
 8001302:	709a      	strb	r2, [r3, #2]
	   second_count = (stime.second) + (stime.minute*60) + (stime.hour * 60 * 60);
 8001304:	4b47      	ldr	r3, [pc, #284]	; (8001424 <main+0x184>)
 8001306:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800130a:	4619      	mov	r1, r3
 800130c:	4b45      	ldr	r3, [pc, #276]	; (8001424 <main+0x184>)
 800130e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001312:	461a      	mov	r2, r3
 8001314:	4613      	mov	r3, r2
 8001316:	011b      	lsls	r3, r3, #4
 8001318:	1a9b      	subs	r3, r3, r2
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	18ca      	adds	r2, r1, r3
 800131e:	4b41      	ldr	r3, [pc, #260]	; (8001424 <main+0x184>)
 8001320:	f993 3000 	ldrsb.w	r3, [r3]
 8001324:	4619      	mov	r1, r3
 8001326:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 800132a:	fb03 f301 	mul.w	r3, r3, r1
 800132e:	4413      	add	r3, r2
 8001330:	461a      	mov	r2, r3
 8001332:	4b3d      	ldr	r3, [pc, #244]	; (8001428 <main+0x188>)
 8001334:	601a      	str	r2, [r3, #0]
	   atime.hour = default_nvitem.alarm_time.hour;
 8001336:	4b3a      	ldr	r3, [pc, #232]	; (8001420 <main+0x180>)
 8001338:	f993 2007 	ldrsb.w	r2, [r3, #7]
 800133c:	4b3b      	ldr	r3, [pc, #236]	; (800142c <main+0x18c>)
 800133e:	701a      	strb	r2, [r3, #0]
	   atime.minute = default_nvitem.alarm_time.minute;
 8001340:	4b37      	ldr	r3, [pc, #220]	; (8001420 <main+0x180>)
 8001342:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8001346:	4b39      	ldr	r3, [pc, #228]	; (800142c <main+0x18c>)
 8001348:	705a      	strb	r2, [r3, #1]
	   atime.second = default_nvitem.alarm_time.second;
 800134a:	4b35      	ldr	r3, [pc, #212]	; (8001420 <main+0x180>)
 800134c:	f993 2009 	ldrsb.w	r2, [r3, #9]
 8001350:	4b36      	ldr	r3, [pc, #216]	; (800142c <main+0x18c>)
 8001352:	709a      	strb	r2, [r3, #2]
	   music_mode=default_nvitem.alarm_music_num;
 8001354:	4b32      	ldr	r3, [pc, #200]	; (8001420 <main+0x180>)
 8001356:	f993 300a 	ldrsb.w	r3, [r3, #10]
 800135a:	b2da      	uxtb	r2, r3
 800135c:	4b34      	ldr	r3, [pc, #208]	; (8001430 <main+0x190>)
 800135e:	701a      	strb	r2, [r3, #0]
 8001360:	e001      	b.n	8001366 <main+0xc6>
	  }
	  else
	  {
	    update_nvitems();
 8001362:	f7ff ff43 	bl	80011ec <update_nvitems>
  /* USER CODE BEGIN WHILE */
	while (1) {
		  //?ÔøΩÔøΩ??Î≤ÑÌäº Í∞íÏùΩÔø??????


		switch (clock_mode) {		//Î™®ÎìúÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ Î∂àÎü¨?ÔøΩÔøΩÔø??????
 8001366:	4b33      	ldr	r3, [pc, #204]	; (8001434 <main+0x194>)
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	b2db      	uxtb	r3, r3
 800136c:	2b01      	cmp	r3, #1
 800136e:	d006      	beq.n	800137e <main+0xde>
 8001370:	2b02      	cmp	r3, #2
 8001372:	d007      	beq.n	8001384 <main+0xe4>
 8001374:	2b00      	cmp	r3, #0
 8001376:	d108      	bne.n	800138a <main+0xea>
		case 0:
			normal_display();
 8001378:	f7ff fa5c 	bl	8000834 <normal_display>
			break;
 800137c:	e008      	b.n	8001390 <main+0xf0>

		case 1:
			time_setting();
 800137e:	f7ff fb4d 	bl	8000a1c <time_setting>
			break;
 8001382:	e005      	b.n	8001390 <main+0xf0>

		case 2:
			alarm_setting();
 8001384:	f7ff fcf4 	bl	8000d70 <alarm_setting>
			break;
 8001388:	e002      	b.n	8001390 <main+0xf0>

		default:
			music_select();
 800138a:	f7ff fe77 	bl	800107c <music_select>
			break;
 800138e:	bf00      	nop
		}


		HAL_ADC_Start(&hadc1);			//ADC ??ÔøΩÔøΩ?ÔøΩÔøΩ
 8001390:	4829      	ldr	r0, [pc, #164]	; (8001438 <main+0x198>)
 8001392:	f000 fe03 	bl	8001f9c <HAL_ADC_Start>
		HAL_ADC_PollForConversion(&hadc1, 10);	//ADC 10msÔßçÎçà?ÔøΩÔøΩ ËπÇÔøΩ???
 8001396:	210a      	movs	r1, #10
 8001398:	4827      	ldr	r0, [pc, #156]	; (8001438 <main+0x198>)
 800139a:	f000 fef8 	bl	800218e <HAL_ADC_PollForConversion>
		adc_value = HAL_ADC_GetValue(&hadc1);	//ADC Ôø?????????????
 800139e:	4826      	ldr	r0, [pc, #152]	; (8001438 <main+0x198>)
 80013a0:	f001 f8ba 	bl	8002518 <HAL_ADC_GetValue>
 80013a4:	4602      	mov	r2, r0
 80013a6:	4b25      	ldr	r3, [pc, #148]	; (800143c <main+0x19c>)
 80013a8:	601a      	str	r2, [r3, #0]
		HAL_ADC_Stop(&hadc1);	//ADC ?Ôø?????????
 80013aa:	4823      	ldr	r0, [pc, #140]	; (8001438 <main+0x198>)
 80013ac:	f000 febc 	bl	8002128 <HAL_ADC_Stop>
		/*memset(txBuffer, 0, sizeof(txBuffer));
		sprintf((char *)txBuffer, "ADC: %04d\r\n", adc_value);
		HAL_UART_Transmit_IT(&huart3, txBuffer, sizeof(txBuffer));*/


		if (time_interval) {		//???ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÎ≤åÏù¥ ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩ
 80013b0:	4b23      	ldr	r3, [pc, #140]	; (8001440 <main+0x1a0>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d0d6      	beq.n	8001366 <main+0xc6>
			/*memset(uart_buf2, 0, sizeof(uart_buf2));
			sprintf(uart_buf2, "%d %d %d\r\n", current_time, time_interval,
					adc_value);
			HAL_UART_Transmit_IT(&huart3, uart_buf2, sizeof(uart_buf2));*/
			if (time_interval <= 26000 && time_interval >= 2000) {		//whileÔø?????? Î∞îÎ°ú ?ÔøΩÔøΩ?ÔøΩÔøΩ ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? Í≥ÑÏÜç Í∑∏Í∞í?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ???ÔøΩÔøΩ ?ÔøΩÔøΩÎßêÎ™®?ÔøΩÔøΩÔø??????Í≤ΩÏù¥ Î∂àÔøΩ??ÔøΩÔøΩ
 80013b8:	4b21      	ldr	r3, [pc, #132]	; (8001440 <main+0x1a0>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f246 5290 	movw	r2, #26000	; 0x6590
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d808      	bhi.n	80013d6 <main+0x136>
 80013c4:	4b1e      	ldr	r3, [pc, #120]	; (8001440 <main+0x1a0>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80013cc:	d303      	bcc.n	80013d6 <main+0x136>
				clock_mode = 1;
 80013ce:	4b19      	ldr	r3, [pc, #100]	; (8001434 <main+0x194>)
 80013d0:	2201      	movs	r2, #1
 80013d2:	701a      	strb	r2, [r3, #0]
 80013d4:	e018      	b.n	8001408 <main+0x168>
			} else if (time_interval <= 1900 && time_interval >= 200) {
 80013d6:	4b1a      	ldr	r3, [pc, #104]	; (8001440 <main+0x1a0>)
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	f240 726c 	movw	r2, #1900	; 0x76c
 80013de:	4293      	cmp	r3, r2
 80013e0:	d807      	bhi.n	80013f2 <main+0x152>
 80013e2:	4b17      	ldr	r3, [pc, #92]	; (8001440 <main+0x1a0>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	2bc7      	cmp	r3, #199	; 0xc7
 80013e8:	d903      	bls.n	80013f2 <main+0x152>
				clock_mode = 2;
 80013ea:	4b12      	ldr	r3, [pc, #72]	; (8001434 <main+0x194>)
 80013ec:	2202      	movs	r2, #2
 80013ee:	701a      	strb	r2, [r3, #0]
 80013f0:	e00a      	b.n	8001408 <main+0x168>
			} else if (time_interval <= 190 && time_interval >= 1) {
 80013f2:	4b13      	ldr	r3, [pc, #76]	; (8001440 <main+0x1a0>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	2bbe      	cmp	r3, #190	; 0xbe
 80013f8:	d806      	bhi.n	8001408 <main+0x168>
 80013fa:	4b11      	ldr	r3, [pc, #68]	; (8001440 <main+0x1a0>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d002      	beq.n	8001408 <main+0x168>
				clock_mode = 3;
 8001402:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <main+0x194>)
 8001404:	2203      	movs	r2, #3
 8001406:	701a      	strb	r2, [r3, #0]
			}
			time_interval = 0;		//Í≥ÑÏÜç Ï∂úÎ†•?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? 0?ÔøΩÔøΩÔø?????? ÎßåÎì¨
 8001408:	4b0d      	ldr	r3, [pc, #52]	; (8001440 <main+0x1a0>)
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
		switch (clock_mode) {		//Î™®ÎìúÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ?ÔøΩÔøΩÔø?????? ?ÔøΩÔøΩ?ÔøΩÔøΩ Î∂àÎü¨?ÔøΩÔøΩÔø??????
 800140e:	e7aa      	b.n	8001366 <main+0xc6>
 8001410:	2000024b 	.word	0x2000024b
 8001414:	2000024c 	.word	0x2000024c
 8001418:	081e0000 	.word	0x081e0000
 800141c:	deadbeef 	.word	0xdeadbeef
 8001420:	20000004 	.word	0x20000004
 8001424:	2000028c 	.word	0x2000028c
 8001428:	200000d4 	.word	0x200000d4
 800142c:	20000290 	.word	0x20000290
 8001430:	200000cd 	.word	0x200000cd
 8001434:	200000cc 	.word	0x200000cc
 8001438:	200001cc 	.word	0x200001cc
 800143c:	200001c4 	.word	0x200001c4
 8001440:	2000019c 	.word	0x2000019c

08001444 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001444:	b580      	push	{r7, lr}
 8001446:	b0a0      	sub	sp, #128	; 0x80
 8001448:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800144a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800144e:	2230      	movs	r2, #48	; 0x30
 8001450:	2100      	movs	r1, #0
 8001452:	4618      	mov	r0, r3
 8001454:	f004 fd86 	bl	8005f64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001458:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800145c:	2200      	movs	r2, #0
 800145e:	601a      	str	r2, [r3, #0]
 8001460:	605a      	str	r2, [r3, #4]
 8001462:	609a      	str	r2, [r3, #8]
 8001464:	60da      	str	r2, [r3, #12]
 8001466:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001468:	f107 030c 	add.w	r3, r7, #12
 800146c:	2230      	movs	r2, #48	; 0x30
 800146e:	2100      	movs	r1, #0
 8001470:	4618      	mov	r0, r3
 8001472:	f004 fd77 	bl	8005f64 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001476:	2300      	movs	r3, #0
 8001478:	60bb      	str	r3, [r7, #8]
 800147a:	4b34      	ldr	r3, [pc, #208]	; (800154c <SystemClock_Config+0x108>)
 800147c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800147e:	4a33      	ldr	r2, [pc, #204]	; (800154c <SystemClock_Config+0x108>)
 8001480:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001484:	6413      	str	r3, [r2, #64]	; 0x40
 8001486:	4b31      	ldr	r3, [pc, #196]	; (800154c <SystemClock_Config+0x108>)
 8001488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800148a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800148e:	60bb      	str	r3, [r7, #8]
 8001490:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]
 8001496:	4b2e      	ldr	r3, [pc, #184]	; (8001550 <SystemClock_Config+0x10c>)
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4a2d      	ldr	r2, [pc, #180]	; (8001550 <SystemClock_Config+0x10c>)
 800149c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80014a0:	6013      	str	r3, [r2, #0]
 80014a2:	4b2b      	ldr	r3, [pc, #172]	; (8001550 <SystemClock_Config+0x10c>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80014aa:	607b      	str	r3, [r7, #4]
 80014ac:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 80014ae:	2306      	movs	r3, #6
 80014b0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80014b2:	2301      	movs	r3, #1
 80014b4:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014b6:	2301      	movs	r3, #1
 80014b8:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014ba:	2310      	movs	r3, #16
 80014bc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014be:	2302      	movs	r3, #2
 80014c0:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014c2:	2300      	movs	r3, #0
 80014c4:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80014c6:	2308      	movs	r3, #8
 80014c8:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 180;
 80014ca:	23b4      	movs	r3, #180	; 0xb4
 80014cc:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014ce:	2302      	movs	r3, #2
 80014d0:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80014d2:	2307      	movs	r3, #7
 80014d4:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014d6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80014da:	4618      	mov	r0, r3
 80014dc:	f002 fed2 	bl	8004284 <HAL_RCC_OscConfig>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80014e6:	f000 fa59 	bl	800199c <Error_Handler>
  }
  /** Activate the Over-Drive mode 
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80014ea:	f002 fe7b 	bl	80041e4 <HAL_PWREx_EnableOverDrive>
 80014ee:	4603      	mov	r3, r0
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 80014f4:	f000 fa52 	bl	800199c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014f8:	230f      	movs	r3, #15
 80014fa:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014fc:	2302      	movs	r3, #2
 80014fe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001500:	2300      	movs	r3, #0
 8001502:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001504:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001508:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800150a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800150e:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001510:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001514:	2105      	movs	r1, #5
 8001516:	4618      	mov	r0, r3
 8001518:	f003 f924 	bl	8004764 <HAL_RCC_ClockConfig>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <SystemClock_Config+0xe2>
  {
    Error_Handler();
 8001522:	f000 fa3b 	bl	800199c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001526:	2320      	movs	r3, #32
 8001528:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800152a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800152e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001530:	f107 030c 	add.w	r3, r7, #12
 8001534:	4618      	mov	r0, r3
 8001536:	f003 fb07 	bl	8004b48 <HAL_RCCEx_PeriphCLKConfig>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d001      	beq.n	8001544 <SystemClock_Config+0x100>
  {
    Error_Handler();
 8001540:	f000 fa2c 	bl	800199c <Error_Handler>
  }
}
 8001544:	bf00      	nop
 8001546:	3780      	adds	r7, #128	; 0x80
 8001548:	46bd      	mov	sp, r7
 800154a:	bd80      	pop	{r7, pc}
 800154c:	40023800 	.word	0x40023800
 8001550:	40007000 	.word	0x40007000

08001554 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800155a:	463b      	mov	r3, r7
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8001566:	4b21      	ldr	r3, [pc, #132]	; (80015ec <MX_ADC1_Init+0x98>)
 8001568:	4a21      	ldr	r2, [pc, #132]	; (80015f0 <MX_ADC1_Init+0x9c>)
 800156a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800156c:	4b1f      	ldr	r3, [pc, #124]	; (80015ec <MX_ADC1_Init+0x98>)
 800156e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001572:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001574:	4b1d      	ldr	r3, [pc, #116]	; (80015ec <MX_ADC1_Init+0x98>)
 8001576:	2200      	movs	r2, #0
 8001578:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800157a:	4b1c      	ldr	r3, [pc, #112]	; (80015ec <MX_ADC1_Init+0x98>)
 800157c:	2200      	movs	r2, #0
 800157e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001580:	4b1a      	ldr	r3, [pc, #104]	; (80015ec <MX_ADC1_Init+0x98>)
 8001582:	2200      	movs	r2, #0
 8001584:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001586:	4b19      	ldr	r3, [pc, #100]	; (80015ec <MX_ADC1_Init+0x98>)
 8001588:	2200      	movs	r2, #0
 800158a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800158e:	4b17      	ldr	r3, [pc, #92]	; (80015ec <MX_ADC1_Init+0x98>)
 8001590:	2200      	movs	r2, #0
 8001592:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001594:	4b15      	ldr	r3, [pc, #84]	; (80015ec <MX_ADC1_Init+0x98>)
 8001596:	4a17      	ldr	r2, [pc, #92]	; (80015f4 <MX_ADC1_Init+0xa0>)
 8001598:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800159a:	4b14      	ldr	r3, [pc, #80]	; (80015ec <MX_ADC1_Init+0x98>)
 800159c:	2200      	movs	r2, #0
 800159e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80015a0:	4b12      	ldr	r3, [pc, #72]	; (80015ec <MX_ADC1_Init+0x98>)
 80015a2:	2201      	movs	r2, #1
 80015a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80015a6:	4b11      	ldr	r3, [pc, #68]	; (80015ec <MX_ADC1_Init+0x98>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015ae:	4b0f      	ldr	r3, [pc, #60]	; (80015ec <MX_ADC1_Init+0x98>)
 80015b0:	2201      	movs	r2, #1
 80015b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80015b4:	480d      	ldr	r0, [pc, #52]	; (80015ec <MX_ADC1_Init+0x98>)
 80015b6:	f000 fcad 	bl	8001f14 <HAL_ADC_Init>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d001      	beq.n	80015c4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80015c0:	f000 f9ec 	bl	800199c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80015c4:	2303      	movs	r3, #3
 80015c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80015c8:	2301      	movs	r3, #1
 80015ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80015cc:	2300      	movs	r3, #0
 80015ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015d0:	463b      	mov	r3, r7
 80015d2:	4619      	mov	r1, r3
 80015d4:	4805      	ldr	r0, [pc, #20]	; (80015ec <MX_ADC1_Init+0x98>)
 80015d6:	f000 ffcb 	bl	8002570 <HAL_ADC_ConfigChannel>
 80015da:	4603      	mov	r3, r0
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d001      	beq.n	80015e4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80015e0:	f000 f9dc 	bl	800199c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015e4:	bf00      	nop
 80015e6:	3710      	adds	r7, #16
 80015e8:	46bd      	mov	sp, r7
 80015ea:	bd80      	pop	{r7, pc}
 80015ec:	200001cc 	.word	0x200001cc
 80015f0:	40012000 	.word	0x40012000
 80015f4:	0f000001 	.word	0x0f000001

080015f8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80015fc:	4b1b      	ldr	r3, [pc, #108]	; (800166c <MX_I2C1_Init+0x74>)
 80015fe:	4a1c      	ldr	r2, [pc, #112]	; (8001670 <MX_I2C1_Init+0x78>)
 8001600:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001602:	4b1a      	ldr	r3, [pc, #104]	; (800166c <MX_I2C1_Init+0x74>)
 8001604:	4a1b      	ldr	r2, [pc, #108]	; (8001674 <MX_I2C1_Init+0x7c>)
 8001606:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001608:	4b18      	ldr	r3, [pc, #96]	; (800166c <MX_I2C1_Init+0x74>)
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800160e:	4b17      	ldr	r3, [pc, #92]	; (800166c <MX_I2C1_Init+0x74>)
 8001610:	2200      	movs	r2, #0
 8001612:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001614:	4b15      	ldr	r3, [pc, #84]	; (800166c <MX_I2C1_Init+0x74>)
 8001616:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800161a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800161c:	4b13      	ldr	r3, [pc, #76]	; (800166c <MX_I2C1_Init+0x74>)
 800161e:	2200      	movs	r2, #0
 8001620:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001622:	4b12      	ldr	r3, [pc, #72]	; (800166c <MX_I2C1_Init+0x74>)
 8001624:	2200      	movs	r2, #0
 8001626:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001628:	4b10      	ldr	r3, [pc, #64]	; (800166c <MX_I2C1_Init+0x74>)
 800162a:	2200      	movs	r2, #0
 800162c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800162e:	4b0f      	ldr	r3, [pc, #60]	; (800166c <MX_I2C1_Init+0x74>)
 8001630:	2200      	movs	r2, #0
 8001632:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001634:	480d      	ldr	r0, [pc, #52]	; (800166c <MX_I2C1_Init+0x74>)
 8001636:	f001 ffed 	bl	8003614 <HAL_I2C_Init>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001640:	f000 f9ac 	bl	800199c <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001644:	2100      	movs	r1, #0
 8001646:	4809      	ldr	r0, [pc, #36]	; (800166c <MX_I2C1_Init+0x74>)
 8001648:	f002 fd51 	bl	80040ee <HAL_I2CEx_ConfigAnalogFilter>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001652:	f000 f9a3 	bl	800199c <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001656:	2100      	movs	r1, #0
 8001658:	4804      	ldr	r0, [pc, #16]	; (800166c <MX_I2C1_Init+0x74>)
 800165a:	f002 fd84 	bl	8004166 <HAL_I2CEx_ConfigDigitalFilter>
 800165e:	4603      	mov	r3, r0
 8001660:	2b00      	cmp	r3, #0
 8001662:	d001      	beq.n	8001668 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001664:	f000 f99a 	bl	800199c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001668:	bf00      	nop
 800166a:	bd80      	pop	{r7, pc}
 800166c:	20000124 	.word	0x20000124
 8001670:	40005400 	.word	0x40005400
 8001674:	000186a0 	.word	0x000186a0

08001678 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001678:	b580      	push	{r7, lr}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 800167c:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <MX_RTC_Init+0x44>)
 800167e:	4a10      	ldr	r2, [pc, #64]	; (80016c0 <MX_RTC_Init+0x48>)
 8001680:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001682:	4b0e      	ldr	r3, [pc, #56]	; (80016bc <MX_RTC_Init+0x44>)
 8001684:	2200      	movs	r2, #0
 8001686:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001688:	4b0c      	ldr	r3, [pc, #48]	; (80016bc <MX_RTC_Init+0x44>)
 800168a:	227f      	movs	r2, #127	; 0x7f
 800168c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 800168e:	4b0b      	ldr	r3, [pc, #44]	; (80016bc <MX_RTC_Init+0x44>)
 8001690:	22ff      	movs	r2, #255	; 0xff
 8001692:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001694:	4b09      	ldr	r3, [pc, #36]	; (80016bc <MX_RTC_Init+0x44>)
 8001696:	2200      	movs	r2, #0
 8001698:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800169a:	4b08      	ldr	r3, [pc, #32]	; (80016bc <MX_RTC_Init+0x44>)
 800169c:	2200      	movs	r2, #0
 800169e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80016a0:	4b06      	ldr	r3, [pc, #24]	; (80016bc <MX_RTC_Init+0x44>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80016a6:	4805      	ldr	r0, [pc, #20]	; (80016bc <MX_RTC_Init+0x44>)
 80016a8:	f003 fc0c 	bl	8004ec4 <HAL_RTC_Init>
 80016ac:	4603      	mov	r3, r0
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d001      	beq.n	80016b6 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 80016b2:	f000 f973 	bl	800199c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 80016b6:	bf00      	nop
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	2000021c 	.word	0x2000021c
 80016c0:	40002800 	.word	0x40002800

080016c4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016c8:	4b11      	ldr	r3, [pc, #68]	; (8001710 <MX_USART2_UART_Init+0x4c>)
 80016ca:	4a12      	ldr	r2, [pc, #72]	; (8001714 <MX_USART2_UART_Init+0x50>)
 80016cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016ce:	4b10      	ldr	r3, [pc, #64]	; (8001710 <MX_USART2_UART_Init+0x4c>)
 80016d0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016d6:	4b0e      	ldr	r3, [pc, #56]	; (8001710 <MX_USART2_UART_Init+0x4c>)
 80016d8:	2200      	movs	r2, #0
 80016da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016dc:	4b0c      	ldr	r3, [pc, #48]	; (8001710 <MX_USART2_UART_Init+0x4c>)
 80016de:	2200      	movs	r2, #0
 80016e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016e2:	4b0b      	ldr	r3, [pc, #44]	; (8001710 <MX_USART2_UART_Init+0x4c>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016e8:	4b09      	ldr	r3, [pc, #36]	; (8001710 <MX_USART2_UART_Init+0x4c>)
 80016ea:	220c      	movs	r2, #12
 80016ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016ee:	4b08      	ldr	r3, [pc, #32]	; (8001710 <MX_USART2_UART_Init+0x4c>)
 80016f0:	2200      	movs	r2, #0
 80016f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016f4:	4b06      	ldr	r3, [pc, #24]	; (8001710 <MX_USART2_UART_Init+0x4c>)
 80016f6:	2200      	movs	r2, #0
 80016f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016fa:	4805      	ldr	r0, [pc, #20]	; (8001710 <MX_USART2_UART_Init+0x4c>)
 80016fc:	f003 fcc7 	bl	800508e <HAL_UART_Init>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001706:	f000 f949 	bl	800199c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800170a:	bf00      	nop
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	2000024c 	.word	0x2000024c
 8001714:	40004400 	.word	0x40004400

08001718 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800171c:	4b11      	ldr	r3, [pc, #68]	; (8001764 <MX_USART3_UART_Init+0x4c>)
 800171e:	4a12      	ldr	r2, [pc, #72]	; (8001768 <MX_USART3_UART_Init+0x50>)
 8001720:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001722:	4b10      	ldr	r3, [pc, #64]	; (8001764 <MX_USART3_UART_Init+0x4c>)
 8001724:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001728:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800172a:	4b0e      	ldr	r3, [pc, #56]	; (8001764 <MX_USART3_UART_Init+0x4c>)
 800172c:	2200      	movs	r2, #0
 800172e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001730:	4b0c      	ldr	r3, [pc, #48]	; (8001764 <MX_USART3_UART_Init+0x4c>)
 8001732:	2200      	movs	r2, #0
 8001734:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001736:	4b0b      	ldr	r3, [pc, #44]	; (8001764 <MX_USART3_UART_Init+0x4c>)
 8001738:	2200      	movs	r2, #0
 800173a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800173c:	4b09      	ldr	r3, [pc, #36]	; (8001764 <MX_USART3_UART_Init+0x4c>)
 800173e:	220c      	movs	r2, #12
 8001740:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001742:	4b08      	ldr	r3, [pc, #32]	; (8001764 <MX_USART3_UART_Init+0x4c>)
 8001744:	2200      	movs	r2, #0
 8001746:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001748:	4b06      	ldr	r3, [pc, #24]	; (8001764 <MX_USART3_UART_Init+0x4c>)
 800174a:	2200      	movs	r2, #0
 800174c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800174e:	4805      	ldr	r0, [pc, #20]	; (8001764 <MX_USART3_UART_Init+0x4c>)
 8001750:	f003 fc9d 	bl	800508e <HAL_UART_Init>
 8001754:	4603      	mov	r3, r0
 8001756:	2b00      	cmp	r3, #0
 8001758:	d001      	beq.n	800175e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800175a:	f000 f91f 	bl	800199c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800175e:	bf00      	nop
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	200000e4 	.word	0x200000e4
 8001768:	40004800 	.word	0x40004800

0800176c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b08c      	sub	sp, #48	; 0x30
 8001770:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001772:	f107 031c 	add.w	r3, r7, #28
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
 800177a:	605a      	str	r2, [r3, #4]
 800177c:	609a      	str	r2, [r3, #8]
 800177e:	60da      	str	r2, [r3, #12]
 8001780:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001782:	2300      	movs	r3, #0
 8001784:	61bb      	str	r3, [r7, #24]
 8001786:	4b7f      	ldr	r3, [pc, #508]	; (8001984 <MX_GPIO_Init+0x218>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	4a7e      	ldr	r2, [pc, #504]	; (8001984 <MX_GPIO_Init+0x218>)
 800178c:	f043 0304 	orr.w	r3, r3, #4
 8001790:	6313      	str	r3, [r2, #48]	; 0x30
 8001792:	4b7c      	ldr	r3, [pc, #496]	; (8001984 <MX_GPIO_Init+0x218>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	f003 0304 	and.w	r3, r3, #4
 800179a:	61bb      	str	r3, [r7, #24]
 800179c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]
 80017a2:	4b78      	ldr	r3, [pc, #480]	; (8001984 <MX_GPIO_Init+0x218>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	4a77      	ldr	r2, [pc, #476]	; (8001984 <MX_GPIO_Init+0x218>)
 80017a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017ac:	6313      	str	r3, [r2, #48]	; 0x30
 80017ae:	4b75      	ldr	r3, [pc, #468]	; (8001984 <MX_GPIO_Init+0x218>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017b6:	617b      	str	r3, [r7, #20]
 80017b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	613b      	str	r3, [r7, #16]
 80017be:	4b71      	ldr	r3, [pc, #452]	; (8001984 <MX_GPIO_Init+0x218>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	4a70      	ldr	r2, [pc, #448]	; (8001984 <MX_GPIO_Init+0x218>)
 80017c4:	f043 0301 	orr.w	r3, r3, #1
 80017c8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ca:	4b6e      	ldr	r3, [pc, #440]	; (8001984 <MX_GPIO_Init+0x218>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	f003 0301 	and.w	r3, r3, #1
 80017d2:	613b      	str	r3, [r7, #16]
 80017d4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
 80017da:	4b6a      	ldr	r3, [pc, #424]	; (8001984 <MX_GPIO_Init+0x218>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	4a69      	ldr	r2, [pc, #420]	; (8001984 <MX_GPIO_Init+0x218>)
 80017e0:	f043 0302 	orr.w	r3, r3, #2
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
 80017e6:	4b67      	ldr	r3, [pc, #412]	; (8001984 <MX_GPIO_Init+0x218>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0302 	and.w	r3, r3, #2
 80017ee:	60fb      	str	r3, [r7, #12]
 80017f0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	60bb      	str	r3, [r7, #8]
 80017f6:	4b63      	ldr	r3, [pc, #396]	; (8001984 <MX_GPIO_Init+0x218>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	4a62      	ldr	r2, [pc, #392]	; (8001984 <MX_GPIO_Init+0x218>)
 80017fc:	f043 0308 	orr.w	r3, r3, #8
 8001800:	6313      	str	r3, [r2, #48]	; 0x30
 8001802:	4b60      	ldr	r3, [pc, #384]	; (8001984 <MX_GPIO_Init+0x218>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	f003 0308 	and.w	r3, r3, #8
 800180a:	60bb      	str	r3, [r7, #8]
 800180c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	607b      	str	r3, [r7, #4]
 8001812:	4b5c      	ldr	r3, [pc, #368]	; (8001984 <MX_GPIO_Init+0x218>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a5b      	ldr	r2, [pc, #364]	; (8001984 <MX_GPIO_Init+0x218>)
 8001818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b59      	ldr	r3, [pc, #356]	; (8001984 <MX_GPIO_Init+0x218>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001826:	607b      	str	r3, [r7, #4]
 8001828:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800182a:	2200      	movs	r2, #0
 800182c:	f244 0181 	movw	r1, #16513	; 0x4081
 8001830:	4855      	ldr	r0, [pc, #340]	; (8001988 <MX_GPIO_Init+0x21c>)
 8001832:	f001 febd 	bl	80035b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001836:	2200      	movs	r2, #0
 8001838:	2140      	movs	r1, #64	; 0x40
 800183a:	4854      	ldr	r0, [pc, #336]	; (800198c <MX_GPIO_Init+0x220>)
 800183c:	f001 feb8 	bl	80035b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001840:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001844:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001846:	4b52      	ldr	r3, [pc, #328]	; (8001990 <MX_GPIO_Init+0x224>)
 8001848:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184e:	f107 031c 	add.w	r3, r7, #28
 8001852:	4619      	mov	r1, r3
 8001854:	484f      	ldr	r0, [pc, #316]	; (8001994 <MX_GPIO_Init+0x228>)
 8001856:	f001 fd01 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800185a:	2332      	movs	r3, #50	; 0x32
 800185c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185e:	2302      	movs	r3, #2
 8001860:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001866:	2303      	movs	r3, #3
 8001868:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800186a:	230b      	movs	r3, #11
 800186c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800186e:	f107 031c 	add.w	r3, r7, #28
 8001872:	4619      	mov	r1, r3
 8001874:	4847      	ldr	r0, [pc, #284]	; (8001994 <MX_GPIO_Init+0x228>)
 8001876:	f001 fcf1 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800187a:	2386      	movs	r3, #134	; 0x86
 800187c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800187e:	2302      	movs	r3, #2
 8001880:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001882:	2300      	movs	r3, #0
 8001884:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001886:	2303      	movs	r3, #3
 8001888:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800188a:	230b      	movs	r3, #11
 800188c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800188e:	f107 031c 	add.w	r3, r7, #28
 8001892:	4619      	mov	r1, r3
 8001894:	4840      	ldr	r0, [pc, #256]	; (8001998 <MX_GPIO_Init+0x22c>)
 8001896:	f001 fce1 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800189a:	f244 0381 	movw	r3, #16513	; 0x4081
 800189e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018a0:	2301      	movs	r3, #1
 80018a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018a4:	2300      	movs	r3, #0
 80018a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a8:	2300      	movs	r3, #0
 80018aa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	f107 031c 	add.w	r3, r7, #28
 80018b0:	4619      	mov	r1, r3
 80018b2:	4835      	ldr	r0, [pc, #212]	; (8001988 <MX_GPIO_Init+0x21c>)
 80018b4:	f001 fcd2 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80018b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018bc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018be:	2302      	movs	r3, #2
 80018c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018c2:	2300      	movs	r3, #0
 80018c4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018c6:	2303      	movs	r3, #3
 80018c8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80018ca:	230b      	movs	r3, #11
 80018cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80018ce:	f107 031c 	add.w	r3, r7, #28
 80018d2:	4619      	mov	r1, r3
 80018d4:	482c      	ldr	r0, [pc, #176]	; (8001988 <MX_GPIO_Init+0x21c>)
 80018d6:	f001 fcc1 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80018da:	2340      	movs	r3, #64	; 0x40
 80018dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018de:	2301      	movs	r3, #1
 80018e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018e6:	2300      	movs	r3, #0
 80018e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80018ea:	f107 031c 	add.w	r3, r7, #28
 80018ee:	4619      	mov	r1, r3
 80018f0:	4826      	ldr	r0, [pc, #152]	; (800198c <MX_GPIO_Init+0x220>)
 80018f2:	f001 fcb3 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80018f6:	2380      	movs	r3, #128	; 0x80
 80018f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018fa:	2300      	movs	r3, #0
 80018fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001902:	f107 031c 	add.w	r3, r7, #28
 8001906:	4619      	mov	r1, r3
 8001908:	4820      	ldr	r0, [pc, #128]	; (800198c <MX_GPIO_Init+0x220>)
 800190a:	f001 fca7 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800190e:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001912:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001914:	2302      	movs	r3, #2
 8001916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191c:	2303      	movs	r3, #3
 800191e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001920:	230a      	movs	r3, #10
 8001922:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001924:	f107 031c 	add.w	r3, r7, #28
 8001928:	4619      	mov	r1, r3
 800192a:	481b      	ldr	r0, [pc, #108]	; (8001998 <MX_GPIO_Init+0x22c>)
 800192c:	f001 fc96 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8001930:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001934:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001936:	2300      	movs	r3, #0
 8001938:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800193e:	f107 031c 	add.w	r3, r7, #28
 8001942:	4619      	mov	r1, r3
 8001944:	4814      	ldr	r0, [pc, #80]	; (8001998 <MX_GPIO_Init+0x22c>)
 8001946:	f001 fc89 	bl	800325c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800194a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800194e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001950:	2302      	movs	r3, #2
 8001952:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001958:	2303      	movs	r3, #3
 800195a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800195c:	230b      	movs	r3, #11
 800195e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001960:	f107 031c 	add.w	r3, r7, #28
 8001964:	4619      	mov	r1, r3
 8001966:	4809      	ldr	r0, [pc, #36]	; (800198c <MX_GPIO_Init+0x220>)
 8001968:	f001 fc78 	bl	800325c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800196c:	2200      	movs	r2, #0
 800196e:	2100      	movs	r1, #0
 8001970:	2028      	movs	r0, #40	; 0x28
 8001972:	f001 f910 	bl	8002b96 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001976:	2028      	movs	r0, #40	; 0x28
 8001978:	f001 f929 	bl	8002bce <HAL_NVIC_EnableIRQ>

}
 800197c:	bf00      	nop
 800197e:	3730      	adds	r7, #48	; 0x30
 8001980:	46bd      	mov	sp, r7
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40023800 	.word	0x40023800
 8001988:	40020400 	.word	0x40020400
 800198c:	40021800 	.word	0x40021800
 8001990:	10110000 	.word	0x10110000
 8001994:	40020800 	.word	0x40020800
 8001998:	40020000 	.word	0x40020000

0800199c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80019a0:	bf00      	nop
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
	...

080019ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	4b10      	ldr	r3, [pc, #64]	; (80019f8 <HAL_MspInit+0x4c>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ba:	4a0f      	ldr	r2, [pc, #60]	; (80019f8 <HAL_MspInit+0x4c>)
 80019bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019c0:	6453      	str	r3, [r2, #68]	; 0x44
 80019c2:	4b0d      	ldr	r3, [pc, #52]	; (80019f8 <HAL_MspInit+0x4c>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019ca:	607b      	str	r3, [r7, #4]
 80019cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	603b      	str	r3, [r7, #0]
 80019d2:	4b09      	ldr	r3, [pc, #36]	; (80019f8 <HAL_MspInit+0x4c>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d6:	4a08      	ldr	r2, [pc, #32]	; (80019f8 <HAL_MspInit+0x4c>)
 80019d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019dc:	6413      	str	r3, [r2, #64]	; 0x40
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <HAL_MspInit+0x4c>)
 80019e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e6:	603b      	str	r3, [r7, #0]
 80019e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40023800 	.word	0x40023800

080019fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b08a      	sub	sp, #40	; 0x28
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a04:	f107 0314 	add.w	r3, r7, #20
 8001a08:	2200      	movs	r2, #0
 8001a0a:	601a      	str	r2, [r3, #0]
 8001a0c:	605a      	str	r2, [r3, #4]
 8001a0e:	609a      	str	r2, [r3, #8]
 8001a10:	60da      	str	r2, [r3, #12]
 8001a12:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a1b      	ldr	r2, [pc, #108]	; (8001a88 <HAL_ADC_MspInit+0x8c>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d12f      	bne.n	8001a7e <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]
 8001a22:	4b1a      	ldr	r3, [pc, #104]	; (8001a8c <HAL_ADC_MspInit+0x90>)
 8001a24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a26:	4a19      	ldr	r2, [pc, #100]	; (8001a8c <HAL_ADC_MspInit+0x90>)
 8001a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a2c:	6453      	str	r3, [r2, #68]	; 0x44
 8001a2e:	4b17      	ldr	r3, [pc, #92]	; (8001a8c <HAL_ADC_MspInit+0x90>)
 8001a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a36:	613b      	str	r3, [r7, #16]
 8001a38:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	60fb      	str	r3, [r7, #12]
 8001a3e:	4b13      	ldr	r3, [pc, #76]	; (8001a8c <HAL_ADC_MspInit+0x90>)
 8001a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a42:	4a12      	ldr	r2, [pc, #72]	; (8001a8c <HAL_ADC_MspInit+0x90>)
 8001a44:	f043 0301 	orr.w	r3, r3, #1
 8001a48:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4a:	4b10      	ldr	r3, [pc, #64]	; (8001a8c <HAL_ADC_MspInit+0x90>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	f003 0301 	and.w	r3, r3, #1
 8001a52:	60fb      	str	r3, [r7, #12]
 8001a54:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA3     ------> ADC1_IN3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001a56:	2308      	movs	r3, #8
 8001a58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a5a:	2303      	movs	r3, #3
 8001a5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a62:	f107 0314 	add.w	r3, r7, #20
 8001a66:	4619      	mov	r1, r3
 8001a68:	4809      	ldr	r0, [pc, #36]	; (8001a90 <HAL_ADC_MspInit+0x94>)
 8001a6a:	f001 fbf7 	bl	800325c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8001a6e:	2200      	movs	r2, #0
 8001a70:	2100      	movs	r1, #0
 8001a72:	2012      	movs	r0, #18
 8001a74:	f001 f88f 	bl	8002b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8001a78:	2012      	movs	r0, #18
 8001a7a:	f001 f8a8 	bl	8002bce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a7e:	bf00      	nop
 8001a80:	3728      	adds	r7, #40	; 0x28
 8001a82:	46bd      	mov	sp, r7
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	40012000 	.word	0x40012000
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	40020000 	.word	0x40020000

08001a94 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b08a      	sub	sp, #40	; 0x28
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a9c:	f107 0314 	add.w	r3, r7, #20
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a19      	ldr	r2, [pc, #100]	; (8001b18 <HAL_I2C_MspInit+0x84>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d12c      	bne.n	8001b10 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	613b      	str	r3, [r7, #16]
 8001aba:	4b18      	ldr	r3, [pc, #96]	; (8001b1c <HAL_I2C_MspInit+0x88>)
 8001abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001abe:	4a17      	ldr	r2, [pc, #92]	; (8001b1c <HAL_I2C_MspInit+0x88>)
 8001ac0:	f043 0302 	orr.w	r3, r3, #2
 8001ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ac6:	4b15      	ldr	r3, [pc, #84]	; (8001b1c <HAL_I2C_MspInit+0x88>)
 8001ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aca:	f003 0302 	and.w	r3, r3, #2
 8001ace:	613b      	str	r3, [r7, #16]
 8001ad0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ad2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ad8:	2312      	movs	r3, #18
 8001ada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001adc:	2301      	movs	r3, #1
 8001ade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ae4:	2304      	movs	r3, #4
 8001ae6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae8:	f107 0314 	add.w	r3, r7, #20
 8001aec:	4619      	mov	r1, r3
 8001aee:	480c      	ldr	r0, [pc, #48]	; (8001b20 <HAL_I2C_MspInit+0x8c>)
 8001af0:	f001 fbb4 	bl	800325c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001af4:	2300      	movs	r3, #0
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	4b08      	ldr	r3, [pc, #32]	; (8001b1c <HAL_I2C_MspInit+0x88>)
 8001afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afc:	4a07      	ldr	r2, [pc, #28]	; (8001b1c <HAL_I2C_MspInit+0x88>)
 8001afe:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b02:	6413      	str	r3, [r2, #64]	; 0x40
 8001b04:	4b05      	ldr	r3, [pc, #20]	; (8001b1c <HAL_I2C_MspInit+0x88>)
 8001b06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b08:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b0c:	60fb      	str	r3, [r7, #12]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b10:	bf00      	nop
 8001b12:	3728      	adds	r7, #40	; 0x28
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}
 8001b18:	40005400 	.word	0x40005400
 8001b1c:	40023800 	.word	0x40023800
 8001b20:	40020400 	.word	0x40020400

08001b24 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001b24:	b480      	push	{r7}
 8001b26:	b083      	sub	sp, #12
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4a05      	ldr	r2, [pc, #20]	; (8001b48 <HAL_RTC_MspInit+0x24>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d102      	bne.n	8001b3c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b36:	4b05      	ldr	r3, [pc, #20]	; (8001b4c <HAL_RTC_MspInit+0x28>)
 8001b38:	2201      	movs	r2, #1
 8001b3a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr
 8001b48:	40002800 	.word	0x40002800
 8001b4c:	42470e3c 	.word	0x42470e3c

08001b50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08c      	sub	sp, #48	; 0x30
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b58:	f107 031c 	add.w	r3, r7, #28
 8001b5c:	2200      	movs	r2, #0
 8001b5e:	601a      	str	r2, [r3, #0]
 8001b60:	605a      	str	r2, [r3, #4]
 8001b62:	609a      	str	r2, [r3, #8]
 8001b64:	60da      	str	r2, [r3, #12]
 8001b66:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a3a      	ldr	r2, [pc, #232]	; (8001c58 <HAL_UART_MspInit+0x108>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d134      	bne.n	8001bdc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b72:	2300      	movs	r3, #0
 8001b74:	61bb      	str	r3, [r7, #24]
 8001b76:	4b39      	ldr	r3, [pc, #228]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7a:	4a38      	ldr	r2, [pc, #224]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001b7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b80:	6413      	str	r3, [r2, #64]	; 0x40
 8001b82:	4b36      	ldr	r3, [pc, #216]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001b84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b8a:	61bb      	str	r3, [r7, #24]
 8001b8c:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	4b32      	ldr	r3, [pc, #200]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b96:	4a31      	ldr	r2, [pc, #196]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001b98:	f043 0308 	orr.w	r3, r3, #8
 8001b9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b9e:	4b2f      	ldr	r3, [pc, #188]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba2:	f003 0308 	and.w	r3, r3, #8
 8001ba6:	617b      	str	r3, [r7, #20]
 8001ba8:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration    
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001baa:	2360      	movs	r3, #96	; 0x60
 8001bac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bae:	2302      	movs	r3, #2
 8001bb0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001bba:	2307      	movs	r3, #7
 8001bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bbe:	f107 031c 	add.w	r3, r7, #28
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	4826      	ldr	r0, [pc, #152]	; (8001c60 <HAL_UART_MspInit+0x110>)
 8001bc6:	f001 fb49 	bl	800325c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001bca:	2200      	movs	r2, #0
 8001bcc:	2100      	movs	r1, #0
 8001bce:	2026      	movs	r0, #38	; 0x26
 8001bd0:	f000 ffe1 	bl	8002b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001bd4:	2026      	movs	r0, #38	; 0x26
 8001bd6:	f000 fffa 	bl	8002bce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001bda:	e039      	b.n	8001c50 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART3)
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	4a20      	ldr	r2, [pc, #128]	; (8001c64 <HAL_UART_MspInit+0x114>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d134      	bne.n	8001c50 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	613b      	str	r3, [r7, #16]
 8001bea:	4b1c      	ldr	r3, [pc, #112]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bee:	4a1b      	ldr	r2, [pc, #108]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001bf0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8001bf6:	4b19      	ldr	r3, [pc, #100]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bfa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bfe:	613b      	str	r3, [r7, #16]
 8001c00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	4b15      	ldr	r3, [pc, #84]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c0a:	4a14      	ldr	r2, [pc, #80]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001c0c:	f043 0308 	orr.w	r3, r3, #8
 8001c10:	6313      	str	r3, [r2, #48]	; 0x30
 8001c12:	4b12      	ldr	r3, [pc, #72]	; (8001c5c <HAL_UART_MspInit+0x10c>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	60fb      	str	r3, [r7, #12]
 8001c1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001c1e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c24:	2302      	movs	r3, #2
 8001c26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c28:	2300      	movs	r3, #0
 8001c2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c30:	2307      	movs	r3, #7
 8001c32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c34:	f107 031c 	add.w	r3, r7, #28
 8001c38:	4619      	mov	r1, r3
 8001c3a:	4809      	ldr	r0, [pc, #36]	; (8001c60 <HAL_UART_MspInit+0x110>)
 8001c3c:	f001 fb0e 	bl	800325c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001c40:	2200      	movs	r2, #0
 8001c42:	2100      	movs	r1, #0
 8001c44:	2027      	movs	r0, #39	; 0x27
 8001c46:	f000 ffa6 	bl	8002b96 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001c4a:	2027      	movs	r0, #39	; 0x27
 8001c4c:	f000 ffbf 	bl	8002bce <HAL_NVIC_EnableIRQ>
}
 8001c50:	bf00      	nop
 8001c52:	3730      	adds	r7, #48	; 0x30
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	40004400 	.word	0x40004400
 8001c5c:	40023800 	.word	0x40023800
 8001c60:	40020c00 	.word	0x40020c00
 8001c64:	40004800 	.word	0x40004800

08001c68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c74:	4770      	bx	lr

08001c76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c76:	b480      	push	{r7}
 8001c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c7a:	e7fe      	b.n	8001c7a <HardFault_Handler+0x4>

08001c7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c80:	e7fe      	b.n	8001c80 <MemManage_Handler+0x4>

08001c82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c82:	b480      	push	{r7}
 8001c84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c86:	e7fe      	b.n	8001c86 <BusFault_Handler+0x4>

08001c88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c8c:	e7fe      	b.n	8001c8c <UsageFault_Handler+0x4>

08001c8e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c8e:	b480      	push	{r7}
 8001c90:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c92:	bf00      	nop
 8001c94:	46bd      	mov	sp, r7
 8001c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9a:	4770      	bx	lr

08001c9c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca0:	bf00      	nop
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr

08001caa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001caa:	b480      	push	{r7}
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr

08001cb8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cbc:	f000 f8e8 	bl	8001e90 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8001cc0:	f000 ff9f 	bl	8002c02 <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001ccc:	4802      	ldr	r0, [pc, #8]	; (8001cd8 <ADC_IRQHandler+0x10>)
 8001cce:	f000 fae2 	bl	8002296 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	200001cc 	.word	0x200001cc

08001cdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <USART2_IRQHandler+0x10>)
 8001ce2:	f003 fb0f 	bl	8005304 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	2000024c 	.word	0x2000024c

08001cf0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001cf4:	4802      	ldr	r0, [pc, #8]	; (8001d00 <USART3_IRQHandler+0x10>)
 8001cf6:	f003 fb05 	bl	8005304 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200000e4 	.word	0x200000e4

08001d04 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001d08:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001d0c:	f001 fc6a 	bl	80035e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d10:	bf00      	nop
 8001d12:	bd80      	pop	{r7, pc}

08001d14 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b084      	sub	sp, #16
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001d1c:	4b11      	ldr	r3, [pc, #68]	; (8001d64 <_sbrk+0x50>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d102      	bne.n	8001d2a <_sbrk+0x16>
		heap_end = &end;
 8001d24:	4b0f      	ldr	r3, [pc, #60]	; (8001d64 <_sbrk+0x50>)
 8001d26:	4a10      	ldr	r2, [pc, #64]	; (8001d68 <_sbrk+0x54>)
 8001d28:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001d2a:	4b0e      	ldr	r3, [pc, #56]	; (8001d64 <_sbrk+0x50>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001d30:	4b0c      	ldr	r3, [pc, #48]	; (8001d64 <_sbrk+0x50>)
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4413      	add	r3, r2
 8001d38:	466a      	mov	r2, sp
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d907      	bls.n	8001d4e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001d3e:	f004 f8e7 	bl	8005f10 <__errno>
 8001d42:	4602      	mov	r2, r0
 8001d44:	230c      	movs	r3, #12
 8001d46:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001d48:	f04f 33ff 	mov.w	r3, #4294967295
 8001d4c:	e006      	b.n	8001d5c <_sbrk+0x48>
	}

	heap_end += incr;
 8001d4e:	4b05      	ldr	r3, [pc, #20]	; (8001d64 <_sbrk+0x50>)
 8001d50:	681a      	ldr	r2, [r3, #0]
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4413      	add	r3, r2
 8001d56:	4a03      	ldr	r2, [pc, #12]	; (8001d64 <_sbrk+0x50>)
 8001d58:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001d5a:	68fb      	ldr	r3, [r7, #12]
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	3710      	adds	r7, #16
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	200000d8 	.word	0x200000d8
 8001d68:	200002c0 	.word	0x200002c0

08001d6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d70:	4b08      	ldr	r3, [pc, #32]	; (8001d94 <SystemInit+0x28>)
 8001d72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d76:	4a07      	ldr	r2, [pc, #28]	; (8001d94 <SystemInit+0x28>)
 8001d78:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d7c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d80:	4b04      	ldr	r3, [pc, #16]	; (8001d94 <SystemInit+0x28>)
 8001d82:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d86:	609a      	str	r2, [r3, #8]
#endif
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000ed00 	.word	0xe000ed00

08001d98 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001d98:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dd0 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001d9c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001d9e:	e003      	b.n	8001da8 <LoopCopyDataInit>

08001da0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001da0:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001da2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001da4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001da6:	3104      	adds	r1, #4

08001da8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001da8:	480b      	ldr	r0, [pc, #44]	; (8001dd8 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001daa:	4b0c      	ldr	r3, [pc, #48]	; (8001ddc <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001dac:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001dae:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001db0:	d3f6      	bcc.n	8001da0 <CopyDataInit>
  ldr  r2, =_sbss
 8001db2:	4a0b      	ldr	r2, [pc, #44]	; (8001de0 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001db4:	e002      	b.n	8001dbc <LoopFillZerobss>

08001db6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001db6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001db8:	f842 3b04 	str.w	r3, [r2], #4

08001dbc <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001dbc:	4b09      	ldr	r3, [pc, #36]	; (8001de4 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001dbe:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001dc0:	d3f9      	bcc.n	8001db6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001dc2:	f7ff ffd3 	bl	8001d6c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001dc6:	f004 f8a9 	bl	8005f1c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001dca:	f7ff fa69 	bl	80012a0 <main>
  bx  lr    
 8001dce:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001dd0:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001dd4:	08006930 	.word	0x08006930
  ldr  r0, =_sdata
 8001dd8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001ddc:	20000080 	.word	0x20000080
  ldr  r2, =_sbss
 8001de0:	20000080 	.word	0x20000080
  ldr  r3, = _ebss
 8001de4:	200002bc 	.word	0x200002bc

08001de8 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001de8:	e7fe      	b.n	8001de8 <CAN1_RX0_IRQHandler>
	...

08001dec <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001df0:	4b0e      	ldr	r3, [pc, #56]	; (8001e2c <HAL_Init+0x40>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a0d      	ldr	r2, [pc, #52]	; (8001e2c <HAL_Init+0x40>)
 8001df6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dfa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dfc:	4b0b      	ldr	r3, [pc, #44]	; (8001e2c <HAL_Init+0x40>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a0a      	ldr	r2, [pc, #40]	; (8001e2c <HAL_Init+0x40>)
 8001e02:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e06:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e08:	4b08      	ldr	r3, [pc, #32]	; (8001e2c <HAL_Init+0x40>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a07      	ldr	r2, [pc, #28]	; (8001e2c <HAL_Init+0x40>)
 8001e0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e12:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e14:	2003      	movs	r0, #3
 8001e16:	f000 feb3 	bl	8002b80 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e1a:	2000      	movs	r0, #0
 8001e1c:	f000 f808 	bl	8001e30 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e20:	f7ff fdc4 	bl	80019ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	bd80      	pop	{r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	40023c00 	.word	0x40023c00

08001e30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e38:	4b12      	ldr	r3, [pc, #72]	; (8001e84 <HAL_InitTick+0x54>)
 8001e3a:	681a      	ldr	r2, [r3, #0]
 8001e3c:	4b12      	ldr	r3, [pc, #72]	; (8001e88 <HAL_InitTick+0x58>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	4619      	mov	r1, r3
 8001e42:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e46:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e4e:	4618      	mov	r0, r3
 8001e50:	f000 fecb 	bl	8002bea <HAL_SYSTICK_Config>
 8001e54:	4603      	mov	r3, r0
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d001      	beq.n	8001e5e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e00e      	b.n	8001e7c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	2b0f      	cmp	r3, #15
 8001e62:	d80a      	bhi.n	8001e7a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e64:	2200      	movs	r2, #0
 8001e66:	6879      	ldr	r1, [r7, #4]
 8001e68:	f04f 30ff 	mov.w	r0, #4294967295
 8001e6c:	f000 fe93 	bl	8002b96 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e70:	4a06      	ldr	r2, [pc, #24]	; (8001e8c <HAL_InitTick+0x5c>)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e76:	2300      	movs	r3, #0
 8001e78:	e000      	b.n	8001e7c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e7a:	2301      	movs	r3, #1
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20000010 	.word	0x20000010
 8001e88:	20000018 	.word	0x20000018
 8001e8c:	20000014 	.word	0x20000014

08001e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e94:	4b06      	ldr	r3, [pc, #24]	; (8001eb0 <HAL_IncTick+0x20>)
 8001e96:	781b      	ldrb	r3, [r3, #0]
 8001e98:	461a      	mov	r2, r3
 8001e9a:	4b06      	ldr	r3, [pc, #24]	; (8001eb4 <HAL_IncTick+0x24>)
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	4413      	add	r3, r2
 8001ea0:	4a04      	ldr	r2, [pc, #16]	; (8001eb4 <HAL_IncTick+0x24>)
 8001ea2:	6013      	str	r3, [r2, #0]
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	20000018 	.word	0x20000018
 8001eb4:	20000294 	.word	0x20000294

08001eb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eb8:	b480      	push	{r7}
 8001eba:	af00      	add	r7, sp, #0
  return uwTick;
 8001ebc:	4b03      	ldr	r3, [pc, #12]	; (8001ecc <HAL_GetTick+0x14>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec8:	4770      	bx	lr
 8001eca:	bf00      	nop
 8001ecc:	20000294 	.word	0x20000294

08001ed0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b084      	sub	sp, #16
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ed8:	f7ff ffee 	bl	8001eb8 <HAL_GetTick>
 8001edc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee8:	d005      	beq.n	8001ef6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001eea:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <HAL_Delay+0x40>)
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	461a      	mov	r2, r3
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	4413      	add	r3, r2
 8001ef4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ef6:	bf00      	nop
 8001ef8:	f7ff ffde 	bl	8001eb8 <HAL_GetTick>
 8001efc:	4602      	mov	r2, r0
 8001efe:	68bb      	ldr	r3, [r7, #8]
 8001f00:	1ad3      	subs	r3, r2, r3
 8001f02:	68fa      	ldr	r2, [r7, #12]
 8001f04:	429a      	cmp	r2, r3
 8001f06:	d8f7      	bhi.n	8001ef8 <HAL_Delay+0x28>
  {
  }
}
 8001f08:	bf00      	nop
 8001f0a:	3710      	adds	r7, #16
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	20000018 	.word	0x20000018

08001f14 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b084      	sub	sp, #16
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d101      	bne.n	8001f2a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	e033      	b.n	8001f92 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d109      	bne.n	8001f46 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f32:	6878      	ldr	r0, [r7, #4]
 8001f34:	f7ff fd62 	bl	80019fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	2200      	movs	r2, #0
 8001f42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	f003 0310 	and.w	r3, r3, #16
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d118      	bne.n	8001f84 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f56:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001f5a:	f023 0302 	bic.w	r3, r3, #2
 8001f5e:	f043 0202 	orr.w	r2, r3, #2
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001f66:	6878      	ldr	r0, [r7, #4]
 8001f68:	f000 fc34 	bl	80027d4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2200      	movs	r2, #0
 8001f70:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f76:	f023 0303 	bic.w	r3, r3, #3
 8001f7a:	f043 0201 	orr.w	r2, r3, #1
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	641a      	str	r2, [r3, #64]	; 0x40
 8001f82:	e001      	b.n	8001f88 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001f90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f92:	4618      	mov	r0, r3
 8001f94:	3710      	adds	r7, #16
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bd80      	pop	{r7, pc}
	...

08001f9c <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	b085      	sub	sp, #20
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d101      	bne.n	8001fb6 <HAL_ADC_Start+0x1a>
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	e0a5      	b.n	8002102 <HAL_ADC_Start+0x166>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2201      	movs	r2, #1
 8001fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 0301 	and.w	r3, r3, #1
 8001fc8:	2b01      	cmp	r3, #1
 8001fca:	d018      	beq.n	8001ffe <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	681b      	ldr	r3, [r3, #0]
 8001fd0:	689a      	ldr	r2, [r3, #8]
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f042 0201 	orr.w	r2, r2, #1
 8001fda:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001fdc:	4b4c      	ldr	r3, [pc, #304]	; (8002110 <HAL_ADC_Start+0x174>)
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	4a4c      	ldr	r2, [pc, #304]	; (8002114 <HAL_ADC_Start+0x178>)
 8001fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe6:	0c9a      	lsrs	r2, r3, #18
 8001fe8:	4613      	mov	r3, r2
 8001fea:	005b      	lsls	r3, r3, #1
 8001fec:	4413      	add	r3, r2
 8001fee:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001ff0:	e002      	b.n	8001ff8 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	3b01      	subs	r3, #1
 8001ff6:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f9      	bne.n	8001ff2 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	689b      	ldr	r3, [r3, #8]
 8002004:	f003 0301 	and.w	r3, r3, #1
 8002008:	2b01      	cmp	r3, #1
 800200a:	d179      	bne.n	8002100 <HAL_ADC_Start+0x164>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002010:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002014:	f023 0301 	bic.w	r3, r3, #1
 8002018:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800202a:	2b00      	cmp	r3, #0
 800202c:	d007      	beq.n	800203e <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002032:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002036:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002042:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002046:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800204a:	d106      	bne.n	800205a <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002050:	f023 0206 	bic.w	r2, r3, #6
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	645a      	str	r2, [r3, #68]	; 0x44
 8002058:	e002      	b.n	8002060 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2200      	movs	r2, #0
 8002064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002068:	4b2b      	ldr	r3, [pc, #172]	; (8002118 <HAL_ADC_Start+0x17c>)
 800206a:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002074:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	685b      	ldr	r3, [r3, #4]
 800207a:	f003 031f 	and.w	r3, r3, #31
 800207e:	2b00      	cmp	r3, #0
 8002080:	d12a      	bne.n	80020d8 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a25      	ldr	r2, [pc, #148]	; (800211c <HAL_ADC_Start+0x180>)
 8002088:	4293      	cmp	r3, r2
 800208a:	d015      	beq.n	80020b8 <HAL_ADC_Start+0x11c>
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4a23      	ldr	r2, [pc, #140]	; (8002120 <HAL_ADC_Start+0x184>)
 8002092:	4293      	cmp	r3, r2
 8002094:	d105      	bne.n	80020a2 <HAL_ADC_Start+0x106>
 8002096:	4b20      	ldr	r3, [pc, #128]	; (8002118 <HAL_ADC_Start+0x17c>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f003 031f 	and.w	r3, r3, #31
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d00a      	beq.n	80020b8 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	4a1f      	ldr	r2, [pc, #124]	; (8002124 <HAL_ADC_Start+0x188>)
 80020a8:	4293      	cmp	r3, r2
 80020aa:	d129      	bne.n	8002100 <HAL_ADC_Start+0x164>
 80020ac:	4b1a      	ldr	r3, [pc, #104]	; (8002118 <HAL_ADC_Start+0x17c>)
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f003 031f 	and.w	r3, r3, #31
 80020b4:	2b0f      	cmp	r3, #15
 80020b6:	d823      	bhi.n	8002100 <HAL_ADC_Start+0x164>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d11c      	bne.n	8002100 <HAL_ADC_Start+0x164>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	689a      	ldr	r2, [r3, #8]
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	e013      	b.n	8002100 <HAL_ADC_Start+0x164>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a0f      	ldr	r2, [pc, #60]	; (800211c <HAL_ADC_Start+0x180>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d10e      	bne.n	8002100 <HAL_ADC_Start+0x164>
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d107      	bne.n	8002100 <HAL_ADC_Start+0x164>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	689a      	ldr	r2, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80020fe:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3714      	adds	r7, #20
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
 800210e:	bf00      	nop
 8002110:	20000010 	.word	0x20000010
 8002114:	431bde83 	.word	0x431bde83
 8002118:	40012300 	.word	0x40012300
 800211c:	40012000 	.word	0x40012000
 8002120:	40012100 	.word	0x40012100
 8002124:	40012200 	.word	0x40012200

08002128 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002128:	b480      	push	{r7}
 800212a:	b083      	sub	sp, #12
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002136:	2b01      	cmp	r3, #1
 8002138:	d101      	bne.n	800213e <HAL_ADC_Stop+0x16>
 800213a:	2302      	movs	r3, #2
 800213c:	e021      	b.n	8002182 <HAL_ADC_Stop+0x5a>
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2201      	movs	r2, #1
 8002142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	689a      	ldr	r2, [r3, #8]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f022 0201 	bic.w	r2, r2, #1
 8002154:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b00      	cmp	r3, #0
 8002162:	d109      	bne.n	8002178 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002168:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800216c:	f023 0301 	bic.w	r3, r3, #1
 8002170:	f043 0201 	orr.w	r2, r3, #1
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	2200      	movs	r2, #0
 800217c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002180:	2300      	movs	r3, #0
}
 8002182:	4618      	mov	r0, r3
 8002184:	370c      	adds	r7, #12
 8002186:	46bd      	mov	sp, r7
 8002188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218c:	4770      	bx	lr

0800218e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b084      	sub	sp, #16
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
 8002196:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002198:	2300      	movs	r3, #0
 800219a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689b      	ldr	r3, [r3, #8]
 80021a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80021aa:	d113      	bne.n	80021d4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	689b      	ldr	r3, [r3, #8]
 80021b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80021b6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021ba:	d10b      	bne.n	80021d4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021c0:	f043 0220 	orr.w	r2, r3, #32
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	e05c      	b.n	800228e <HAL_ADC_PollForConversion+0x100>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80021d4:	f7ff fe70 	bl	8001eb8 <HAL_GetTick>
 80021d8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80021da:	e01a      	b.n	8002212 <HAL_ADC_PollForConversion+0x84>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021e2:	d016      	beq.n	8002212 <HAL_ADC_PollForConversion+0x84>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d007      	beq.n	80021fa <HAL_ADC_PollForConversion+0x6c>
 80021ea:	f7ff fe65 	bl	8001eb8 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d20b      	bcs.n	8002212 <HAL_ADC_PollForConversion+0x84>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021fe:	f043 0204 	orr.w	r2, r3, #4
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	641a      	str	r2, [r3, #64]	; 0x40
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	2200      	movs	r2, #0
 800220a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 800220e:	2303      	movs	r3, #3
 8002210:	e03d      	b.n	800228e <HAL_ADC_PollForConversion+0x100>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f003 0302 	and.w	r3, r3, #2
 800221c:	2b02      	cmp	r3, #2
 800221e:	d1dd      	bne.n	80021dc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f06f 0212 	mvn.w	r2, #18
 8002228:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800222e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d123      	bne.n	800228c <HAL_ADC_PollForConversion+0xfe>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002248:	2b00      	cmp	r3, #0
 800224a:	d11f      	bne.n	800228c <HAL_ADC_PollForConversion+0xfe>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002252:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002256:	2b00      	cmp	r3, #0
 8002258:	d006      	beq.n	8002268 <HAL_ADC_PollForConversion+0xda>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002264:	2b00      	cmp	r3, #0
 8002266:	d111      	bne.n	800228c <HAL_ADC_PollForConversion+0xfe>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002278:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d105      	bne.n	800228c <HAL_ADC_PollForConversion+0xfe>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002284:	f043 0201 	orr.w	r2, r3, #1
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800228c:	2300      	movs	r3, #0
}
 800228e:	4618      	mov	r0, r3
 8002290:	3710      	adds	r7, #16
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}

08002296 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8002296:	b580      	push	{r7, lr}
 8002298:	b084      	sub	sp, #16
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800229e:	2300      	movs	r3, #0
 80022a0:	60fb      	str	r3, [r7, #12]
 80022a2:	2300      	movs	r3, #0
 80022a4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0302 	and.w	r3, r3, #2
 80022b0:	2b02      	cmp	r3, #2
 80022b2:	bf0c      	ite	eq
 80022b4:	2301      	moveq	r3, #1
 80022b6:	2300      	movne	r3, #0
 80022b8:	b2db      	uxtb	r3, r3
 80022ba:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f003 0320 	and.w	r3, r3, #32
 80022c6:	2b20      	cmp	r3, #32
 80022c8:	bf0c      	ite	eq
 80022ca:	2301      	moveq	r3, #1
 80022cc:	2300      	movne	r3, #0
 80022ce:	b2db      	uxtb	r3, r3
 80022d0:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d049      	beq.n	800236c <HAL_ADC_IRQHandler+0xd6>
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d046      	beq.n	800236c <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e2:	f003 0310 	and.w	r3, r3, #16
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d105      	bne.n	80022f6 <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	689b      	ldr	r3, [r3, #8]
 80022fc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002300:	2b00      	cmp	r3, #0
 8002302:	d12b      	bne.n	800235c <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002308:	2b00      	cmp	r3, #0
 800230a:	d127      	bne.n	800235c <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002312:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002316:	2b00      	cmp	r3, #0
 8002318:	d006      	beq.n	8002328 <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8002324:	2b00      	cmp	r3, #0
 8002326:	d119      	bne.n	800235c <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	685a      	ldr	r2, [r3, #4]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0220 	bic.w	r2, r2, #32
 8002336:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800233c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002348:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800234c:	2b00      	cmp	r3, #0
 800234e:	d105      	bne.n	800235c <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002354:	f043 0201 	orr.w	r2, r3, #1
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800235c:	6878      	ldr	r0, [r7, #4]
 800235e:	f000 f8e8 	bl	8002532 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f06f 0212 	mvn.w	r2, #18
 800236a:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0304 	and.w	r3, r3, #4
 8002376:	2b04      	cmp	r3, #4
 8002378:	bf0c      	ite	eq
 800237a:	2301      	moveq	r3, #1
 800237c:	2300      	movne	r3, #0
 800237e:	b2db      	uxtb	r3, r3
 8002380:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800238c:	2b80      	cmp	r3, #128	; 0x80
 800238e:	bf0c      	ite	eq
 8002390:	2301      	moveq	r3, #1
 8002392:	2300      	movne	r3, #0
 8002394:	b2db      	uxtb	r3, r3
 8002396:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d057      	beq.n	800244e <HAL_ADC_IRQHandler+0x1b8>
 800239e:	68bb      	ldr	r3, [r7, #8]
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d054      	beq.n	800244e <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a8:	f003 0310 	and.w	r3, r3, #16
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d105      	bne.n	80023bc <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b4:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d139      	bne.n	800243e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023d0:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d006      	beq.n	80023e6 <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	689b      	ldr	r3, [r3, #8]
 80023de:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d12b      	bne.n	800243e <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d124      	bne.n	800243e <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689b      	ldr	r3, [r3, #8]
 80023fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d11d      	bne.n	800243e <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002406:	2b00      	cmp	r3, #0
 8002408:	d119      	bne.n	800243e <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	685a      	ldr	r2, [r3, #4]
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002418:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800242e:	2b00      	cmp	r3, #0
 8002430:	d105      	bne.n	800243e <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002436:	f043 0201 	orr.w	r2, r3, #1
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f000 fac4 	bl	80029cc <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	f06f 020c 	mvn.w	r2, #12
 800244c:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0301 	and.w	r3, r3, #1
 8002458:	2b01      	cmp	r3, #1
 800245a:	bf0c      	ite	eq
 800245c:	2301      	moveq	r3, #1
 800245e:	2300      	movne	r3, #0
 8002460:	b2db      	uxtb	r3, r3
 8002462:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800246e:	2b40      	cmp	r3, #64	; 0x40
 8002470:	bf0c      	ite	eq
 8002472:	2301      	moveq	r3, #1
 8002474:	2300      	movne	r3, #0
 8002476:	b2db      	uxtb	r3, r3
 8002478:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d017      	beq.n	80024b0 <HAL_ADC_IRQHandler+0x21a>
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d014      	beq.n	80024b0 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f003 0301 	and.w	r3, r3, #1
 8002490:	2b01      	cmp	r3, #1
 8002492:	d10d      	bne.n	80024b0 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002498:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80024a0:	6878      	ldr	r0, [r7, #4]
 80024a2:	f000 f850 	bl	8002546 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f06f 0201 	mvn.w	r2, #1
 80024ae:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0320 	and.w	r3, r3, #32
 80024ba:	2b20      	cmp	r3, #32
 80024bc:	bf0c      	ite	eq
 80024be:	2301      	moveq	r3, #1
 80024c0:	2300      	movne	r3, #0
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80024d0:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80024d4:	bf0c      	ite	eq
 80024d6:	2301      	moveq	r3, #1
 80024d8:	2300      	movne	r3, #0
 80024da:	b2db      	uxtb	r3, r3
 80024dc:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d015      	beq.n	8002510 <HAL_ADC_IRQHandler+0x27a>
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d012      	beq.n	8002510 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ee:	f043 0202 	orr.w	r2, r3, #2
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	f06f 0220 	mvn.w	r2, #32
 80024fe:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002500:	6878      	ldr	r0, [r7, #4]
 8002502:	f000 f82a 	bl	800255a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f06f 0220 	mvn.w	r2, #32
 800250e:	601a      	str	r2, [r3, #0]
  }
}
 8002510:	bf00      	nop
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}

08002518 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002526:	4618      	mov	r0, r3
 8002528:	370c      	adds	r7, #12
 800252a:	46bd      	mov	sp, r7
 800252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002530:	4770      	bx	lr

08002532 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002532:	b480      	push	{r7}
 8002534:	b083      	sub	sp, #12
 8002536:	af00      	add	r7, sp, #0
 8002538:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 800253a:	bf00      	nop
 800253c:	370c      	adds	r7, #12
 800253e:	46bd      	mov	sp, r7
 8002540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002544:	4770      	bx	lr

08002546 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002546:	b480      	push	{r7}
 8002548:	b083      	sub	sp, #12
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr

0800255a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800255a:	b480      	push	{r7}
 800255c:	b083      	sub	sp, #12
 800255e:	af00      	add	r7, sp, #0
 8002560:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
	...

08002570 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
 8002578:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800257a:	2300      	movs	r3, #0
 800257c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002584:	2b01      	cmp	r3, #1
 8002586:	d101      	bne.n	800258c <HAL_ADC_ConfigChannel+0x1c>
 8002588:	2302      	movs	r3, #2
 800258a:	e113      	b.n	80027b4 <HAL_ADC_ConfigChannel+0x244>
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	2b09      	cmp	r3, #9
 800259a:	d925      	bls.n	80025e8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	68d9      	ldr	r1, [r3, #12]
 80025a2:	683b      	ldr	r3, [r7, #0]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	b29b      	uxth	r3, r3
 80025a8:	461a      	mov	r2, r3
 80025aa:	4613      	mov	r3, r2
 80025ac:	005b      	lsls	r3, r3, #1
 80025ae:	4413      	add	r3, r2
 80025b0:	3b1e      	subs	r3, #30
 80025b2:	2207      	movs	r2, #7
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	43da      	mvns	r2, r3
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	400a      	ands	r2, r1
 80025c0:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	68d9      	ldr	r1, [r3, #12]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	689a      	ldr	r2, [r3, #8]
 80025cc:	683b      	ldr	r3, [r7, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	4618      	mov	r0, r3
 80025d4:	4603      	mov	r3, r0
 80025d6:	005b      	lsls	r3, r3, #1
 80025d8:	4403      	add	r3, r0
 80025da:	3b1e      	subs	r3, #30
 80025dc:	409a      	lsls	r2, r3
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	430a      	orrs	r2, r1
 80025e4:	60da      	str	r2, [r3, #12]
 80025e6:	e022      	b.n	800262e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6919      	ldr	r1, [r3, #16]
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	461a      	mov	r2, r3
 80025f6:	4613      	mov	r3, r2
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	4413      	add	r3, r2
 80025fc:	2207      	movs	r2, #7
 80025fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002602:	43da      	mvns	r2, r3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	400a      	ands	r2, r1
 800260a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6919      	ldr	r1, [r3, #16]
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	689a      	ldr	r2, [r3, #8]
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	b29b      	uxth	r3, r3
 800261c:	4618      	mov	r0, r3
 800261e:	4603      	mov	r3, r0
 8002620:	005b      	lsls	r3, r3, #1
 8002622:	4403      	add	r3, r0
 8002624:	409a      	lsls	r2, r3
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	430a      	orrs	r2, r1
 800262c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	2b06      	cmp	r3, #6
 8002634:	d824      	bhi.n	8002680 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800263c:	683b      	ldr	r3, [r7, #0]
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	4613      	mov	r3, r2
 8002642:	009b      	lsls	r3, r3, #2
 8002644:	4413      	add	r3, r2
 8002646:	3b05      	subs	r3, #5
 8002648:	221f      	movs	r2, #31
 800264a:	fa02 f303 	lsl.w	r3, r2, r3
 800264e:	43da      	mvns	r2, r3
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	400a      	ands	r2, r1
 8002656:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	b29b      	uxth	r3, r3
 8002664:	4618      	mov	r0, r3
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	685a      	ldr	r2, [r3, #4]
 800266a:	4613      	mov	r3, r2
 800266c:	009b      	lsls	r3, r3, #2
 800266e:	4413      	add	r3, r2
 8002670:	3b05      	subs	r3, #5
 8002672:	fa00 f203 	lsl.w	r2, r0, r3
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	635a      	str	r2, [r3, #52]	; 0x34
 800267e:	e04c      	b.n	800271a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	685b      	ldr	r3, [r3, #4]
 8002684:	2b0c      	cmp	r3, #12
 8002686:	d824      	bhi.n	80026d2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685a      	ldr	r2, [r3, #4]
 8002692:	4613      	mov	r3, r2
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4413      	add	r3, r2
 8002698:	3b23      	subs	r3, #35	; 0x23
 800269a:	221f      	movs	r2, #31
 800269c:	fa02 f303 	lsl.w	r3, r2, r3
 80026a0:	43da      	mvns	r2, r3
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	400a      	ands	r2, r1
 80026a8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	4618      	mov	r0, r3
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	009b      	lsls	r3, r3, #2
 80026c0:	4413      	add	r3, r2
 80026c2:	3b23      	subs	r3, #35	; 0x23
 80026c4:	fa00 f203 	lsl.w	r2, r0, r3
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	430a      	orrs	r2, r1
 80026ce:	631a      	str	r2, [r3, #48]	; 0x30
 80026d0:	e023      	b.n	800271a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	4613      	mov	r3, r2
 80026de:	009b      	lsls	r3, r3, #2
 80026e0:	4413      	add	r3, r2
 80026e2:	3b41      	subs	r3, #65	; 0x41
 80026e4:	221f      	movs	r2, #31
 80026e6:	fa02 f303 	lsl.w	r3, r2, r3
 80026ea:	43da      	mvns	r2, r3
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	400a      	ands	r2, r1
 80026f2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	b29b      	uxth	r3, r3
 8002700:	4618      	mov	r0, r3
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	685a      	ldr	r2, [r3, #4]
 8002706:	4613      	mov	r3, r2
 8002708:	009b      	lsls	r3, r3, #2
 800270a:	4413      	add	r3, r2
 800270c:	3b41      	subs	r3, #65	; 0x41
 800270e:	fa00 f203 	lsl.w	r2, r0, r3
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800271a:	4b29      	ldr	r3, [pc, #164]	; (80027c0 <HAL_ADC_ConfigChannel+0x250>)
 800271c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	4a28      	ldr	r2, [pc, #160]	; (80027c4 <HAL_ADC_ConfigChannel+0x254>)
 8002724:	4293      	cmp	r3, r2
 8002726:	d10f      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x1d8>
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	2b12      	cmp	r3, #18
 800272e:	d10b      	bne.n	8002748 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a1d      	ldr	r2, [pc, #116]	; (80027c4 <HAL_ADC_ConfigChannel+0x254>)
 800274e:	4293      	cmp	r3, r2
 8002750:	d12b      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x23a>
 8002752:	683b      	ldr	r3, [r7, #0]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4a1c      	ldr	r2, [pc, #112]	; (80027c8 <HAL_ADC_ConfigChannel+0x258>)
 8002758:	4293      	cmp	r3, r2
 800275a:	d003      	beq.n	8002764 <HAL_ADC_ConfigChannel+0x1f4>
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	2b11      	cmp	r3, #17
 8002762:	d122      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	4a11      	ldr	r2, [pc, #68]	; (80027c8 <HAL_ADC_ConfigChannel+0x258>)
 8002782:	4293      	cmp	r3, r2
 8002784:	d111      	bne.n	80027aa <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002786:	4b11      	ldr	r3, [pc, #68]	; (80027cc <HAL_ADC_ConfigChannel+0x25c>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a11      	ldr	r2, [pc, #68]	; (80027d0 <HAL_ADC_ConfigChannel+0x260>)
 800278c:	fba2 2303 	umull	r2, r3, r2, r3
 8002790:	0c9a      	lsrs	r2, r3, #18
 8002792:	4613      	mov	r3, r2
 8002794:	009b      	lsls	r3, r3, #2
 8002796:	4413      	add	r3, r2
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800279c:	e002      	b.n	80027a4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800279e:	68bb      	ldr	r3, [r7, #8]
 80027a0:	3b01      	subs	r3, #1
 80027a2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d1f9      	bne.n	800279e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3714      	adds	r7, #20
 80027b8:	46bd      	mov	sp, r7
 80027ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027be:	4770      	bx	lr
 80027c0:	40012300 	.word	0x40012300
 80027c4:	40012000 	.word	0x40012000
 80027c8:	10000012 	.word	0x10000012
 80027cc:	20000010 	.word	0x20000010
 80027d0:	431bde83 	.word	0x431bde83

080027d4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027d4:	b480      	push	{r7}
 80027d6:	b085      	sub	sp, #20
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80027dc:	4b79      	ldr	r3, [pc, #484]	; (80029c4 <ADC_Init+0x1f0>)
 80027de:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	431a      	orrs	r2, r3
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	685a      	ldr	r2, [r3, #4]
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002808:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	6859      	ldr	r1, [r3, #4]
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	691b      	ldr	r3, [r3, #16]
 8002814:	021a      	lsls	r2, r3, #8
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	430a      	orrs	r2, r1
 800281c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	685a      	ldr	r2, [r3, #4]
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800282c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	6859      	ldr	r1, [r3, #4]
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	689a      	ldr	r2, [r3, #8]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	430a      	orrs	r2, r1
 800283e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	689a      	ldr	r2, [r3, #8]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800284e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6899      	ldr	r1, [r3, #8]
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	68da      	ldr	r2, [r3, #12]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	430a      	orrs	r2, r1
 8002860:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002866:	4a58      	ldr	r2, [pc, #352]	; (80029c8 <ADC_Init+0x1f4>)
 8002868:	4293      	cmp	r3, r2
 800286a:	d022      	beq.n	80028b2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800287a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	6899      	ldr	r1, [r3, #8]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	430a      	orrs	r2, r1
 800288c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	689a      	ldr	r2, [r3, #8]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800289c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	6899      	ldr	r1, [r3, #8]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	e00f      	b.n	80028d2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	689a      	ldr	r2, [r3, #8]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80028c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689a      	ldr	r2, [r3, #8]
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80028d0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	689a      	ldr	r2, [r3, #8]
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0202 	bic.w	r2, r2, #2
 80028e0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	6899      	ldr	r1, [r3, #8]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	7e1b      	ldrb	r3, [r3, #24]
 80028ec:	005a      	lsls	r2, r3, #1
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	430a      	orrs	r2, r1
 80028f4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d01b      	beq.n	8002938 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800290e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	685a      	ldr	r2, [r3, #4]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800291e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	6859      	ldr	r1, [r3, #4]
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800292a:	3b01      	subs	r3, #1
 800292c:	035a      	lsls	r2, r3, #13
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	430a      	orrs	r2, r1
 8002934:	605a      	str	r2, [r3, #4]
 8002936:	e007      	b.n	8002948 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002946:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002956:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	69db      	ldr	r3, [r3, #28]
 8002962:	3b01      	subs	r3, #1
 8002964:	051a      	lsls	r2, r3, #20
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	430a      	orrs	r2, r1
 800296c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800297c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6899      	ldr	r1, [r3, #8]
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800298a:	025a      	lsls	r2, r3, #9
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	430a      	orrs	r2, r1
 8002992:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	689a      	ldr	r2, [r3, #8]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029a2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6899      	ldr	r1, [r3, #8]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	695b      	ldr	r3, [r3, #20]
 80029ae:	029a      	lsls	r2, r3, #10
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	430a      	orrs	r2, r1
 80029b6:	609a      	str	r2, [r3, #8]
}
 80029b8:	bf00      	nop
 80029ba:	3714      	adds	r7, #20
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr
 80029c4:	40012300 	.word	0x40012300
 80029c8:	0f000001 	.word	0x0f000001

080029cc <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80029d4:	bf00      	nop
 80029d6:	370c      	adds	r7, #12
 80029d8:	46bd      	mov	sp, r7
 80029da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029de:	4770      	bx	lr

080029e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f0:	4b0c      	ldr	r3, [pc, #48]	; (8002a24 <__NVIC_SetPriorityGrouping+0x44>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029fc:	4013      	ands	r3, r2
 80029fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a08:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a0c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a12:	4a04      	ldr	r2, [pc, #16]	; (8002a24 <__NVIC_SetPriorityGrouping+0x44>)
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	60d3      	str	r3, [r2, #12]
}
 8002a18:	bf00      	nop
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	e000ed00 	.word	0xe000ed00

08002a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a2c:	4b04      	ldr	r3, [pc, #16]	; (8002a40 <__NVIC_GetPriorityGrouping+0x18>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	0a1b      	lsrs	r3, r3, #8
 8002a32:	f003 0307 	and.w	r3, r3, #7
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	e000ed00 	.word	0xe000ed00

08002a44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	db0b      	blt.n	8002a6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a56:	79fb      	ldrb	r3, [r7, #7]
 8002a58:	f003 021f 	and.w	r2, r3, #31
 8002a5c:	4907      	ldr	r1, [pc, #28]	; (8002a7c <__NVIC_EnableIRQ+0x38>)
 8002a5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a62:	095b      	lsrs	r3, r3, #5
 8002a64:	2001      	movs	r0, #1
 8002a66:	fa00 f202 	lsl.w	r2, r0, r2
 8002a6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a6e:	bf00      	nop
 8002a70:	370c      	adds	r7, #12
 8002a72:	46bd      	mov	sp, r7
 8002a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop
 8002a7c:	e000e100 	.word	0xe000e100

08002a80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	6039      	str	r1, [r7, #0]
 8002a8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	db0a      	blt.n	8002aaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	b2da      	uxtb	r2, r3
 8002a98:	490c      	ldr	r1, [pc, #48]	; (8002acc <__NVIC_SetPriority+0x4c>)
 8002a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a9e:	0112      	lsls	r2, r2, #4
 8002aa0:	b2d2      	uxtb	r2, r2
 8002aa2:	440b      	add	r3, r1
 8002aa4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002aa8:	e00a      	b.n	8002ac0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	b2da      	uxtb	r2, r3
 8002aae:	4908      	ldr	r1, [pc, #32]	; (8002ad0 <__NVIC_SetPriority+0x50>)
 8002ab0:	79fb      	ldrb	r3, [r7, #7]
 8002ab2:	f003 030f 	and.w	r3, r3, #15
 8002ab6:	3b04      	subs	r3, #4
 8002ab8:	0112      	lsls	r2, r2, #4
 8002aba:	b2d2      	uxtb	r2, r2
 8002abc:	440b      	add	r3, r1
 8002abe:	761a      	strb	r2, [r3, #24]
}
 8002ac0:	bf00      	nop
 8002ac2:	370c      	adds	r7, #12
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aca:	4770      	bx	lr
 8002acc:	e000e100 	.word	0xe000e100
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	b089      	sub	sp, #36	; 0x24
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ae8:	69fb      	ldr	r3, [r7, #28]
 8002aea:	f1c3 0307 	rsb	r3, r3, #7
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	bf28      	it	cs
 8002af2:	2304      	movcs	r3, #4
 8002af4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002af6:	69fb      	ldr	r3, [r7, #28]
 8002af8:	3304      	adds	r3, #4
 8002afa:	2b06      	cmp	r3, #6
 8002afc:	d902      	bls.n	8002b04 <NVIC_EncodePriority+0x30>
 8002afe:	69fb      	ldr	r3, [r7, #28]
 8002b00:	3b03      	subs	r3, #3
 8002b02:	e000      	b.n	8002b06 <NVIC_EncodePriority+0x32>
 8002b04:	2300      	movs	r3, #0
 8002b06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b08:	f04f 32ff 	mov.w	r2, #4294967295
 8002b0c:	69bb      	ldr	r3, [r7, #24]
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	43da      	mvns	r2, r3
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	401a      	ands	r2, r3
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b1c:	f04f 31ff 	mov.w	r1, #4294967295
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	fa01 f303 	lsl.w	r3, r1, r3
 8002b26:	43d9      	mvns	r1, r3
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b2c:	4313      	orrs	r3, r2
         );
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3724      	adds	r7, #36	; 0x24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
	...

08002b3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b082      	sub	sp, #8
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3b01      	subs	r3, #1
 8002b48:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b4c:	d301      	bcc.n	8002b52 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e00f      	b.n	8002b72 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b52:	4a0a      	ldr	r2, [pc, #40]	; (8002b7c <SysTick_Config+0x40>)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	3b01      	subs	r3, #1
 8002b58:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b5a:	210f      	movs	r1, #15
 8002b5c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b60:	f7ff ff8e 	bl	8002a80 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b64:	4b05      	ldr	r3, [pc, #20]	; (8002b7c <SysTick_Config+0x40>)
 8002b66:	2200      	movs	r2, #0
 8002b68:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b6a:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <SysTick_Config+0x40>)
 8002b6c:	2207      	movs	r2, #7
 8002b6e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3708      	adds	r7, #8
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	e000e010 	.word	0xe000e010

08002b80 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b082      	sub	sp, #8
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f7ff ff29 	bl	80029e0 <__NVIC_SetPriorityGrouping>
}
 8002b8e:	bf00      	nop
 8002b90:	3708      	adds	r7, #8
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b086      	sub	sp, #24
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	4603      	mov	r3, r0
 8002b9e:	60b9      	str	r1, [r7, #8]
 8002ba0:	607a      	str	r2, [r7, #4]
 8002ba2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ba8:	f7ff ff3e 	bl	8002a28 <__NVIC_GetPriorityGrouping>
 8002bac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	68b9      	ldr	r1, [r7, #8]
 8002bb2:	6978      	ldr	r0, [r7, #20]
 8002bb4:	f7ff ff8e 	bl	8002ad4 <NVIC_EncodePriority>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002bbe:	4611      	mov	r1, r2
 8002bc0:	4618      	mov	r0, r3
 8002bc2:	f7ff ff5d 	bl	8002a80 <__NVIC_SetPriority>
}
 8002bc6:	bf00      	nop
 8002bc8:	3718      	adds	r7, #24
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bd80      	pop	{r7, pc}

08002bce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bce:	b580      	push	{r7, lr}
 8002bd0:	b082      	sub	sp, #8
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bdc:	4618      	mov	r0, r3
 8002bde:	f7ff ff31 	bl	8002a44 <__NVIC_EnableIRQ>
}
 8002be2:	bf00      	nop
 8002be4:	3708      	adds	r7, #8
 8002be6:	46bd      	mov	sp, r7
 8002be8:	bd80      	pop	{r7, pc}

08002bea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bea:	b580      	push	{r7, lr}
 8002bec:	b082      	sub	sp, #8
 8002bee:	af00      	add	r7, sp, #0
 8002bf0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7ff ffa2 	bl	8002b3c <SysTick_Config>
 8002bf8:	4603      	mov	r3, r0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3708      	adds	r7, #8
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}

08002c02 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002c02:	b580      	push	{r7, lr}
 8002c04:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8002c06:	f7fd fdf1 	bl	80007ec <HAL_SYSTICK_Callback>
}
 8002c0a:	bf00      	nop
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b083      	sub	sp, #12
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	2b02      	cmp	r3, #2
 8002c20:	d004      	beq.n	8002c2c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	2280      	movs	r2, #128	; 0x80
 8002c26:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002c28:	2301      	movs	r3, #1
 8002c2a:	e00c      	b.n	8002c46 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2205      	movs	r2, #5
 8002c30:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f022 0201 	bic.w	r2, r2, #1
 8002c42:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002c44:	2300      	movs	r3, #0
}
 8002c46:	4618      	mov	r0, r3
 8002c48:	370c      	adds	r7, #12
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c50:	4770      	bx	lr
	...

08002c54 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b086      	sub	sp, #24
 8002c58:	af00      	add	r7, sp, #0
 8002c5a:	60f8      	str	r0, [r7, #12]
 8002c5c:	60b9      	str	r1, [r7, #8]
 8002c5e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002c66:	4b23      	ldr	r3, [pc, #140]	; (8002cf4 <HAL_FLASH_Program+0xa0>)
 8002c68:	7e1b      	ldrb	r3, [r3, #24]
 8002c6a:	2b01      	cmp	r3, #1
 8002c6c:	d101      	bne.n	8002c72 <HAL_FLASH_Program+0x1e>
 8002c6e:	2302      	movs	r3, #2
 8002c70:	e03b      	b.n	8002cea <HAL_FLASH_Program+0x96>
 8002c72:	4b20      	ldr	r3, [pc, #128]	; (8002cf4 <HAL_FLASH_Program+0xa0>)
 8002c74:	2201      	movs	r2, #1
 8002c76:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002c78:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002c7c:	f000 f870 	bl	8002d60 <FLASH_WaitForLastOperation>
 8002c80:	4603      	mov	r3, r0
 8002c82:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8002c84:	7dfb      	ldrb	r3, [r7, #23]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d12b      	bne.n	8002ce2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d105      	bne.n	8002c9c <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8002c90:	783b      	ldrb	r3, [r7, #0]
 8002c92:	4619      	mov	r1, r3
 8002c94:	68b8      	ldr	r0, [r7, #8]
 8002c96:	f000 f919 	bl	8002ecc <FLASH_Program_Byte>
 8002c9a:	e016      	b.n	8002cca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d105      	bne.n	8002cae <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8002ca2:	883b      	ldrh	r3, [r7, #0]
 8002ca4:	4619      	mov	r1, r3
 8002ca6:	68b8      	ldr	r0, [r7, #8]
 8002ca8:	f000 f8ec 	bl	8002e84 <FLASH_Program_HalfWord>
 8002cac:	e00d      	b.n	8002cca <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2b02      	cmp	r3, #2
 8002cb2:	d105      	bne.n	8002cc0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8002cb4:	683b      	ldr	r3, [r7, #0]
 8002cb6:	4619      	mov	r1, r3
 8002cb8:	68b8      	ldr	r0, [r7, #8]
 8002cba:	f000 f8c1 	bl	8002e40 <FLASH_Program_Word>
 8002cbe:	e004      	b.n	8002cca <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8002cc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002cc4:	68b8      	ldr	r0, [r7, #8]
 8002cc6:	f000 f88b 	bl	8002de0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8002cca:	f24c 3050 	movw	r0, #50000	; 0xc350
 8002cce:	f000 f847 	bl	8002d60 <FLASH_WaitForLastOperation>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8002cd6:	4b08      	ldr	r3, [pc, #32]	; (8002cf8 <HAL_FLASH_Program+0xa4>)
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	4a07      	ldr	r2, [pc, #28]	; (8002cf8 <HAL_FLASH_Program+0xa4>)
 8002cdc:	f023 0301 	bic.w	r3, r3, #1
 8002ce0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002ce2:	4b04      	ldr	r3, [pc, #16]	; (8002cf4 <HAL_FLASH_Program+0xa0>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8002ce8:	7dfb      	ldrb	r3, [r7, #23]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000298 	.word	0x20000298
 8002cf8:	40023c00 	.word	0x40023c00

08002cfc <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	b083      	sub	sp, #12
 8002d00:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8002d02:	2300      	movs	r3, #0
 8002d04:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002d06:	4b0b      	ldr	r3, [pc, #44]	; (8002d34 <HAL_FLASH_Unlock+0x38>)
 8002d08:	691b      	ldr	r3, [r3, #16]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	da0b      	bge.n	8002d26 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002d0e:	4b09      	ldr	r3, [pc, #36]	; (8002d34 <HAL_FLASH_Unlock+0x38>)
 8002d10:	4a09      	ldr	r2, [pc, #36]	; (8002d38 <HAL_FLASH_Unlock+0x3c>)
 8002d12:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002d14:	4b07      	ldr	r3, [pc, #28]	; (8002d34 <HAL_FLASH_Unlock+0x38>)
 8002d16:	4a09      	ldr	r2, [pc, #36]	; (8002d3c <HAL_FLASH_Unlock+0x40>)
 8002d18:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8002d1a:	4b06      	ldr	r3, [pc, #24]	; (8002d34 <HAL_FLASH_Unlock+0x38>)
 8002d1c:	691b      	ldr	r3, [r3, #16]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	da01      	bge.n	8002d26 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8002d26:	79fb      	ldrb	r3, [r7, #7]
}
 8002d28:	4618      	mov	r0, r3
 8002d2a:	370c      	adds	r7, #12
 8002d2c:	46bd      	mov	sp, r7
 8002d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d32:	4770      	bx	lr
 8002d34:	40023c00 	.word	0x40023c00
 8002d38:	45670123 	.word	0x45670123
 8002d3c:	cdef89ab 	.word	0xcdef89ab

08002d40 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002d40:	b480      	push	{r7}
 8002d42:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8002d44:	4b05      	ldr	r3, [pc, #20]	; (8002d5c <HAL_FLASH_Lock+0x1c>)
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	4a04      	ldr	r2, [pc, #16]	; (8002d5c <HAL_FLASH_Lock+0x1c>)
 8002d4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002d4e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	46bd      	mov	sp, r7
 8002d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5a:	4770      	bx	lr
 8002d5c:	40023c00 	.word	0x40023c00

08002d60 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8002d60:	b580      	push	{r7, lr}
 8002d62:	b084      	sub	sp, #16
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002d6c:	4b1a      	ldr	r3, [pc, #104]	; (8002dd8 <FLASH_WaitForLastOperation+0x78>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8002d72:	f7ff f8a1 	bl	8001eb8 <HAL_GetTick>
 8002d76:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002d78:	e010      	b.n	8002d9c <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d80:	d00c      	beq.n	8002d9c <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d007      	beq.n	8002d98 <FLASH_WaitForLastOperation+0x38>
 8002d88:	f7ff f896 	bl	8001eb8 <HAL_GetTick>
 8002d8c:	4602      	mov	r2, r0
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	1ad3      	subs	r3, r2, r3
 8002d92:	687a      	ldr	r2, [r7, #4]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d201      	bcs.n	8002d9c <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8002d98:	2303      	movs	r3, #3
 8002d9a:	e019      	b.n	8002dd0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8002d9c:	4b0f      	ldr	r3, [pc, #60]	; (8002ddc <FLASH_WaitForLastOperation+0x7c>)
 8002d9e:	68db      	ldr	r3, [r3, #12]
 8002da0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1e8      	bne.n	8002d7a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8002da8:	4b0c      	ldr	r3, [pc, #48]	; (8002ddc <FLASH_WaitForLastOperation+0x7c>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	f003 0301 	and.w	r3, r3, #1
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d002      	beq.n	8002dba <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8002db4:	4b09      	ldr	r3, [pc, #36]	; (8002ddc <FLASH_WaitForLastOperation+0x7c>)
 8002db6:	2201      	movs	r2, #1
 8002db8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8002dba:	4b08      	ldr	r3, [pc, #32]	; (8002ddc <FLASH_WaitForLastOperation+0x7c>)
 8002dbc:	68db      	ldr	r3, [r3, #12]
 8002dbe:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d003      	beq.n	8002dce <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8002dc6:	f000 f8a3 	bl	8002f10 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e000      	b.n	8002dd0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
  
}  
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	3710      	adds	r7, #16
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	20000298 	.word	0x20000298
 8002ddc:	40023c00 	.word	0x40023c00

08002de0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8002de0:	b490      	push	{r4, r7}
 8002de2:	b084      	sub	sp, #16
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	60f8      	str	r0, [r7, #12]
 8002de8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002dec:	4b13      	ldr	r3, [pc, #76]	; (8002e3c <FLASH_Program_DoubleWord+0x5c>)
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	4a12      	ldr	r2, [pc, #72]	; (8002e3c <FLASH_Program_DoubleWord+0x5c>)
 8002df2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002df6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8002df8:	4b10      	ldr	r3, [pc, #64]	; (8002e3c <FLASH_Program_DoubleWord+0x5c>)
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	4a0f      	ldr	r2, [pc, #60]	; (8002e3c <FLASH_Program_DoubleWord+0x5c>)
 8002dfe:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002e02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002e04:	4b0d      	ldr	r3, [pc, #52]	; (8002e3c <FLASH_Program_DoubleWord+0x5c>)
 8002e06:	691b      	ldr	r3, [r3, #16]
 8002e08:	4a0c      	ldr	r2, [pc, #48]	; (8002e3c <FLASH_Program_DoubleWord+0x5c>)
 8002e0a:	f043 0301 	orr.w	r3, r3, #1
 8002e0e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	683a      	ldr	r2, [r7, #0]
 8002e14:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8002e16:	f3bf 8f6f 	isb	sy
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8002e1a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8002e1e:	f04f 0300 	mov.w	r3, #0
 8002e22:	f04f 0400 	mov.w	r4, #0
 8002e26:	0013      	movs	r3, r2
 8002e28:	2400      	movs	r4, #0
 8002e2a:	68fa      	ldr	r2, [r7, #12]
 8002e2c:	3204      	adds	r2, #4
 8002e2e:	6013      	str	r3, [r2, #0]
}
 8002e30:	bf00      	nop
 8002e32:	3710      	adds	r7, #16
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bc90      	pop	{r4, r7}
 8002e38:	4770      	bx	lr
 8002e3a:	bf00      	nop
 8002e3c:	40023c00 	.word	0x40023c00

08002e40 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	6078      	str	r0, [r7, #4]
 8002e48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002e4a:	4b0d      	ldr	r3, [pc, #52]	; (8002e80 <FLASH_Program_Word+0x40>)
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	4a0c      	ldr	r2, [pc, #48]	; (8002e80 <FLASH_Program_Word+0x40>)
 8002e50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e54:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8002e56:	4b0a      	ldr	r3, [pc, #40]	; (8002e80 <FLASH_Program_Word+0x40>)
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	4a09      	ldr	r2, [pc, #36]	; (8002e80 <FLASH_Program_Word+0x40>)
 8002e5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e60:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002e62:	4b07      	ldr	r3, [pc, #28]	; (8002e80 <FLASH_Program_Word+0x40>)
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	4a06      	ldr	r2, [pc, #24]	; (8002e80 <FLASH_Program_Word+0x40>)
 8002e68:	f043 0301 	orr.w	r3, r3, #1
 8002e6c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	683a      	ldr	r2, [r7, #0]
 8002e72:	601a      	str	r2, [r3, #0]
}
 8002e74:	bf00      	nop
 8002e76:	370c      	adds	r7, #12
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	40023c00 	.word	0x40023c00

08002e84 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002e90:	4b0d      	ldr	r3, [pc, #52]	; (8002ec8 <FLASH_Program_HalfWord+0x44>)
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	4a0c      	ldr	r2, [pc, #48]	; (8002ec8 <FLASH_Program_HalfWord+0x44>)
 8002e96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8002e9c:	4b0a      	ldr	r3, [pc, #40]	; (8002ec8 <FLASH_Program_HalfWord+0x44>)
 8002e9e:	691b      	ldr	r3, [r3, #16]
 8002ea0:	4a09      	ldr	r2, [pc, #36]	; (8002ec8 <FLASH_Program_HalfWord+0x44>)
 8002ea2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ea6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002ea8:	4b07      	ldr	r3, [pc, #28]	; (8002ec8 <FLASH_Program_HalfWord+0x44>)
 8002eaa:	691b      	ldr	r3, [r3, #16]
 8002eac:	4a06      	ldr	r2, [pc, #24]	; (8002ec8 <FLASH_Program_HalfWord+0x44>)
 8002eae:	f043 0301 	orr.w	r3, r3, #1
 8002eb2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	887a      	ldrh	r2, [r7, #2]
 8002eb8:	801a      	strh	r2, [r3, #0]
}
 8002eba:	bf00      	nop
 8002ebc:	370c      	adds	r7, #12
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	40023c00 	.word	0x40023c00

08002ecc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b083      	sub	sp, #12
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8002ed8:	4b0c      	ldr	r3, [pc, #48]	; (8002f0c <FLASH_Program_Byte+0x40>)
 8002eda:	691b      	ldr	r3, [r3, #16]
 8002edc:	4a0b      	ldr	r2, [pc, #44]	; (8002f0c <FLASH_Program_Byte+0x40>)
 8002ede:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002ee2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8002ee4:	4b09      	ldr	r3, [pc, #36]	; (8002f0c <FLASH_Program_Byte+0x40>)
 8002ee6:	4a09      	ldr	r2, [pc, #36]	; (8002f0c <FLASH_Program_Byte+0x40>)
 8002ee8:	691b      	ldr	r3, [r3, #16]
 8002eea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8002eec:	4b07      	ldr	r3, [pc, #28]	; (8002f0c <FLASH_Program_Byte+0x40>)
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	4a06      	ldr	r2, [pc, #24]	; (8002f0c <FLASH_Program_Byte+0x40>)
 8002ef2:	f043 0301 	orr.w	r3, r3, #1
 8002ef6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	78fa      	ldrb	r2, [r7, #3]
 8002efc:	701a      	strb	r2, [r3, #0]
}
 8002efe:	bf00      	nop
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr
 8002f0a:	bf00      	nop
 8002f0c:	40023c00 	.word	0x40023c00

08002f10 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8002f10:	b480      	push	{r7}
 8002f12:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8002f14:	4b2f      	ldr	r3, [pc, #188]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002f16:	68db      	ldr	r3, [r3, #12]
 8002f18:	f003 0310 	and.w	r3, r3, #16
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d008      	beq.n	8002f32 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8002f20:	4b2d      	ldr	r3, [pc, #180]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002f22:	69db      	ldr	r3, [r3, #28]
 8002f24:	f043 0310 	orr.w	r3, r3, #16
 8002f28:	4a2b      	ldr	r2, [pc, #172]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002f2a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8002f2c:	4b29      	ldr	r3, [pc, #164]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002f2e:	2210      	movs	r2, #16
 8002f30:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8002f32:	4b28      	ldr	r3, [pc, #160]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f003 0320 	and.w	r3, r3, #32
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d008      	beq.n	8002f50 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8002f3e:	4b26      	ldr	r3, [pc, #152]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002f40:	69db      	ldr	r3, [r3, #28]
 8002f42:	f043 0308 	orr.w	r3, r3, #8
 8002f46:	4a24      	ldr	r2, [pc, #144]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002f48:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8002f4a:	4b22      	ldr	r3, [pc, #136]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002f4c:	2220      	movs	r2, #32
 8002f4e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8002f50:	4b20      	ldr	r3, [pc, #128]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002f52:	68db      	ldr	r3, [r3, #12]
 8002f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d008      	beq.n	8002f6e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8002f5c:	4b1e      	ldr	r3, [pc, #120]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002f5e:	69db      	ldr	r3, [r3, #28]
 8002f60:	f043 0304 	orr.w	r3, r3, #4
 8002f64:	4a1c      	ldr	r2, [pc, #112]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002f66:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8002f68:	4b1a      	ldr	r3, [pc, #104]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002f6a:	2240      	movs	r2, #64	; 0x40
 8002f6c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8002f6e:	4b19      	ldr	r3, [pc, #100]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002f70:	68db      	ldr	r3, [r3, #12]
 8002f72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d008      	beq.n	8002f8c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8002f7a:	4b17      	ldr	r3, [pc, #92]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002f7c:	69db      	ldr	r3, [r3, #28]
 8002f7e:	f043 0302 	orr.w	r3, r3, #2
 8002f82:	4a15      	ldr	r2, [pc, #84]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002f84:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8002f86:	4b13      	ldr	r3, [pc, #76]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002f88:	2280      	movs	r2, #128	; 0x80
 8002f8a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8002f8c:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d009      	beq.n	8002fac <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8002f98:	4b0f      	ldr	r3, [pc, #60]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002f9a:	69db      	ldr	r3, [r3, #28]
 8002f9c:	f043 0301 	orr.w	r3, r3, #1
 8002fa0:	4a0d      	ldr	r2, [pc, #52]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002fa2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8002fa4:	4b0b      	ldr	r3, [pc, #44]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002fa6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002faa:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8002fac:	4b09      	ldr	r3, [pc, #36]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	f003 0302 	and.w	r3, r3, #2
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d008      	beq.n	8002fca <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8002fb8:	4b07      	ldr	r3, [pc, #28]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002fba:	69db      	ldr	r3, [r3, #28]
 8002fbc:	f043 0320 	orr.w	r3, r3, #32
 8002fc0:	4a05      	ldr	r2, [pc, #20]	; (8002fd8 <FLASH_SetErrorCode+0xc8>)
 8002fc2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8002fc4:	4b03      	ldr	r3, [pc, #12]	; (8002fd4 <FLASH_SetErrorCode+0xc4>)
 8002fc6:	2202      	movs	r2, #2
 8002fc8:	60da      	str	r2, [r3, #12]
  }
}
 8002fca:	bf00      	nop
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd2:	4770      	bx	lr
 8002fd4:	40023c00 	.word	0x40023c00
 8002fd8:	20000298 	.word	0x20000298

08002fdc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b084      	sub	sp, #16
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002fee:	4b32      	ldr	r3, [pc, #200]	; (80030b8 <HAL_FLASHEx_Erase+0xdc>)
 8002ff0:	7e1b      	ldrb	r3, [r3, #24]
 8002ff2:	2b01      	cmp	r3, #1
 8002ff4:	d101      	bne.n	8002ffa <HAL_FLASHEx_Erase+0x1e>
 8002ff6:	2302      	movs	r3, #2
 8002ff8:	e05a      	b.n	80030b0 <HAL_FLASHEx_Erase+0xd4>
 8002ffa:	4b2f      	ldr	r3, [pc, #188]	; (80030b8 <HAL_FLASHEx_Erase+0xdc>)
 8002ffc:	2201      	movs	r2, #1
 8002ffe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003000:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003004:	f7ff feac 	bl	8002d60 <FLASH_WaitForLastOperation>
 8003008:	4603      	mov	r3, r0
 800300a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800300c:	7bfb      	ldrb	r3, [r7, #15]
 800300e:	2b00      	cmp	r3, #0
 8003010:	d14a      	bne.n	80030a8 <HAL_FLASHEx_Erase+0xcc>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	f04f 32ff 	mov.w	r2, #4294967295
 8003018:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d117      	bne.n	8003052 <HAL_FLASHEx_Erase+0x76>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	b2da      	uxtb	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	4619      	mov	r1, r3
 800302e:	4610      	mov	r0, r2
 8003030:	f000 f846 	bl	80030c0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003034:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003038:	f7ff fe92 	bl	8002d60 <FLASH_WaitForLastOperation>
 800303c:	4603      	mov	r3, r0
 800303e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8003040:	4b1e      	ldr	r3, [pc, #120]	; (80030bc <HAL_FLASHEx_Erase+0xe0>)
 8003042:	691b      	ldr	r3, [r3, #16]
 8003044:	4a1d      	ldr	r2, [pc, #116]	; (80030bc <HAL_FLASHEx_Erase+0xe0>)
 8003046:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800304a:	f023 0304 	bic.w	r3, r3, #4
 800304e:	6113      	str	r3, [r2, #16]
 8003050:	e028      	b.n	80030a4 <HAL_FLASHEx_Erase+0xc8>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	60bb      	str	r3, [r7, #8]
 8003058:	e01c      	b.n	8003094 <HAL_FLASHEx_Erase+0xb8>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	691b      	ldr	r3, [r3, #16]
 800305e:	b2db      	uxtb	r3, r3
 8003060:	4619      	mov	r1, r3
 8003062:	68b8      	ldr	r0, [r7, #8]
 8003064:	f000 f866 	bl	8003134 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003068:	f24c 3050 	movw	r0, #50000	; 0xc350
 800306c:	f7ff fe78 	bl	8002d60 <FLASH_WaitForLastOperation>
 8003070:	4603      	mov	r3, r0
 8003072:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8003074:	4b11      	ldr	r3, [pc, #68]	; (80030bc <HAL_FLASHEx_Erase+0xe0>)
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	4a10      	ldr	r2, [pc, #64]	; (80030bc <HAL_FLASHEx_Erase+0xe0>)
 800307a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800307e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8003080:	7bfb      	ldrb	r3, [r7, #15]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_FLASHEx_Erase+0xb2>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8003086:	683b      	ldr	r3, [r7, #0]
 8003088:	68ba      	ldr	r2, [r7, #8]
 800308a:	601a      	str	r2, [r3, #0]
          break;
 800308c:	e00a      	b.n	80030a4 <HAL_FLASHEx_Erase+0xc8>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	3301      	adds	r3, #1
 8003092:	60bb      	str	r3, [r7, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68da      	ldr	r2, [r3, #12]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	689b      	ldr	r3, [r3, #8]
 800309c:	4413      	add	r3, r2
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d3da      	bcc.n	800305a <HAL_FLASHEx_Erase+0x7e>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 80030a4:	f000 f894 	bl	80031d0 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80030a8:	4b03      	ldr	r3, [pc, #12]	; (80030b8 <HAL_FLASHEx_Erase+0xdc>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	761a      	strb	r2, [r3, #24]

  return status;
 80030ae:	7bfb      	ldrb	r3, [r7, #15]
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}
 80030b8:	20000298 	.word	0x20000298
 80030bc:	40023c00 	.word	0x40023c00

080030c0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_BOTH: Bank1 and Bank2 to be erased
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80030c0:	b480      	push	{r7}
 80030c2:	b083      	sub	sp, #12
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	4603      	mov	r3, r0
 80030c8:	6039      	str	r1, [r7, #0]
 80030ca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* if the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80030cc:	4b18      	ldr	r3, [pc, #96]	; (8003130 <FLASH_MassErase+0x70>)
 80030ce:	691b      	ldr	r3, [r3, #16]
 80030d0:	4a17      	ldr	r2, [pc, #92]	; (8003130 <FLASH_MassErase+0x70>)
 80030d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030d6:	6113      	str	r3, [r2, #16]

  if(Banks == FLASH_BANK_BOTH)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	2b03      	cmp	r3, #3
 80030dc:	d108      	bne.n	80030f0 <FLASH_MassErase+0x30>
  {
    /* bank1 & bank2 will be erased*/
    FLASH->CR |= FLASH_MER_BIT;
 80030de:	4b14      	ldr	r3, [pc, #80]	; (8003130 <FLASH_MassErase+0x70>)
 80030e0:	691b      	ldr	r3, [r3, #16]
 80030e2:	4a13      	ldr	r2, [pc, #76]	; (8003130 <FLASH_MassErase+0x70>)
 80030e4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030e8:	f043 0304 	orr.w	r3, r3, #4
 80030ec:	6113      	str	r3, [r2, #16]
 80030ee:	e00f      	b.n	8003110 <FLASH_MassErase+0x50>
  }
  else if(Banks == FLASH_BANK_1)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d106      	bne.n	8003104 <FLASH_MassErase+0x44>
  {
    /*Only bank1 will be erased*/
    FLASH->CR |= FLASH_CR_MER1;
 80030f6:	4b0e      	ldr	r3, [pc, #56]	; (8003130 <FLASH_MassErase+0x70>)
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	4a0d      	ldr	r2, [pc, #52]	; (8003130 <FLASH_MassErase+0x70>)
 80030fc:	f043 0304 	orr.w	r3, r3, #4
 8003100:	6113      	str	r3, [r2, #16]
 8003102:	e005      	b.n	8003110 <FLASH_MassErase+0x50>
  }
  else
  {
    /*Only bank2 will be erased*/
    FLASH->CR |= FLASH_CR_MER2;
 8003104:	4b0a      	ldr	r3, [pc, #40]	; (8003130 <FLASH_MassErase+0x70>)
 8003106:	691b      	ldr	r3, [r3, #16]
 8003108:	4a09      	ldr	r2, [pc, #36]	; (8003130 <FLASH_MassErase+0x70>)
 800310a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800310e:	6113      	str	r3, [r2, #16]
  }
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8003110:	4b07      	ldr	r3, [pc, #28]	; (8003130 <FLASH_MassErase+0x70>)
 8003112:	691a      	ldr	r2, [r3, #16]
 8003114:	79fb      	ldrb	r3, [r7, #7]
 8003116:	021b      	lsls	r3, r3, #8
 8003118:	4313      	orrs	r3, r2
 800311a:	4a05      	ldr	r2, [pc, #20]	; (8003130 <FLASH_MassErase+0x70>)
 800311c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003120:	6113      	str	r3, [r2, #16]
}
 8003122:	bf00      	nop
 8003124:	370c      	adds	r7, #12
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr
 800312e:	bf00      	nop
 8003130:	40023c00 	.word	0x40023c00

08003134 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8003134:	b480      	push	{r7}
 8003136:	b085      	sub	sp, #20
 8003138:	af00      	add	r7, sp, #0
 800313a:	6078      	str	r0, [r7, #4]
 800313c:	460b      	mov	r3, r1
 800313e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8003140:	2300      	movs	r3, #0
 8003142:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8003144:	78fb      	ldrb	r3, [r7, #3]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d102      	bne.n	8003150 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800314a:	2300      	movs	r3, #0
 800314c:	60fb      	str	r3, [r7, #12]
 800314e:	e010      	b.n	8003172 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8003150:	78fb      	ldrb	r3, [r7, #3]
 8003152:	2b01      	cmp	r3, #1
 8003154:	d103      	bne.n	800315e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8003156:	f44f 7380 	mov.w	r3, #256	; 0x100
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	e009      	b.n	8003172 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800315e:	78fb      	ldrb	r3, [r7, #3]
 8003160:	2b02      	cmp	r3, #2
 8003162:	d103      	bne.n	800316c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8003164:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003168:	60fb      	str	r3, [r7, #12]
 800316a:	e002      	b.n	8003172 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800316c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003170:	60fb      	str	r3, [r7, #12]
  }

  /* Need to add offset of 4 when sector higher than FLASH_SECTOR_11 */
  if(Sector > FLASH_SECTOR_11) 
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b0b      	cmp	r3, #11
 8003176:	d902      	bls.n	800317e <FLASH_Erase_Sector+0x4a>
  {
    Sector += 4U;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	3304      	adds	r3, #4
 800317c:	607b      	str	r3, [r7, #4]
  }
  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800317e:	4b13      	ldr	r3, [pc, #76]	; (80031cc <FLASH_Erase_Sector+0x98>)
 8003180:	691b      	ldr	r3, [r3, #16]
 8003182:	4a12      	ldr	r2, [pc, #72]	; (80031cc <FLASH_Erase_Sector+0x98>)
 8003184:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003188:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800318a:	4b10      	ldr	r3, [pc, #64]	; (80031cc <FLASH_Erase_Sector+0x98>)
 800318c:	691a      	ldr	r2, [r3, #16]
 800318e:	490f      	ldr	r1, [pc, #60]	; (80031cc <FLASH_Erase_Sector+0x98>)
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4313      	orrs	r3, r2
 8003194:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8003196:	4b0d      	ldr	r3, [pc, #52]	; (80031cc <FLASH_Erase_Sector+0x98>)
 8003198:	691b      	ldr	r3, [r3, #16]
 800319a:	4a0c      	ldr	r2, [pc, #48]	; (80031cc <FLASH_Erase_Sector+0x98>)
 800319c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80031a0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80031a2:	4b0a      	ldr	r3, [pc, #40]	; (80031cc <FLASH_Erase_Sector+0x98>)
 80031a4:	691a      	ldr	r2, [r3, #16]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	4313      	orrs	r3, r2
 80031ac:	4a07      	ldr	r2, [pc, #28]	; (80031cc <FLASH_Erase_Sector+0x98>)
 80031ae:	f043 0302 	orr.w	r3, r3, #2
 80031b2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80031b4:	4b05      	ldr	r3, [pc, #20]	; (80031cc <FLASH_Erase_Sector+0x98>)
 80031b6:	691b      	ldr	r3, [r3, #16]
 80031b8:	4a04      	ldr	r2, [pc, #16]	; (80031cc <FLASH_Erase_Sector+0x98>)
 80031ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031be:	6113      	str	r3, [r2, #16]
}
 80031c0:	bf00      	nop
 80031c2:	3714      	adds	r7, #20
 80031c4:	46bd      	mov	sp, r7
 80031c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ca:	4770      	bx	lr
 80031cc:	40023c00 	.word	0x40023c00

080031d0 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80031d0:	b480      	push	{r7}
 80031d2:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 80031d4:	4b20      	ldr	r3, [pc, #128]	; (8003258 <FLASH_FlushCaches+0x88>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d017      	beq.n	8003210 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80031e0:	4b1d      	ldr	r3, [pc, #116]	; (8003258 <FLASH_FlushCaches+0x88>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a1c      	ldr	r2, [pc, #112]	; (8003258 <FLASH_FlushCaches+0x88>)
 80031e6:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80031ea:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80031ec:	4b1a      	ldr	r3, [pc, #104]	; (8003258 <FLASH_FlushCaches+0x88>)
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a19      	ldr	r2, [pc, #100]	; (8003258 <FLASH_FlushCaches+0x88>)
 80031f2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80031f6:	6013      	str	r3, [r2, #0]
 80031f8:	4b17      	ldr	r3, [pc, #92]	; (8003258 <FLASH_FlushCaches+0x88>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a16      	ldr	r2, [pc, #88]	; (8003258 <FLASH_FlushCaches+0x88>)
 80031fe:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003202:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003204:	4b14      	ldr	r3, [pc, #80]	; (8003258 <FLASH_FlushCaches+0x88>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a13      	ldr	r2, [pc, #76]	; (8003258 <FLASH_FlushCaches+0x88>)
 800320a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800320e:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8003210:	4b11      	ldr	r3, [pc, #68]	; (8003258 <FLASH_FlushCaches+0x88>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003218:	2b00      	cmp	r3, #0
 800321a:	d017      	beq.n	800324c <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800321c:	4b0e      	ldr	r3, [pc, #56]	; (8003258 <FLASH_FlushCaches+0x88>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4a0d      	ldr	r2, [pc, #52]	; (8003258 <FLASH_FlushCaches+0x88>)
 8003222:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003226:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003228:	4b0b      	ldr	r3, [pc, #44]	; (8003258 <FLASH_FlushCaches+0x88>)
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a0a      	ldr	r2, [pc, #40]	; (8003258 <FLASH_FlushCaches+0x88>)
 800322e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003232:	6013      	str	r3, [r2, #0]
 8003234:	4b08      	ldr	r3, [pc, #32]	; (8003258 <FLASH_FlushCaches+0x88>)
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	4a07      	ldr	r2, [pc, #28]	; (8003258 <FLASH_FlushCaches+0x88>)
 800323a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800323e:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003240:	4b05      	ldr	r3, [pc, #20]	; (8003258 <FLASH_FlushCaches+0x88>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a04      	ldr	r2, [pc, #16]	; (8003258 <FLASH_FlushCaches+0x88>)
 8003246:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800324a:	6013      	str	r3, [r2, #0]
  }
}
 800324c:	bf00      	nop
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
 8003256:	bf00      	nop
 8003258:	40023c00 	.word	0x40023c00

0800325c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800325c:	b480      	push	{r7}
 800325e:	b089      	sub	sp, #36	; 0x24
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003266:	2300      	movs	r3, #0
 8003268:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800326a:	2300      	movs	r3, #0
 800326c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800326e:	2300      	movs	r3, #0
 8003270:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003272:	2300      	movs	r3, #0
 8003274:	61fb      	str	r3, [r7, #28]
 8003276:	e177      	b.n	8003568 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003278:	2201      	movs	r2, #1
 800327a:	69fb      	ldr	r3, [r7, #28]
 800327c:	fa02 f303 	lsl.w	r3, r2, r3
 8003280:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	697a      	ldr	r2, [r7, #20]
 8003288:	4013      	ands	r3, r2
 800328a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800328c:	693a      	ldr	r2, [r7, #16]
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	429a      	cmp	r2, r3
 8003292:	f040 8166 	bne.w	8003562 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	2b01      	cmp	r3, #1
 800329c:	d00b      	beq.n	80032b6 <HAL_GPIO_Init+0x5a>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	2b02      	cmp	r3, #2
 80032a4:	d007      	beq.n	80032b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80032aa:	2b11      	cmp	r3, #17
 80032ac:	d003      	beq.n	80032b6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	2b12      	cmp	r3, #18
 80032b4:	d130      	bne.n	8003318 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	005b      	lsls	r3, r3, #1
 80032c0:	2203      	movs	r2, #3
 80032c2:	fa02 f303 	lsl.w	r3, r2, r3
 80032c6:	43db      	mvns	r3, r3
 80032c8:	69ba      	ldr	r2, [r7, #24]
 80032ca:	4013      	ands	r3, r2
 80032cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	68da      	ldr	r2, [r3, #12]
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	005b      	lsls	r3, r3, #1
 80032d6:	fa02 f303 	lsl.w	r3, r2, r3
 80032da:	69ba      	ldr	r2, [r7, #24]
 80032dc:	4313      	orrs	r3, r2
 80032de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80032ec:	2201      	movs	r2, #1
 80032ee:	69fb      	ldr	r3, [r7, #28]
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	43db      	mvns	r3, r3
 80032f6:	69ba      	ldr	r2, [r7, #24]
 80032f8:	4013      	ands	r3, r2
 80032fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685b      	ldr	r3, [r3, #4]
 8003300:	091b      	lsrs	r3, r3, #4
 8003302:	f003 0201 	and.w	r2, r3, #1
 8003306:	69fb      	ldr	r3, [r7, #28]
 8003308:	fa02 f303 	lsl.w	r3, r2, r3
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4313      	orrs	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	69ba      	ldr	r2, [r7, #24]
 8003316:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800331e:	69fb      	ldr	r3, [r7, #28]
 8003320:	005b      	lsls	r3, r3, #1
 8003322:	2203      	movs	r2, #3
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	43db      	mvns	r3, r3
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	4013      	ands	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	689a      	ldr	r2, [r3, #8]
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	005b      	lsls	r3, r3, #1
 8003338:	fa02 f303 	lsl.w	r3, r2, r3
 800333c:	69ba      	ldr	r2, [r7, #24]
 800333e:	4313      	orrs	r3, r2
 8003340:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	69ba      	ldr	r2, [r7, #24]
 8003346:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	2b02      	cmp	r3, #2
 800334e:	d003      	beq.n	8003358 <HAL_GPIO_Init+0xfc>
 8003350:	683b      	ldr	r3, [r7, #0]
 8003352:	685b      	ldr	r3, [r3, #4]
 8003354:	2b12      	cmp	r3, #18
 8003356:	d123      	bne.n	80033a0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003358:	69fb      	ldr	r3, [r7, #28]
 800335a:	08da      	lsrs	r2, r3, #3
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	3208      	adds	r2, #8
 8003360:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003364:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003366:	69fb      	ldr	r3, [r7, #28]
 8003368:	f003 0307 	and.w	r3, r3, #7
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	220f      	movs	r2, #15
 8003370:	fa02 f303 	lsl.w	r3, r2, r3
 8003374:	43db      	mvns	r3, r3
 8003376:	69ba      	ldr	r2, [r7, #24]
 8003378:	4013      	ands	r3, r2
 800337a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	691a      	ldr	r2, [r3, #16]
 8003380:	69fb      	ldr	r3, [r7, #28]
 8003382:	f003 0307 	and.w	r3, r3, #7
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	fa02 f303 	lsl.w	r3, r2, r3
 800338c:	69ba      	ldr	r2, [r7, #24]
 800338e:	4313      	orrs	r3, r2
 8003390:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003392:	69fb      	ldr	r3, [r7, #28]
 8003394:	08da      	lsrs	r2, r3, #3
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	3208      	adds	r2, #8
 800339a:	69b9      	ldr	r1, [r7, #24]
 800339c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033a6:	69fb      	ldr	r3, [r7, #28]
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	2203      	movs	r2, #3
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	43db      	mvns	r3, r3
 80033b2:	69ba      	ldr	r2, [r7, #24]
 80033b4:	4013      	ands	r3, r2
 80033b6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	f003 0203 	and.w	r2, r3, #3
 80033c0:	69fb      	ldr	r3, [r7, #28]
 80033c2:	005b      	lsls	r3, r3, #1
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	69ba      	ldr	r2, [r7, #24]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	69ba      	ldr	r2, [r7, #24]
 80033d2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f000 80c0 	beq.w	8003562 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033e2:	2300      	movs	r3, #0
 80033e4:	60fb      	str	r3, [r7, #12]
 80033e6:	4b65      	ldr	r3, [pc, #404]	; (800357c <HAL_GPIO_Init+0x320>)
 80033e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ea:	4a64      	ldr	r2, [pc, #400]	; (800357c <HAL_GPIO_Init+0x320>)
 80033ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033f0:	6453      	str	r3, [r2, #68]	; 0x44
 80033f2:	4b62      	ldr	r3, [pc, #392]	; (800357c <HAL_GPIO_Init+0x320>)
 80033f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033fa:	60fb      	str	r3, [r7, #12]
 80033fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80033fe:	4a60      	ldr	r2, [pc, #384]	; (8003580 <HAL_GPIO_Init+0x324>)
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	089b      	lsrs	r3, r3, #2
 8003404:	3302      	adds	r3, #2
 8003406:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800340a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800340c:	69fb      	ldr	r3, [r7, #28]
 800340e:	f003 0303 	and.w	r3, r3, #3
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	220f      	movs	r2, #15
 8003416:	fa02 f303 	lsl.w	r3, r2, r3
 800341a:	43db      	mvns	r3, r3
 800341c:	69ba      	ldr	r2, [r7, #24]
 800341e:	4013      	ands	r3, r2
 8003420:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	4a57      	ldr	r2, [pc, #348]	; (8003584 <HAL_GPIO_Init+0x328>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d037      	beq.n	800349a <HAL_GPIO_Init+0x23e>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	4a56      	ldr	r2, [pc, #344]	; (8003588 <HAL_GPIO_Init+0x32c>)
 800342e:	4293      	cmp	r3, r2
 8003430:	d031      	beq.n	8003496 <HAL_GPIO_Init+0x23a>
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	4a55      	ldr	r2, [pc, #340]	; (800358c <HAL_GPIO_Init+0x330>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d02b      	beq.n	8003492 <HAL_GPIO_Init+0x236>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	4a54      	ldr	r2, [pc, #336]	; (8003590 <HAL_GPIO_Init+0x334>)
 800343e:	4293      	cmp	r3, r2
 8003440:	d025      	beq.n	800348e <HAL_GPIO_Init+0x232>
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	4a53      	ldr	r2, [pc, #332]	; (8003594 <HAL_GPIO_Init+0x338>)
 8003446:	4293      	cmp	r3, r2
 8003448:	d01f      	beq.n	800348a <HAL_GPIO_Init+0x22e>
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	4a52      	ldr	r2, [pc, #328]	; (8003598 <HAL_GPIO_Init+0x33c>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d019      	beq.n	8003486 <HAL_GPIO_Init+0x22a>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	4a51      	ldr	r2, [pc, #324]	; (800359c <HAL_GPIO_Init+0x340>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d013      	beq.n	8003482 <HAL_GPIO_Init+0x226>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	4a50      	ldr	r2, [pc, #320]	; (80035a0 <HAL_GPIO_Init+0x344>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d00d      	beq.n	800347e <HAL_GPIO_Init+0x222>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	4a4f      	ldr	r2, [pc, #316]	; (80035a4 <HAL_GPIO_Init+0x348>)
 8003466:	4293      	cmp	r3, r2
 8003468:	d007      	beq.n	800347a <HAL_GPIO_Init+0x21e>
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4a4e      	ldr	r2, [pc, #312]	; (80035a8 <HAL_GPIO_Init+0x34c>)
 800346e:	4293      	cmp	r3, r2
 8003470:	d101      	bne.n	8003476 <HAL_GPIO_Init+0x21a>
 8003472:	2309      	movs	r3, #9
 8003474:	e012      	b.n	800349c <HAL_GPIO_Init+0x240>
 8003476:	230a      	movs	r3, #10
 8003478:	e010      	b.n	800349c <HAL_GPIO_Init+0x240>
 800347a:	2308      	movs	r3, #8
 800347c:	e00e      	b.n	800349c <HAL_GPIO_Init+0x240>
 800347e:	2307      	movs	r3, #7
 8003480:	e00c      	b.n	800349c <HAL_GPIO_Init+0x240>
 8003482:	2306      	movs	r3, #6
 8003484:	e00a      	b.n	800349c <HAL_GPIO_Init+0x240>
 8003486:	2305      	movs	r3, #5
 8003488:	e008      	b.n	800349c <HAL_GPIO_Init+0x240>
 800348a:	2304      	movs	r3, #4
 800348c:	e006      	b.n	800349c <HAL_GPIO_Init+0x240>
 800348e:	2303      	movs	r3, #3
 8003490:	e004      	b.n	800349c <HAL_GPIO_Init+0x240>
 8003492:	2302      	movs	r3, #2
 8003494:	e002      	b.n	800349c <HAL_GPIO_Init+0x240>
 8003496:	2301      	movs	r3, #1
 8003498:	e000      	b.n	800349c <HAL_GPIO_Init+0x240>
 800349a:	2300      	movs	r3, #0
 800349c:	69fa      	ldr	r2, [r7, #28]
 800349e:	f002 0203 	and.w	r2, r2, #3
 80034a2:	0092      	lsls	r2, r2, #2
 80034a4:	4093      	lsls	r3, r2
 80034a6:	69ba      	ldr	r2, [r7, #24]
 80034a8:	4313      	orrs	r3, r2
 80034aa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80034ac:	4934      	ldr	r1, [pc, #208]	; (8003580 <HAL_GPIO_Init+0x324>)
 80034ae:	69fb      	ldr	r3, [r7, #28]
 80034b0:	089b      	lsrs	r3, r3, #2
 80034b2:	3302      	adds	r3, #2
 80034b4:	69ba      	ldr	r2, [r7, #24]
 80034b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034ba:	4b3c      	ldr	r3, [pc, #240]	; (80035ac <HAL_GPIO_Init+0x350>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	43db      	mvns	r3, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4013      	ands	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80034d6:	69ba      	ldr	r2, [r7, #24]
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80034de:	4a33      	ldr	r2, [pc, #204]	; (80035ac <HAL_GPIO_Init+0x350>)
 80034e0:	69bb      	ldr	r3, [r7, #24]
 80034e2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80034e4:	4b31      	ldr	r3, [pc, #196]	; (80035ac <HAL_GPIO_Init+0x350>)
 80034e6:	685b      	ldr	r3, [r3, #4]
 80034e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	43db      	mvns	r3, r3
 80034ee:	69ba      	ldr	r2, [r7, #24]
 80034f0:	4013      	ands	r3, r2
 80034f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d003      	beq.n	8003508 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003500:	69ba      	ldr	r2, [r7, #24]
 8003502:	693b      	ldr	r3, [r7, #16]
 8003504:	4313      	orrs	r3, r2
 8003506:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003508:	4a28      	ldr	r2, [pc, #160]	; (80035ac <HAL_GPIO_Init+0x350>)
 800350a:	69bb      	ldr	r3, [r7, #24]
 800350c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800350e:	4b27      	ldr	r3, [pc, #156]	; (80035ac <HAL_GPIO_Init+0x350>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003514:	693b      	ldr	r3, [r7, #16]
 8003516:	43db      	mvns	r3, r3
 8003518:	69ba      	ldr	r2, [r7, #24]
 800351a:	4013      	ands	r3, r2
 800351c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003526:	2b00      	cmp	r3, #0
 8003528:	d003      	beq.n	8003532 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800352a:	69ba      	ldr	r2, [r7, #24]
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	4313      	orrs	r3, r2
 8003530:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003532:	4a1e      	ldr	r2, [pc, #120]	; (80035ac <HAL_GPIO_Init+0x350>)
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003538:	4b1c      	ldr	r3, [pc, #112]	; (80035ac <HAL_GPIO_Init+0x350>)
 800353a:	68db      	ldr	r3, [r3, #12]
 800353c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	43db      	mvns	r3, r3
 8003542:	69ba      	ldr	r2, [r7, #24]
 8003544:	4013      	ands	r3, r2
 8003546:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003548:	683b      	ldr	r3, [r7, #0]
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003550:	2b00      	cmp	r3, #0
 8003552:	d003      	beq.n	800355c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	4313      	orrs	r3, r2
 800355a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800355c:	4a13      	ldr	r2, [pc, #76]	; (80035ac <HAL_GPIO_Init+0x350>)
 800355e:	69bb      	ldr	r3, [r7, #24]
 8003560:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003562:	69fb      	ldr	r3, [r7, #28]
 8003564:	3301      	adds	r3, #1
 8003566:	61fb      	str	r3, [r7, #28]
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	2b0f      	cmp	r3, #15
 800356c:	f67f ae84 	bls.w	8003278 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003570:	bf00      	nop
 8003572:	3724      	adds	r7, #36	; 0x24
 8003574:	46bd      	mov	sp, r7
 8003576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357a:	4770      	bx	lr
 800357c:	40023800 	.word	0x40023800
 8003580:	40013800 	.word	0x40013800
 8003584:	40020000 	.word	0x40020000
 8003588:	40020400 	.word	0x40020400
 800358c:	40020800 	.word	0x40020800
 8003590:	40020c00 	.word	0x40020c00
 8003594:	40021000 	.word	0x40021000
 8003598:	40021400 	.word	0x40021400
 800359c:	40021800 	.word	0x40021800
 80035a0:	40021c00 	.word	0x40021c00
 80035a4:	40022000 	.word	0x40022000
 80035a8:	40022400 	.word	0x40022400
 80035ac:	40013c00 	.word	0x40013c00

080035b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]
 80035b8:	460b      	mov	r3, r1
 80035ba:	807b      	strh	r3, [r7, #2]
 80035bc:	4613      	mov	r3, r2
 80035be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80035c0:	787b      	ldrb	r3, [r7, #1]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d003      	beq.n	80035ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80035c6:	887a      	ldrh	r2, [r7, #2]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035cc:	e003      	b.n	80035d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035ce:	887b      	ldrh	r3, [r7, #2]
 80035d0:	041a      	lsls	r2, r3, #16
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	619a      	str	r2, [r3, #24]
}
 80035d6:	bf00      	nop
 80035d8:	370c      	adds	r7, #12
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
	...

080035e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	4603      	mov	r3, r0
 80035ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80035ee:	4b08      	ldr	r3, [pc, #32]	; (8003610 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035f0:	695a      	ldr	r2, [r3, #20]
 80035f2:	88fb      	ldrh	r3, [r7, #6]
 80035f4:	4013      	ands	r3, r2
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d006      	beq.n	8003608 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80035fa:	4a05      	ldr	r2, [pc, #20]	; (8003610 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80035fc:	88fb      	ldrh	r3, [r7, #6]
 80035fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003600:	88fb      	ldrh	r3, [r7, #6]
 8003602:	4618      	mov	r0, r3
 8003604:	f7fd fdce 	bl	80011a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003608:	bf00      	nop
 800360a:	3708      	adds	r7, #8
 800360c:	46bd      	mov	sp, r7
 800360e:	bd80      	pop	{r7, pc}
 8003610:	40013c00 	.word	0x40013c00

08003614 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b084      	sub	sp, #16
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d101      	bne.n	8003626 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e11f      	b.n	8003866 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800362c:	b2db      	uxtb	r3, r3
 800362e:	2b00      	cmp	r3, #0
 8003630:	d106      	bne.n	8003640 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	2200      	movs	r2, #0
 8003636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f7fe fa2a 	bl	8001a94 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2224      	movs	r2, #36	; 0x24
 8003644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f022 0201 	bic.w	r2, r2, #1
 8003656:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	681a      	ldr	r2, [r3, #0]
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003666:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	681a      	ldr	r2, [r3, #0]
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003676:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003678:	f001 fa3e 	bl	8004af8 <HAL_RCC_GetPCLK1Freq>
 800367c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	4a7b      	ldr	r2, [pc, #492]	; (8003870 <HAL_I2C_Init+0x25c>)
 8003684:	4293      	cmp	r3, r2
 8003686:	d807      	bhi.n	8003698 <HAL_I2C_Init+0x84>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	4a7a      	ldr	r2, [pc, #488]	; (8003874 <HAL_I2C_Init+0x260>)
 800368c:	4293      	cmp	r3, r2
 800368e:	bf94      	ite	ls
 8003690:	2301      	movls	r3, #1
 8003692:	2300      	movhi	r3, #0
 8003694:	b2db      	uxtb	r3, r3
 8003696:	e006      	b.n	80036a6 <HAL_I2C_Init+0x92>
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	4a77      	ldr	r2, [pc, #476]	; (8003878 <HAL_I2C_Init+0x264>)
 800369c:	4293      	cmp	r3, r2
 800369e:	bf94      	ite	ls
 80036a0:	2301      	movls	r3, #1
 80036a2:	2300      	movhi	r3, #0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d001      	beq.n	80036ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80036aa:	2301      	movs	r3, #1
 80036ac:	e0db      	b.n	8003866 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	4a72      	ldr	r2, [pc, #456]	; (800387c <HAL_I2C_Init+0x268>)
 80036b2:	fba2 2303 	umull	r2, r3, r2, r3
 80036b6:	0c9b      	lsrs	r3, r3, #18
 80036b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	68ba      	ldr	r2, [r7, #8]
 80036ca:	430a      	orrs	r2, r1
 80036cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	4a64      	ldr	r2, [pc, #400]	; (8003870 <HAL_I2C_Init+0x25c>)
 80036de:	4293      	cmp	r3, r2
 80036e0:	d802      	bhi.n	80036e8 <HAL_I2C_Init+0xd4>
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	3301      	adds	r3, #1
 80036e6:	e009      	b.n	80036fc <HAL_I2C_Init+0xe8>
 80036e8:	68bb      	ldr	r3, [r7, #8]
 80036ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80036ee:	fb02 f303 	mul.w	r3, r2, r3
 80036f2:	4a63      	ldr	r2, [pc, #396]	; (8003880 <HAL_I2C_Init+0x26c>)
 80036f4:	fba2 2303 	umull	r2, r3, r2, r3
 80036f8:	099b      	lsrs	r3, r3, #6
 80036fa:	3301      	adds	r3, #1
 80036fc:	687a      	ldr	r2, [r7, #4]
 80036fe:	6812      	ldr	r2, [r2, #0]
 8003700:	430b      	orrs	r3, r1
 8003702:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	69db      	ldr	r3, [r3, #28]
 800370a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800370e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	685b      	ldr	r3, [r3, #4]
 8003716:	4956      	ldr	r1, [pc, #344]	; (8003870 <HAL_I2C_Init+0x25c>)
 8003718:	428b      	cmp	r3, r1
 800371a:	d80d      	bhi.n	8003738 <HAL_I2C_Init+0x124>
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	1e59      	subs	r1, r3, #1
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	fbb1 f3f3 	udiv	r3, r1, r3
 800372a:	3301      	adds	r3, #1
 800372c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003730:	2b04      	cmp	r3, #4
 8003732:	bf38      	it	cc
 8003734:	2304      	movcc	r3, #4
 8003736:	e04f      	b.n	80037d8 <HAL_I2C_Init+0x1c4>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d111      	bne.n	8003764 <HAL_I2C_Init+0x150>
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	1e58      	subs	r0, r3, #1
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6859      	ldr	r1, [r3, #4]
 8003748:	460b      	mov	r3, r1
 800374a:	005b      	lsls	r3, r3, #1
 800374c:	440b      	add	r3, r1
 800374e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003752:	3301      	adds	r3, #1
 8003754:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003758:	2b00      	cmp	r3, #0
 800375a:	bf0c      	ite	eq
 800375c:	2301      	moveq	r3, #1
 800375e:	2300      	movne	r3, #0
 8003760:	b2db      	uxtb	r3, r3
 8003762:	e012      	b.n	800378a <HAL_I2C_Init+0x176>
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	1e58      	subs	r0, r3, #1
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6859      	ldr	r1, [r3, #4]
 800376c:	460b      	mov	r3, r1
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	0099      	lsls	r1, r3, #2
 8003774:	440b      	add	r3, r1
 8003776:	fbb0 f3f3 	udiv	r3, r0, r3
 800377a:	3301      	adds	r3, #1
 800377c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003780:	2b00      	cmp	r3, #0
 8003782:	bf0c      	ite	eq
 8003784:	2301      	moveq	r3, #1
 8003786:	2300      	movne	r3, #0
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	d001      	beq.n	8003792 <HAL_I2C_Init+0x17e>
 800378e:	2301      	movs	r3, #1
 8003790:	e022      	b.n	80037d8 <HAL_I2C_Init+0x1c4>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d10e      	bne.n	80037b8 <HAL_I2C_Init+0x1a4>
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	1e58      	subs	r0, r3, #1
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	6859      	ldr	r1, [r3, #4]
 80037a2:	460b      	mov	r3, r1
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	440b      	add	r3, r1
 80037a8:	fbb0 f3f3 	udiv	r3, r0, r3
 80037ac:	3301      	adds	r3, #1
 80037ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037b6:	e00f      	b.n	80037d8 <HAL_I2C_Init+0x1c4>
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	1e58      	subs	r0, r3, #1
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	6859      	ldr	r1, [r3, #4]
 80037c0:	460b      	mov	r3, r1
 80037c2:	009b      	lsls	r3, r3, #2
 80037c4:	440b      	add	r3, r1
 80037c6:	0099      	lsls	r1, r3, #2
 80037c8:	440b      	add	r3, r1
 80037ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80037ce:	3301      	adds	r3, #1
 80037d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037d4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80037d8:	6879      	ldr	r1, [r7, #4]
 80037da:	6809      	ldr	r1, [r1, #0]
 80037dc:	4313      	orrs	r3, r2
 80037de:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	69da      	ldr	r2, [r3, #28]
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a1b      	ldr	r3, [r3, #32]
 80037f2:	431a      	orrs	r2, r3
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	430a      	orrs	r2, r1
 80037fa:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003806:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800380a:	687a      	ldr	r2, [r7, #4]
 800380c:	6911      	ldr	r1, [r2, #16]
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	68d2      	ldr	r2, [r2, #12]
 8003812:	4311      	orrs	r1, r2
 8003814:	687a      	ldr	r2, [r7, #4]
 8003816:	6812      	ldr	r2, [r2, #0]
 8003818:	430b      	orrs	r3, r1
 800381a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	68db      	ldr	r3, [r3, #12]
 8003822:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	695a      	ldr	r2, [r3, #20]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	431a      	orrs	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	430a      	orrs	r2, r1
 8003836:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0201 	orr.w	r2, r2, #1
 8003846:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2200      	movs	r2, #0
 800384c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2220      	movs	r2, #32
 8003852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2200      	movs	r2, #0
 8003860:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003864:	2300      	movs	r3, #0
}
 8003866:	4618      	mov	r0, r3
 8003868:	3710      	adds	r7, #16
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	000186a0 	.word	0x000186a0
 8003874:	001e847f 	.word	0x001e847f
 8003878:	003d08ff 	.word	0x003d08ff
 800387c:	431bde83 	.word	0x431bde83
 8003880:	10624dd3 	.word	0x10624dd3

08003884 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b088      	sub	sp, #32
 8003888:	af02      	add	r7, sp, #8
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	607a      	str	r2, [r7, #4]
 800388e:	461a      	mov	r2, r3
 8003890:	460b      	mov	r3, r1
 8003892:	817b      	strh	r3, [r7, #10]
 8003894:	4613      	mov	r3, r2
 8003896:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003898:	f7fe fb0e 	bl	8001eb8 <HAL_GetTick>
 800389c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b20      	cmp	r3, #32
 80038a8:	f040 80e0 	bne.w	8003a6c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	9300      	str	r3, [sp, #0]
 80038b0:	2319      	movs	r3, #25
 80038b2:	2201      	movs	r2, #1
 80038b4:	4970      	ldr	r1, [pc, #448]	; (8003a78 <HAL_I2C_Master_Transmit+0x1f4>)
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 fa92 	bl	8003de0 <I2C_WaitOnFlagUntilTimeout>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80038c2:	2302      	movs	r3, #2
 80038c4:	e0d3      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d101      	bne.n	80038d4 <HAL_I2C_Master_Transmit+0x50>
 80038d0:	2302      	movs	r3, #2
 80038d2:	e0cc      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b01      	cmp	r3, #1
 80038e8:	d007      	beq.n	80038fa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	681a      	ldr	r2, [r3, #0]
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f042 0201 	orr.w	r2, r2, #1
 80038f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003908:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2221      	movs	r2, #33	; 0x21
 800390e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2210      	movs	r2, #16
 8003916:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2200      	movs	r2, #0
 800391e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	687a      	ldr	r2, [r7, #4]
 8003924:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	893a      	ldrh	r2, [r7, #8]
 800392a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003930:	b29a      	uxth	r2, r3
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	4a50      	ldr	r2, [pc, #320]	; (8003a7c <HAL_I2C_Master_Transmit+0x1f8>)
 800393a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800393c:	8979      	ldrh	r1, [r7, #10]
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	6a3a      	ldr	r2, [r7, #32]
 8003942:	68f8      	ldr	r0, [r7, #12]
 8003944:	f000 f9ca 	bl	8003cdc <I2C_MasterRequestWrite>
 8003948:	4603      	mov	r3, r0
 800394a:	2b00      	cmp	r3, #0
 800394c:	d001      	beq.n	8003952 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e08d      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003952:	2300      	movs	r3, #0
 8003954:	613b      	str	r3, [r7, #16]
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	613b      	str	r3, [r7, #16]
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	699b      	ldr	r3, [r3, #24]
 8003964:	613b      	str	r3, [r7, #16]
 8003966:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003968:	e066      	b.n	8003a38 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800396a:	697a      	ldr	r2, [r7, #20]
 800396c:	6a39      	ldr	r1, [r7, #32]
 800396e:	68f8      	ldr	r0, [r7, #12]
 8003970:	f000 fb0c 	bl	8003f8c <I2C_WaitOnTXEFlagUntilTimeout>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	d00d      	beq.n	8003996 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800397e:	2b04      	cmp	r3, #4
 8003980:	d107      	bne.n	8003992 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003990:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e06b      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399a:	781a      	ldrb	r2, [r3, #0]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a6:	1c5a      	adds	r2, r3, #1
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b0:	b29b      	uxth	r3, r3
 80039b2:	3b01      	subs	r3, #1
 80039b4:	b29a      	uxth	r2, r3
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039be:	3b01      	subs	r3, #1
 80039c0:	b29a      	uxth	r2, r3
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	695b      	ldr	r3, [r3, #20]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b04      	cmp	r3, #4
 80039d2:	d11b      	bne.n	8003a0c <HAL_I2C_Master_Transmit+0x188>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d017      	beq.n	8003a0c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039e0:	781a      	ldrb	r2, [r3, #0]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039ec:	1c5a      	adds	r2, r3, #1
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	3b01      	subs	r3, #1
 80039fa:	b29a      	uxth	r2, r3
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a04:	3b01      	subs	r3, #1
 8003a06:	b29a      	uxth	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003a0c:	697a      	ldr	r2, [r7, #20]
 8003a0e:	6a39      	ldr	r1, [r7, #32]
 8003a10:	68f8      	ldr	r0, [r7, #12]
 8003a12:	f000 fafc 	bl	800400e <I2C_WaitOnBTFFlagUntilTimeout>
 8003a16:	4603      	mov	r3, r0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d00d      	beq.n	8003a38 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a20:	2b04      	cmp	r3, #4
 8003a22:	d107      	bne.n	8003a34 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a32:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003a34:	2301      	movs	r3, #1
 8003a36:	e01a      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d194      	bne.n	800396a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003a4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	2220      	movs	r2, #32
 8003a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	e000      	b.n	8003a6e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003a6c:	2302      	movs	r3, #2
  }
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3718      	adds	r7, #24
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}
 8003a76:	bf00      	nop
 8003a78:	00100002 	.word	0x00100002
 8003a7c:	ffff0000 	.word	0xffff0000

08003a80 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b08a      	sub	sp, #40	; 0x28
 8003a84:	af02      	add	r7, sp, #8
 8003a86:	60f8      	str	r0, [r7, #12]
 8003a88:	607a      	str	r2, [r7, #4]
 8003a8a:	603b      	str	r3, [r7, #0]
 8003a8c:	460b      	mov	r3, r1
 8003a8e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003a90:	f7fe fa12 	bl	8001eb8 <HAL_GetTick>
 8003a94:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8003a96:	2301      	movs	r3, #1
 8003a98:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aa0:	b2db      	uxtb	r3, r3
 8003aa2:	2b20      	cmp	r3, #32
 8003aa4:	f040 8110 	bne.w	8003cc8 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	9300      	str	r3, [sp, #0]
 8003aac:	2319      	movs	r3, #25
 8003aae:	2201      	movs	r2, #1
 8003ab0:	4988      	ldr	r1, [pc, #544]	; (8003cd4 <HAL_I2C_IsDeviceReady+0x254>)
 8003ab2:	68f8      	ldr	r0, [r7, #12]
 8003ab4:	f000 f994 	bl	8003de0 <I2C_WaitOnFlagUntilTimeout>
 8003ab8:	4603      	mov	r3, r0
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d001      	beq.n	8003ac2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003abe:	2302      	movs	r3, #2
 8003ac0:	e103      	b.n	8003cca <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ac8:	2b01      	cmp	r3, #1
 8003aca:	d101      	bne.n	8003ad0 <HAL_I2C_IsDeviceReady+0x50>
 8003acc:	2302      	movs	r3, #2
 8003ace:	e0fc      	b.n	8003cca <HAL_I2C_IsDeviceReady+0x24a>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d007      	beq.n	8003af6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f042 0201 	orr.w	r2, r2, #1
 8003af4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003b04:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	2224      	movs	r2, #36	; 0x24
 8003b0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2200      	movs	r2, #0
 8003b12:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	4a70      	ldr	r2, [pc, #448]	; (8003cd8 <HAL_I2C_IsDeviceReady+0x258>)
 8003b18:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	681a      	ldr	r2, [r3, #0]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b28:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8003b2a:	69fb      	ldr	r3, [r7, #28]
 8003b2c:	9300      	str	r3, [sp, #0]
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	2200      	movs	r2, #0
 8003b32:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003b36:	68f8      	ldr	r0, [r7, #12]
 8003b38:	f000 f952 	bl	8003de0 <I2C_WaitOnFlagUntilTimeout>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d00c      	beq.n	8003b5c <HAL_I2C_IsDeviceReady+0xdc>
      {
        if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d003      	beq.n	8003b58 <HAL_I2C_IsDeviceReady+0xd8>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003b56:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003b58:	2303      	movs	r3, #3
 8003b5a:	e0b6      	b.n	8003cca <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003b5c:	897b      	ldrh	r3, [r7, #10]
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	461a      	mov	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003b6a:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003b6c:	f7fe f9a4 	bl	8001eb8 <HAL_GetTick>
 8003b70:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	695b      	ldr	r3, [r3, #20]
 8003b78:	f003 0302 	and.w	r3, r3, #2
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	bf0c      	ite	eq
 8003b80:	2301      	moveq	r3, #1
 8003b82:	2300      	movne	r3, #0
 8003b84:	b2db      	uxtb	r3, r3
 8003b86:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	695b      	ldr	r3, [r3, #20]
 8003b8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b96:	bf0c      	ite	eq
 8003b98:	2301      	moveq	r3, #1
 8003b9a:	2300      	movne	r3, #0
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003ba0:	e025      	b.n	8003bee <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003ba2:	f7fe f989 	bl	8001eb8 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	429a      	cmp	r2, r3
 8003bb0:	d302      	bcc.n	8003bb8 <HAL_I2C_IsDeviceReady+0x138>
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d103      	bne.n	8003bc0 <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	22a0      	movs	r2, #160	; 0xa0
 8003bbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	695b      	ldr	r3, [r3, #20]
 8003bc6:	f003 0302 	and.w	r3, r3, #2
 8003bca:	2b02      	cmp	r3, #2
 8003bcc:	bf0c      	ite	eq
 8003bce:	2301      	moveq	r3, #1
 8003bd0:	2300      	movne	r3, #0
 8003bd2:	b2db      	uxtb	r3, r3
 8003bd4:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	695b      	ldr	r3, [r3, #20]
 8003bdc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003be0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003be4:	bf0c      	ite	eq
 8003be6:	2301      	moveq	r3, #1
 8003be8:	2300      	movne	r3, #0
 8003bea:	b2db      	uxtb	r3, r3
 8003bec:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2ba0      	cmp	r3, #160	; 0xa0
 8003bf8:	d005      	beq.n	8003c06 <HAL_I2C_IsDeviceReady+0x186>
 8003bfa:	7dfb      	ldrb	r3, [r7, #23]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d102      	bne.n	8003c06 <HAL_I2C_IsDeviceReady+0x186>
 8003c00:	7dbb      	ldrb	r3, [r7, #22]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d0cd      	beq.n	8003ba2 <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	2220      	movs	r2, #32
 8003c0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	f003 0302 	and.w	r3, r3, #2
 8003c18:	2b02      	cmp	r3, #2
 8003c1a:	d129      	bne.n	8003c70 <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681a      	ldr	r2, [r3, #0]
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c2a:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	613b      	str	r3, [r7, #16]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	695b      	ldr	r3, [r3, #20]
 8003c36:	613b      	str	r3, [r7, #16]
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	699b      	ldr	r3, [r3, #24]
 8003c3e:	613b      	str	r3, [r7, #16]
 8003c40:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c42:	69fb      	ldr	r3, [r7, #28]
 8003c44:	9300      	str	r3, [sp, #0]
 8003c46:	2319      	movs	r3, #25
 8003c48:	2201      	movs	r2, #1
 8003c4a:	4922      	ldr	r1, [pc, #136]	; (8003cd4 <HAL_I2C_IsDeviceReady+0x254>)
 8003c4c:	68f8      	ldr	r0, [r7, #12]
 8003c4e:	f000 f8c7 	bl	8003de0 <I2C_WaitOnFlagUntilTimeout>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d001      	beq.n	8003c5c <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	e036      	b.n	8003cca <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2220      	movs	r2, #32
 8003c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003c6c:	2300      	movs	r3, #0
 8003c6e:	e02c      	b.n	8003cca <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681a      	ldr	r2, [r3, #0]
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c7e:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c88:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c8a:	69fb      	ldr	r3, [r7, #28]
 8003c8c:	9300      	str	r3, [sp, #0]
 8003c8e:	2319      	movs	r3, #25
 8003c90:	2201      	movs	r2, #1
 8003c92:	4910      	ldr	r1, [pc, #64]	; (8003cd4 <HAL_I2C_IsDeviceReady+0x254>)
 8003c94:	68f8      	ldr	r0, [r7, #12]
 8003c96:	f000 f8a3 	bl	8003de0 <I2C_WaitOnFlagUntilTimeout>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d001      	beq.n	8003ca4 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e012      	b.n	8003cca <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	3301      	adds	r3, #1
 8003ca8:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	f4ff af33 	bcc.w	8003b1a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2220      	movs	r2, #32
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e000      	b.n	8003cca <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8003cc8:	2302      	movs	r3, #2
  }
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3720      	adds	r7, #32
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}
 8003cd2:	bf00      	nop
 8003cd4:	00100002 	.word	0x00100002
 8003cd8:	ffff0000 	.word	0xffff0000

08003cdc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b088      	sub	sp, #32
 8003ce0:	af02      	add	r7, sp, #8
 8003ce2:	60f8      	str	r0, [r7, #12]
 8003ce4:	607a      	str	r2, [r7, #4]
 8003ce6:	603b      	str	r3, [r7, #0]
 8003ce8:	460b      	mov	r3, r1
 8003cea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	2b08      	cmp	r3, #8
 8003cf6:	d006      	beq.n	8003d06 <I2C_MasterRequestWrite+0x2a>
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	d003      	beq.n	8003d06 <I2C_MasterRequestWrite+0x2a>
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003d04:	d108      	bne.n	8003d18 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d14:	601a      	str	r2, [r3, #0]
 8003d16:	e00b      	b.n	8003d30 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1c:	2b12      	cmp	r3, #18
 8003d1e:	d107      	bne.n	8003d30 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003d2e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	9300      	str	r3, [sp, #0]
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003d3c:	68f8      	ldr	r0, [r7, #12]
 8003d3e:	f000 f84f 	bl	8003de0 <I2C_WaitOnFlagUntilTimeout>
 8003d42:	4603      	mov	r3, r0
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00c      	beq.n	8003d62 <I2C_MasterRequestWrite+0x86>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d003      	beq.n	8003d5e <I2C_MasterRequestWrite+0x82>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d5c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e035      	b.n	8003dce <I2C_MasterRequestWrite+0xf2>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	691b      	ldr	r3, [r3, #16]
 8003d66:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d6a:	d108      	bne.n	8003d7e <I2C_MasterRequestWrite+0xa2>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003d6c:	897b      	ldrh	r3, [r7, #10]
 8003d6e:	b2db      	uxtb	r3, r3
 8003d70:	461a      	mov	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003d7a:	611a      	str	r2, [r3, #16]
 8003d7c:	e01b      	b.n	8003db6 <I2C_MasterRequestWrite+0xda>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003d7e:	897b      	ldrh	r3, [r7, #10]
 8003d80:	11db      	asrs	r3, r3, #7
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	f003 0306 	and.w	r3, r3, #6
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	f063 030f 	orn	r3, r3, #15
 8003d8e:	b2da      	uxtb	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	687a      	ldr	r2, [r7, #4]
 8003d9a:	490f      	ldr	r1, [pc, #60]	; (8003dd8 <I2C_MasterRequestWrite+0xfc>)
 8003d9c:	68f8      	ldr	r0, [r7, #12]
 8003d9e:	f000 f876 	bl	8003e8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d001      	beq.n	8003dac <I2C_MasterRequestWrite+0xd0>
    {
      return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e010      	b.n	8003dce <I2C_MasterRequestWrite+0xf2>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003dac:	897b      	ldrh	r3, [r7, #10]
 8003dae:	b2da      	uxtb	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	4908      	ldr	r1, [pc, #32]	; (8003ddc <I2C_MasterRequestWrite+0x100>)
 8003dbc:	68f8      	ldr	r0, [r7, #12]
 8003dbe:	f000 f866 	bl	8003e8e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d001      	beq.n	8003dcc <I2C_MasterRequestWrite+0xf0>
  {
    return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e000      	b.n	8003dce <I2C_MasterRequestWrite+0xf2>
  }

  return HAL_OK;
 8003dcc:	2300      	movs	r3, #0
}
 8003dce:	4618      	mov	r0, r3
 8003dd0:	3718      	adds	r7, #24
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bd80      	pop	{r7, pc}
 8003dd6:	bf00      	nop
 8003dd8:	00010008 	.word	0x00010008
 8003ddc:	00010002 	.word	0x00010002

08003de0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	60f8      	str	r0, [r7, #12]
 8003de8:	60b9      	str	r1, [r7, #8]
 8003dea:	603b      	str	r3, [r7, #0]
 8003dec:	4613      	mov	r3, r2
 8003dee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003df0:	e025      	b.n	8003e3e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003df8:	d021      	beq.n	8003e3e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dfa:	f7fe f85d 	bl	8001eb8 <HAL_GetTick>
 8003dfe:	4602      	mov	r2, r0
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	683a      	ldr	r2, [r7, #0]
 8003e06:	429a      	cmp	r2, r3
 8003e08:	d302      	bcc.n	8003e10 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d116      	bne.n	8003e3e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	2200      	movs	r2, #0
 8003e14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2220      	movs	r2, #32
 8003e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2200      	movs	r2, #0
 8003e22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e2a:	f043 0220 	orr.w	r2, r3, #32
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2200      	movs	r2, #0
 8003e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e023      	b.n	8003e86 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	0c1b      	lsrs	r3, r3, #16
 8003e42:	b2db      	uxtb	r3, r3
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d10d      	bne.n	8003e64 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	695b      	ldr	r3, [r3, #20]
 8003e4e:	43da      	mvns	r2, r3
 8003e50:	68bb      	ldr	r3, [r7, #8]
 8003e52:	4013      	ands	r3, r2
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	bf0c      	ite	eq
 8003e5a:	2301      	moveq	r3, #1
 8003e5c:	2300      	movne	r3, #0
 8003e5e:	b2db      	uxtb	r3, r3
 8003e60:	461a      	mov	r2, r3
 8003e62:	e00c      	b.n	8003e7e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	699b      	ldr	r3, [r3, #24]
 8003e6a:	43da      	mvns	r2, r3
 8003e6c:	68bb      	ldr	r3, [r7, #8]
 8003e6e:	4013      	ands	r3, r2
 8003e70:	b29b      	uxth	r3, r3
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	bf0c      	ite	eq
 8003e76:	2301      	moveq	r3, #1
 8003e78:	2300      	movne	r3, #0
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	461a      	mov	r2, r3
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	429a      	cmp	r2, r3
 8003e82:	d0b6      	beq.n	8003df2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003e84:	2300      	movs	r3, #0
}
 8003e86:	4618      	mov	r0, r3
 8003e88:	3710      	adds	r7, #16
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	bd80      	pop	{r7, pc}

08003e8e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003e8e:	b580      	push	{r7, lr}
 8003e90:	b084      	sub	sp, #16
 8003e92:	af00      	add	r7, sp, #0
 8003e94:	60f8      	str	r0, [r7, #12]
 8003e96:	60b9      	str	r1, [r7, #8]
 8003e98:	607a      	str	r2, [r7, #4]
 8003e9a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003e9c:	e051      	b.n	8003f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ea8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eac:	d123      	bne.n	8003ef6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681a      	ldr	r2, [r3, #0]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ebc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ec6:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2220      	movs	r2, #32
 8003ed2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	2200      	movs	r2, #0
 8003eda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee2:	f043 0204 	orr.w	r2, r3, #4
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e046      	b.n	8003f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003efc:	d021      	beq.n	8003f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003efe:	f7fd ffdb 	bl	8001eb8 <HAL_GetTick>
 8003f02:	4602      	mov	r2, r0
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	1ad3      	subs	r3, r2, r3
 8003f08:	687a      	ldr	r2, [r7, #4]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d302      	bcc.n	8003f14 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d116      	bne.n	8003f42 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003f14:	68fb      	ldr	r3, [r7, #12]
 8003f16:	2200      	movs	r2, #0
 8003f18:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2220      	movs	r2, #32
 8003f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2e:	f043 0220 	orr.w	r2, r3, #32
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003f3e:	2301      	movs	r3, #1
 8003f40:	e020      	b.n	8003f84 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003f42:	68bb      	ldr	r3, [r7, #8]
 8003f44:	0c1b      	lsrs	r3, r3, #16
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	2b01      	cmp	r3, #1
 8003f4a:	d10c      	bne.n	8003f66 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	695b      	ldr	r3, [r3, #20]
 8003f52:	43da      	mvns	r2, r3
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	4013      	ands	r3, r2
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	bf14      	ite	ne
 8003f5e:	2301      	movne	r3, #1
 8003f60:	2300      	moveq	r3, #0
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	e00b      	b.n	8003f7e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	699b      	ldr	r3, [r3, #24]
 8003f6c:	43da      	mvns	r2, r3
 8003f6e:	68bb      	ldr	r3, [r7, #8]
 8003f70:	4013      	ands	r3, r2
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	bf14      	ite	ne
 8003f78:	2301      	movne	r3, #1
 8003f7a:	2300      	moveq	r3, #0
 8003f7c:	b2db      	uxtb	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d18d      	bne.n	8003e9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3710      	adds	r7, #16
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b084      	sub	sp, #16
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	60f8      	str	r0, [r7, #12]
 8003f94:	60b9      	str	r1, [r7, #8]
 8003f96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f98:	e02d      	b.n	8003ff6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003f9a:	68f8      	ldr	r0, [r7, #12]
 8003f9c:	f000 f878 	bl	8004090 <I2C_IsAcknowledgeFailed>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	e02d      	b.n	8004006 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb0:	d021      	beq.n	8003ff6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fb2:	f7fd ff81 	bl	8001eb8 <HAL_GetTick>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	1ad3      	subs	r3, r2, r3
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d302      	bcc.n	8003fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d116      	bne.n	8003ff6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	2200      	movs	r2, #0
 8003fcc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2220      	movs	r2, #32
 8003fd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	2200      	movs	r2, #0
 8003fda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe2:	f043 0220 	orr.w	r2, r3, #32
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e007      	b.n	8004006 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	695b      	ldr	r3, [r3, #20]
 8003ffc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004000:	2b80      	cmp	r3, #128	; 0x80
 8004002:	d1ca      	bne.n	8003f9a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b084      	sub	sp, #16
 8004012:	af00      	add	r7, sp, #0
 8004014:	60f8      	str	r0, [r7, #12]
 8004016:	60b9      	str	r1, [r7, #8]
 8004018:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800401a:	e02d      	b.n	8004078 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800401c:	68f8      	ldr	r0, [r7, #12]
 800401e:	f000 f837 	bl	8004090 <I2C_IsAcknowledgeFailed>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d001      	beq.n	800402c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	e02d      	b.n	8004088 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004032:	d021      	beq.n	8004078 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004034:	f7fd ff40 	bl	8001eb8 <HAL_GetTick>
 8004038:	4602      	mov	r2, r0
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	1ad3      	subs	r3, r2, r3
 800403e:	68ba      	ldr	r2, [r7, #8]
 8004040:	429a      	cmp	r2, r3
 8004042:	d302      	bcc.n	800404a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004044:	68bb      	ldr	r3, [r7, #8]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d116      	bne.n	8004078 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	2200      	movs	r2, #0
 800404e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	2220      	movs	r2, #32
 8004054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	2200      	movs	r2, #0
 800405c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004064:	f043 0220 	orr.w	r2, r3, #32
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	2200      	movs	r2, #0
 8004070:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004074:	2301      	movs	r3, #1
 8004076:	e007      	b.n	8004088 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	695b      	ldr	r3, [r3, #20]
 800407e:	f003 0304 	and.w	r3, r3, #4
 8004082:	2b04      	cmp	r3, #4
 8004084:	d1ca      	bne.n	800401c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004086:	2300      	movs	r3, #0
}
 8004088:	4618      	mov	r0, r3
 800408a:	3710      	adds	r7, #16
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	695b      	ldr	r3, [r3, #20]
 800409e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040a6:	d11b      	bne.n	80040e0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80040b0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2200      	movs	r2, #0
 80040b6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2220      	movs	r2, #32
 80040bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2200      	movs	r2, #0
 80040c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040cc:	f043 0204 	orr.w	r2, r3, #4
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e000      	b.n	80040e2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	370c      	adds	r7, #12
 80040e6:	46bd      	mov	sp, r7
 80040e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ec:	4770      	bx	lr

080040ee <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80040ee:	b480      	push	{r7}
 80040f0:	b083      	sub	sp, #12
 80040f2:	af00      	add	r7, sp, #0
 80040f4:	6078      	str	r0, [r7, #4]
 80040f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b20      	cmp	r3, #32
 8004102:	d129      	bne.n	8004158 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2224      	movs	r2, #36	; 0x24
 8004108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	681a      	ldr	r2, [r3, #0]
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f022 0201 	bic.w	r2, r2, #1
 800411a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f022 0210 	bic.w	r2, r2, #16
 800412a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	683a      	ldr	r2, [r7, #0]
 8004138:	430a      	orrs	r2, r1
 800413a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	f042 0201 	orr.w	r2, r2, #1
 800414a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2220      	movs	r2, #32
 8004150:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004154:	2300      	movs	r3, #0
 8004156:	e000      	b.n	800415a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8004158:	2302      	movs	r3, #2
  }
}
 800415a:	4618      	mov	r0, r3
 800415c:	370c      	adds	r7, #12
 800415e:	46bd      	mov	sp, r7
 8004160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004164:	4770      	bx	lr

08004166 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004166:	b480      	push	{r7}
 8004168:	b085      	sub	sp, #20
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
 800416e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8004170:	2300      	movs	r3, #0
 8004172:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800417a:	b2db      	uxtb	r3, r3
 800417c:	2b20      	cmp	r3, #32
 800417e:	d12a      	bne.n	80041d6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2224      	movs	r2, #36	; 0x24
 8004184:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0201 	bic.w	r2, r2, #1
 8004196:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800419e:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80041a0:	89fb      	ldrh	r3, [r7, #14]
 80041a2:	f023 030f 	bic.w	r3, r3, #15
 80041a6:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	b29a      	uxth	r2, r3
 80041ac:	89fb      	ldrh	r3, [r7, #14]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	89fa      	ldrh	r2, [r7, #14]
 80041b8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	681a      	ldr	r2, [r3, #0]
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f042 0201 	orr.w	r2, r2, #1
 80041c8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2220      	movs	r2, #32
 80041ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80041d2:	2300      	movs	r3, #0
 80041d4:	e000      	b.n	80041d8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80041d6:	2302      	movs	r3, #2
  }
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3714      	adds	r7, #20
 80041dc:	46bd      	mov	sp, r7
 80041de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e2:	4770      	bx	lr

080041e4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b082      	sub	sp, #8
 80041e8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 80041ea:	2300      	movs	r3, #0
 80041ec:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80041ee:	2300      	movs	r3, #0
 80041f0:	603b      	str	r3, [r7, #0]
 80041f2:	4b20      	ldr	r3, [pc, #128]	; (8004274 <HAL_PWREx_EnableOverDrive+0x90>)
 80041f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f6:	4a1f      	ldr	r2, [pc, #124]	; (8004274 <HAL_PWREx_EnableOverDrive+0x90>)
 80041f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041fc:	6413      	str	r3, [r2, #64]	; 0x40
 80041fe:	4b1d      	ldr	r3, [pc, #116]	; (8004274 <HAL_PWREx_EnableOverDrive+0x90>)
 8004200:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004202:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004206:	603b      	str	r3, [r7, #0]
 8004208:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800420a:	4b1b      	ldr	r3, [pc, #108]	; (8004278 <HAL_PWREx_EnableOverDrive+0x94>)
 800420c:	2201      	movs	r2, #1
 800420e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004210:	f7fd fe52 	bl	8001eb8 <HAL_GetTick>
 8004214:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004216:	e009      	b.n	800422c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004218:	f7fd fe4e 	bl	8001eb8 <HAL_GetTick>
 800421c:	4602      	mov	r2, r0
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004226:	d901      	bls.n	800422c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e01f      	b.n	800426c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800422c:	4b13      	ldr	r3, [pc, #76]	; (800427c <HAL_PWREx_EnableOverDrive+0x98>)
 800422e:	685b      	ldr	r3, [r3, #4]
 8004230:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004234:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004238:	d1ee      	bne.n	8004218 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800423a:	4b11      	ldr	r3, [pc, #68]	; (8004280 <HAL_PWREx_EnableOverDrive+0x9c>)
 800423c:	2201      	movs	r2, #1
 800423e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004240:	f7fd fe3a 	bl	8001eb8 <HAL_GetTick>
 8004244:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004246:	e009      	b.n	800425c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004248:	f7fd fe36 	bl	8001eb8 <HAL_GetTick>
 800424c:	4602      	mov	r2, r0
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	1ad3      	subs	r3, r2, r3
 8004252:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004256:	d901      	bls.n	800425c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8004258:	2303      	movs	r3, #3
 800425a:	e007      	b.n	800426c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800425c:	4b07      	ldr	r3, [pc, #28]	; (800427c <HAL_PWREx_EnableOverDrive+0x98>)
 800425e:	685b      	ldr	r3, [r3, #4]
 8004260:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004264:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004268:	d1ee      	bne.n	8004248 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800426a:	2300      	movs	r3, #0
}
 800426c:	4618      	mov	r0, r3
 800426e:	3708      	adds	r7, #8
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	40023800 	.word	0x40023800
 8004278:	420e0040 	.word	0x420e0040
 800427c:	40007000 	.word	0x40007000
 8004280:	420e0044 	.word	0x420e0044

08004284 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004284:	b580      	push	{r7, lr}
 8004286:	b086      	sub	sp, #24
 8004288:	af00      	add	r7, sp, #0
 800428a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2b00      	cmp	r3, #0
 8004290:	d101      	bne.n	8004296 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004292:	2301      	movs	r3, #1
 8004294:	e25b      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	f003 0301 	and.w	r3, r3, #1
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d075      	beq.n	800438e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042a2:	4ba3      	ldr	r3, [pc, #652]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80042a4:	689b      	ldr	r3, [r3, #8]
 80042a6:	f003 030c 	and.w	r3, r3, #12
 80042aa:	2b04      	cmp	r3, #4
 80042ac:	d00c      	beq.n	80042c8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042ae:	4ba0      	ldr	r3, [pc, #640]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80042b0:	689b      	ldr	r3, [r3, #8]
 80042b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042b6:	2b08      	cmp	r3, #8
 80042b8:	d112      	bne.n	80042e0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042ba:	4b9d      	ldr	r3, [pc, #628]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042c2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042c6:	d10b      	bne.n	80042e0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c8:	4b99      	ldr	r3, [pc, #612]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d05b      	beq.n	800438c <HAL_RCC_OscConfig+0x108>
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d157      	bne.n	800438c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042dc:	2301      	movs	r3, #1
 80042de:	e236      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042e8:	d106      	bne.n	80042f8 <HAL_RCC_OscConfig+0x74>
 80042ea:	4b91      	ldr	r3, [pc, #580]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a90      	ldr	r2, [pc, #576]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80042f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042f4:	6013      	str	r3, [r2, #0]
 80042f6:	e01d      	b.n	8004334 <HAL_RCC_OscConfig+0xb0>
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004300:	d10c      	bne.n	800431c <HAL_RCC_OscConfig+0x98>
 8004302:	4b8b      	ldr	r3, [pc, #556]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4a8a      	ldr	r2, [pc, #552]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004308:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800430c:	6013      	str	r3, [r2, #0]
 800430e:	4b88      	ldr	r3, [pc, #544]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	4a87      	ldr	r2, [pc, #540]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004314:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004318:	6013      	str	r3, [r2, #0]
 800431a:	e00b      	b.n	8004334 <HAL_RCC_OscConfig+0xb0>
 800431c:	4b84      	ldr	r3, [pc, #528]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a83      	ldr	r2, [pc, #524]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004322:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004326:	6013      	str	r3, [r2, #0]
 8004328:	4b81      	ldr	r3, [pc, #516]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a80      	ldr	r2, [pc, #512]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 800432e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004332:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	685b      	ldr	r3, [r3, #4]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d013      	beq.n	8004364 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800433c:	f7fd fdbc 	bl	8001eb8 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004342:	e008      	b.n	8004356 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004344:	f7fd fdb8 	bl	8001eb8 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b64      	cmp	r3, #100	; 0x64
 8004350:	d901      	bls.n	8004356 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e1fb      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004356:	4b76      	ldr	r3, [pc, #472]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800435e:	2b00      	cmp	r3, #0
 8004360:	d0f0      	beq.n	8004344 <HAL_RCC_OscConfig+0xc0>
 8004362:	e014      	b.n	800438e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004364:	f7fd fda8 	bl	8001eb8 <HAL_GetTick>
 8004368:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800436a:	e008      	b.n	800437e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800436c:	f7fd fda4 	bl	8001eb8 <HAL_GetTick>
 8004370:	4602      	mov	r2, r0
 8004372:	693b      	ldr	r3, [r7, #16]
 8004374:	1ad3      	subs	r3, r2, r3
 8004376:	2b64      	cmp	r3, #100	; 0x64
 8004378:	d901      	bls.n	800437e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800437a:	2303      	movs	r3, #3
 800437c:	e1e7      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800437e:	4b6c      	ldr	r3, [pc, #432]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004386:	2b00      	cmp	r3, #0
 8004388:	d1f0      	bne.n	800436c <HAL_RCC_OscConfig+0xe8>
 800438a:	e000      	b.n	800438e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800438c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0302 	and.w	r3, r3, #2
 8004396:	2b00      	cmp	r3, #0
 8004398:	d063      	beq.n	8004462 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800439a:	4b65      	ldr	r3, [pc, #404]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 800439c:	689b      	ldr	r3, [r3, #8]
 800439e:	f003 030c 	and.w	r3, r3, #12
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d00b      	beq.n	80043be <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043a6:	4b62      	ldr	r3, [pc, #392]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043ae:	2b08      	cmp	r3, #8
 80043b0:	d11c      	bne.n	80043ec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043b2:	4b5f      	ldr	r3, [pc, #380]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043ba:	2b00      	cmp	r3, #0
 80043bc:	d116      	bne.n	80043ec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043be:	4b5c      	ldr	r3, [pc, #368]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d005      	beq.n	80043d6 <HAL_RCC_OscConfig+0x152>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	68db      	ldr	r3, [r3, #12]
 80043ce:	2b01      	cmp	r3, #1
 80043d0:	d001      	beq.n	80043d6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043d2:	2301      	movs	r3, #1
 80043d4:	e1bb      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d6:	4b56      	ldr	r3, [pc, #344]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	00db      	lsls	r3, r3, #3
 80043e4:	4952      	ldr	r1, [pc, #328]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80043e6:	4313      	orrs	r3, r2
 80043e8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ea:	e03a      	b.n	8004462 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	68db      	ldr	r3, [r3, #12]
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d020      	beq.n	8004436 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043f4:	4b4f      	ldr	r3, [pc, #316]	; (8004534 <HAL_RCC_OscConfig+0x2b0>)
 80043f6:	2201      	movs	r2, #1
 80043f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043fa:	f7fd fd5d 	bl	8001eb8 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004400:	e008      	b.n	8004414 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004402:	f7fd fd59 	bl	8001eb8 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	2b02      	cmp	r3, #2
 800440e:	d901      	bls.n	8004414 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e19c      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004414:	4b46      	ldr	r3, [pc, #280]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	2b00      	cmp	r3, #0
 800441e:	d0f0      	beq.n	8004402 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004420:	4b43      	ldr	r3, [pc, #268]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	691b      	ldr	r3, [r3, #16]
 800442c:	00db      	lsls	r3, r3, #3
 800442e:	4940      	ldr	r1, [pc, #256]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004430:	4313      	orrs	r3, r2
 8004432:	600b      	str	r3, [r1, #0]
 8004434:	e015      	b.n	8004462 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004436:	4b3f      	ldr	r3, [pc, #252]	; (8004534 <HAL_RCC_OscConfig+0x2b0>)
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443c:	f7fd fd3c 	bl	8001eb8 <HAL_GetTick>
 8004440:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004442:	e008      	b.n	8004456 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004444:	f7fd fd38 	bl	8001eb8 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	2b02      	cmp	r3, #2
 8004450:	d901      	bls.n	8004456 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004452:	2303      	movs	r3, #3
 8004454:	e17b      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004456:	4b36      	ldr	r3, [pc, #216]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 0302 	and.w	r3, r3, #2
 800445e:	2b00      	cmp	r3, #0
 8004460:	d1f0      	bne.n	8004444 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f003 0308 	and.w	r3, r3, #8
 800446a:	2b00      	cmp	r3, #0
 800446c:	d030      	beq.n	80044d0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	695b      	ldr	r3, [r3, #20]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d016      	beq.n	80044a4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004476:	4b30      	ldr	r3, [pc, #192]	; (8004538 <HAL_RCC_OscConfig+0x2b4>)
 8004478:	2201      	movs	r2, #1
 800447a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800447c:	f7fd fd1c 	bl	8001eb8 <HAL_GetTick>
 8004480:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004482:	e008      	b.n	8004496 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004484:	f7fd fd18 	bl	8001eb8 <HAL_GetTick>
 8004488:	4602      	mov	r2, r0
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	1ad3      	subs	r3, r2, r3
 800448e:	2b02      	cmp	r3, #2
 8004490:	d901      	bls.n	8004496 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004492:	2303      	movs	r3, #3
 8004494:	e15b      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004496:	4b26      	ldr	r3, [pc, #152]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004498:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800449a:	f003 0302 	and.w	r3, r3, #2
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d0f0      	beq.n	8004484 <HAL_RCC_OscConfig+0x200>
 80044a2:	e015      	b.n	80044d0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044a4:	4b24      	ldr	r3, [pc, #144]	; (8004538 <HAL_RCC_OscConfig+0x2b4>)
 80044a6:	2200      	movs	r2, #0
 80044a8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044aa:	f7fd fd05 	bl	8001eb8 <HAL_GetTick>
 80044ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044b0:	e008      	b.n	80044c4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044b2:	f7fd fd01 	bl	8001eb8 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d901      	bls.n	80044c4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e144      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044c4:	4b1a      	ldr	r3, [pc, #104]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80044c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044c8:	f003 0302 	and.w	r3, r3, #2
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d1f0      	bne.n	80044b2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0304 	and.w	r3, r3, #4
 80044d8:	2b00      	cmp	r3, #0
 80044da:	f000 80a0 	beq.w	800461e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044de:	2300      	movs	r3, #0
 80044e0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044e2:	4b13      	ldr	r3, [pc, #76]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80044e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d10f      	bne.n	800450e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044ee:	2300      	movs	r3, #0
 80044f0:	60bb      	str	r3, [r7, #8]
 80044f2:	4b0f      	ldr	r3, [pc, #60]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80044f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f6:	4a0e      	ldr	r2, [pc, #56]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 80044f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80044fc:	6413      	str	r3, [r2, #64]	; 0x40
 80044fe:	4b0c      	ldr	r3, [pc, #48]	; (8004530 <HAL_RCC_OscConfig+0x2ac>)
 8004500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004502:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004506:	60bb      	str	r3, [r7, #8]
 8004508:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800450a:	2301      	movs	r3, #1
 800450c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800450e:	4b0b      	ldr	r3, [pc, #44]	; (800453c <HAL_RCC_OscConfig+0x2b8>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004516:	2b00      	cmp	r3, #0
 8004518:	d121      	bne.n	800455e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800451a:	4b08      	ldr	r3, [pc, #32]	; (800453c <HAL_RCC_OscConfig+0x2b8>)
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a07      	ldr	r2, [pc, #28]	; (800453c <HAL_RCC_OscConfig+0x2b8>)
 8004520:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004524:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004526:	f7fd fcc7 	bl	8001eb8 <HAL_GetTick>
 800452a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800452c:	e011      	b.n	8004552 <HAL_RCC_OscConfig+0x2ce>
 800452e:	bf00      	nop
 8004530:	40023800 	.word	0x40023800
 8004534:	42470000 	.word	0x42470000
 8004538:	42470e80 	.word	0x42470e80
 800453c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004540:	f7fd fcba 	bl	8001eb8 <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e0fd      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004552:	4b81      	ldr	r3, [pc, #516]	; (8004758 <HAL_RCC_OscConfig+0x4d4>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800455a:	2b00      	cmp	r3, #0
 800455c:	d0f0      	beq.n	8004540 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	689b      	ldr	r3, [r3, #8]
 8004562:	2b01      	cmp	r3, #1
 8004564:	d106      	bne.n	8004574 <HAL_RCC_OscConfig+0x2f0>
 8004566:	4b7d      	ldr	r3, [pc, #500]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 8004568:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800456a:	4a7c      	ldr	r2, [pc, #496]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 800456c:	f043 0301 	orr.w	r3, r3, #1
 8004570:	6713      	str	r3, [r2, #112]	; 0x70
 8004572:	e01c      	b.n	80045ae <HAL_RCC_OscConfig+0x32a>
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	2b05      	cmp	r3, #5
 800457a:	d10c      	bne.n	8004596 <HAL_RCC_OscConfig+0x312>
 800457c:	4b77      	ldr	r3, [pc, #476]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 800457e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004580:	4a76      	ldr	r2, [pc, #472]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 8004582:	f043 0304 	orr.w	r3, r3, #4
 8004586:	6713      	str	r3, [r2, #112]	; 0x70
 8004588:	4b74      	ldr	r3, [pc, #464]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 800458a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800458c:	4a73      	ldr	r2, [pc, #460]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 800458e:	f043 0301 	orr.w	r3, r3, #1
 8004592:	6713      	str	r3, [r2, #112]	; 0x70
 8004594:	e00b      	b.n	80045ae <HAL_RCC_OscConfig+0x32a>
 8004596:	4b71      	ldr	r3, [pc, #452]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 8004598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459a:	4a70      	ldr	r2, [pc, #448]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 800459c:	f023 0301 	bic.w	r3, r3, #1
 80045a0:	6713      	str	r3, [r2, #112]	; 0x70
 80045a2:	4b6e      	ldr	r3, [pc, #440]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 80045a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045a6:	4a6d      	ldr	r2, [pc, #436]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 80045a8:	f023 0304 	bic.w	r3, r3, #4
 80045ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	689b      	ldr	r3, [r3, #8]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d015      	beq.n	80045e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045b6:	f7fd fc7f 	bl	8001eb8 <HAL_GetTick>
 80045ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045bc:	e00a      	b.n	80045d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045be:	f7fd fc7b 	bl	8001eb8 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d901      	bls.n	80045d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80045d0:	2303      	movs	r3, #3
 80045d2:	e0bc      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045d4:	4b61      	ldr	r3, [pc, #388]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 80045d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d0ee      	beq.n	80045be <HAL_RCC_OscConfig+0x33a>
 80045e0:	e014      	b.n	800460c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045e2:	f7fd fc69 	bl	8001eb8 <HAL_GetTick>
 80045e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045e8:	e00a      	b.n	8004600 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045ea:	f7fd fc65 	bl	8001eb8 <HAL_GetTick>
 80045ee:	4602      	mov	r2, r0
 80045f0:	693b      	ldr	r3, [r7, #16]
 80045f2:	1ad3      	subs	r3, r2, r3
 80045f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d901      	bls.n	8004600 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80045fc:	2303      	movs	r3, #3
 80045fe:	e0a6      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004600:	4b56      	ldr	r3, [pc, #344]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 8004602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004604:	f003 0302 	and.w	r3, r3, #2
 8004608:	2b00      	cmp	r3, #0
 800460a:	d1ee      	bne.n	80045ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800460c:	7dfb      	ldrb	r3, [r7, #23]
 800460e:	2b01      	cmp	r3, #1
 8004610:	d105      	bne.n	800461e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004612:	4b52      	ldr	r3, [pc, #328]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 8004614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004616:	4a51      	ldr	r2, [pc, #324]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 8004618:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800461c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	2b00      	cmp	r3, #0
 8004624:	f000 8092 	beq.w	800474c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004628:	4b4c      	ldr	r3, [pc, #304]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f003 030c 	and.w	r3, r3, #12
 8004630:	2b08      	cmp	r3, #8
 8004632:	d05c      	beq.n	80046ee <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	699b      	ldr	r3, [r3, #24]
 8004638:	2b02      	cmp	r3, #2
 800463a:	d141      	bne.n	80046c0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800463c:	4b48      	ldr	r3, [pc, #288]	; (8004760 <HAL_RCC_OscConfig+0x4dc>)
 800463e:	2200      	movs	r2, #0
 8004640:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004642:	f7fd fc39 	bl	8001eb8 <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004648:	e008      	b.n	800465c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800464a:	f7fd fc35 	bl	8001eb8 <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d901      	bls.n	800465c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e078      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800465c:	4b3f      	ldr	r3, [pc, #252]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1f0      	bne.n	800464a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	69da      	ldr	r2, [r3, #28]
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6a1b      	ldr	r3, [r3, #32]
 8004670:	431a      	orrs	r2, r3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004676:	019b      	lsls	r3, r3, #6
 8004678:	431a      	orrs	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800467e:	085b      	lsrs	r3, r3, #1
 8004680:	3b01      	subs	r3, #1
 8004682:	041b      	lsls	r3, r3, #16
 8004684:	431a      	orrs	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800468a:	061b      	lsls	r3, r3, #24
 800468c:	4933      	ldr	r1, [pc, #204]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 800468e:	4313      	orrs	r3, r2
 8004690:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004692:	4b33      	ldr	r3, [pc, #204]	; (8004760 <HAL_RCC_OscConfig+0x4dc>)
 8004694:	2201      	movs	r2, #1
 8004696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004698:	f7fd fc0e 	bl	8001eb8 <HAL_GetTick>
 800469c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800469e:	e008      	b.n	80046b2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046a0:	f7fd fc0a 	bl	8001eb8 <HAL_GetTick>
 80046a4:	4602      	mov	r2, r0
 80046a6:	693b      	ldr	r3, [r7, #16]
 80046a8:	1ad3      	subs	r3, r2, r3
 80046aa:	2b02      	cmp	r3, #2
 80046ac:	d901      	bls.n	80046b2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80046ae:	2303      	movs	r3, #3
 80046b0:	e04d      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046b2:	4b2a      	ldr	r3, [pc, #168]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d0f0      	beq.n	80046a0 <HAL_RCC_OscConfig+0x41c>
 80046be:	e045      	b.n	800474c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046c0:	4b27      	ldr	r3, [pc, #156]	; (8004760 <HAL_RCC_OscConfig+0x4dc>)
 80046c2:	2200      	movs	r2, #0
 80046c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c6:	f7fd fbf7 	bl	8001eb8 <HAL_GetTick>
 80046ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046cc:	e008      	b.n	80046e0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046ce:	f7fd fbf3 	bl	8001eb8 <HAL_GetTick>
 80046d2:	4602      	mov	r2, r0
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	1ad3      	subs	r3, r2, r3
 80046d8:	2b02      	cmp	r3, #2
 80046da:	d901      	bls.n	80046e0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80046dc:	2303      	movs	r3, #3
 80046de:	e036      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046e0:	4b1e      	ldr	r3, [pc, #120]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d1f0      	bne.n	80046ce <HAL_RCC_OscConfig+0x44a>
 80046ec:	e02e      	b.n	800474c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80046f6:	2301      	movs	r3, #1
 80046f8:	e029      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046fa:	4b18      	ldr	r3, [pc, #96]	; (800475c <HAL_RCC_OscConfig+0x4d8>)
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	69db      	ldr	r3, [r3, #28]
 800470a:	429a      	cmp	r2, r3
 800470c:	d11c      	bne.n	8004748 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004718:	429a      	cmp	r2, r3
 800471a:	d115      	bne.n	8004748 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800471c:	68fa      	ldr	r2, [r7, #12]
 800471e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004722:	4013      	ands	r3, r2
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004728:	4293      	cmp	r3, r2
 800472a:	d10d      	bne.n	8004748 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8004736:	429a      	cmp	r2, r3
 8004738:	d106      	bne.n	8004748 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004744:	429a      	cmp	r2, r3
 8004746:	d001      	beq.n	800474c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8004748:	2301      	movs	r3, #1
 800474a:	e000      	b.n	800474e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3718      	adds	r7, #24
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	40007000 	.word	0x40007000
 800475c:	40023800 	.word	0x40023800
 8004760:	42470060 	.word	0x42470060

08004764 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b084      	sub	sp, #16
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
 800476c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2b00      	cmp	r3, #0
 8004772:	d101      	bne.n	8004778 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e0cc      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004778:	4b68      	ldr	r3, [pc, #416]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 030f 	and.w	r3, r3, #15
 8004780:	683a      	ldr	r2, [r7, #0]
 8004782:	429a      	cmp	r2, r3
 8004784:	d90c      	bls.n	80047a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004786:	4b65      	ldr	r3, [pc, #404]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004788:	683a      	ldr	r2, [r7, #0]
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800478e:	4b63      	ldr	r3, [pc, #396]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 030f 	and.w	r3, r3, #15
 8004796:	683a      	ldr	r2, [r7, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d001      	beq.n	80047a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e0b8      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f003 0302 	and.w	r3, r3, #2
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d020      	beq.n	80047ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0304 	and.w	r3, r3, #4
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d005      	beq.n	80047c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047b8:	4b59      	ldr	r3, [pc, #356]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	4a58      	ldr	r2, [pc, #352]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047be:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047c2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	f003 0308 	and.w	r3, r3, #8
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d005      	beq.n	80047dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047d0:	4b53      	ldr	r3, [pc, #332]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047d2:	689b      	ldr	r3, [r3, #8]
 80047d4:	4a52      	ldr	r2, [pc, #328]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047d6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047dc:	4b50      	ldr	r3, [pc, #320]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	689b      	ldr	r3, [r3, #8]
 80047e8:	494d      	ldr	r1, [pc, #308]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80047ea:	4313      	orrs	r3, r2
 80047ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	f003 0301 	and.w	r3, r3, #1
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d044      	beq.n	8004884 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	2b01      	cmp	r3, #1
 8004800:	d107      	bne.n	8004812 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004802:	4b47      	ldr	r3, [pc, #284]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d119      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e07f      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	2b02      	cmp	r3, #2
 8004818:	d003      	beq.n	8004822 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800481e:	2b03      	cmp	r3, #3
 8004820:	d107      	bne.n	8004832 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004822:	4b3f      	ldr	r3, [pc, #252]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d109      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e06f      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004832:	4b3b      	ldr	r3, [pc, #236]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 0302 	and.w	r3, r3, #2
 800483a:	2b00      	cmp	r3, #0
 800483c:	d101      	bne.n	8004842 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800483e:	2301      	movs	r3, #1
 8004840:	e067      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004842:	4b37      	ldr	r3, [pc, #220]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004844:	689b      	ldr	r3, [r3, #8]
 8004846:	f023 0203 	bic.w	r2, r3, #3
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	685b      	ldr	r3, [r3, #4]
 800484e:	4934      	ldr	r1, [pc, #208]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004850:	4313      	orrs	r3, r2
 8004852:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004854:	f7fd fb30 	bl	8001eb8 <HAL_GetTick>
 8004858:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800485a:	e00a      	b.n	8004872 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800485c:	f7fd fb2c 	bl	8001eb8 <HAL_GetTick>
 8004860:	4602      	mov	r2, r0
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	1ad3      	subs	r3, r2, r3
 8004866:	f241 3288 	movw	r2, #5000	; 0x1388
 800486a:	4293      	cmp	r3, r2
 800486c:	d901      	bls.n	8004872 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800486e:	2303      	movs	r3, #3
 8004870:	e04f      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004872:	4b2b      	ldr	r3, [pc, #172]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 8004874:	689b      	ldr	r3, [r3, #8]
 8004876:	f003 020c 	and.w	r2, r3, #12
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	429a      	cmp	r2, r3
 8004882:	d1eb      	bne.n	800485c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004884:	4b25      	ldr	r3, [pc, #148]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f003 030f 	and.w	r3, r3, #15
 800488c:	683a      	ldr	r2, [r7, #0]
 800488e:	429a      	cmp	r2, r3
 8004890:	d20c      	bcs.n	80048ac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004892:	4b22      	ldr	r3, [pc, #136]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 8004894:	683a      	ldr	r2, [r7, #0]
 8004896:	b2d2      	uxtb	r2, r2
 8004898:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800489a:	4b20      	ldr	r3, [pc, #128]	; (800491c <HAL_RCC_ClockConfig+0x1b8>)
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 030f 	and.w	r3, r3, #15
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d001      	beq.n	80048ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048a8:	2301      	movs	r3, #1
 80048aa:	e032      	b.n	8004912 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f003 0304 	and.w	r3, r3, #4
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d008      	beq.n	80048ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048b8:	4b19      	ldr	r3, [pc, #100]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048ba:	689b      	ldr	r3, [r3, #8]
 80048bc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	4916      	ldr	r1, [pc, #88]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0308 	and.w	r3, r3, #8
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d009      	beq.n	80048ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048d6:	4b12      	ldr	r3, [pc, #72]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	691b      	ldr	r3, [r3, #16]
 80048e2:	00db      	lsls	r3, r3, #3
 80048e4:	490e      	ldr	r1, [pc, #56]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048e6:	4313      	orrs	r3, r2
 80048e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048ea:	f000 f821 	bl	8004930 <HAL_RCC_GetSysClockFreq>
 80048ee:	4601      	mov	r1, r0
 80048f0:	4b0b      	ldr	r3, [pc, #44]	; (8004920 <HAL_RCC_ClockConfig+0x1bc>)
 80048f2:	689b      	ldr	r3, [r3, #8]
 80048f4:	091b      	lsrs	r3, r3, #4
 80048f6:	f003 030f 	and.w	r3, r3, #15
 80048fa:	4a0a      	ldr	r2, [pc, #40]	; (8004924 <HAL_RCC_ClockConfig+0x1c0>)
 80048fc:	5cd3      	ldrb	r3, [r2, r3]
 80048fe:	fa21 f303 	lsr.w	r3, r1, r3
 8004902:	4a09      	ldr	r2, [pc, #36]	; (8004928 <HAL_RCC_ClockConfig+0x1c4>)
 8004904:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004906:	4b09      	ldr	r3, [pc, #36]	; (800492c <HAL_RCC_ClockConfig+0x1c8>)
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	4618      	mov	r0, r3
 800490c:	f7fd fa90 	bl	8001e30 <HAL_InitTick>

  return HAL_OK;
 8004910:	2300      	movs	r3, #0
}
 8004912:	4618      	mov	r0, r3
 8004914:	3710      	adds	r7, #16
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	40023c00 	.word	0x40023c00
 8004920:	40023800 	.word	0x40023800
 8004924:	080068d4 	.word	0x080068d4
 8004928:	20000010 	.word	0x20000010
 800492c:	20000014 	.word	0x20000014

08004930 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004930:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004932:	b085      	sub	sp, #20
 8004934:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004936:	2300      	movs	r3, #0
 8004938:	607b      	str	r3, [r7, #4]
 800493a:	2300      	movs	r3, #0
 800493c:	60fb      	str	r3, [r7, #12]
 800493e:	2300      	movs	r3, #0
 8004940:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004942:	2300      	movs	r3, #0
 8004944:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004946:	4b63      	ldr	r3, [pc, #396]	; (8004ad4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004948:	689b      	ldr	r3, [r3, #8]
 800494a:	f003 030c 	and.w	r3, r3, #12
 800494e:	2b04      	cmp	r3, #4
 8004950:	d007      	beq.n	8004962 <HAL_RCC_GetSysClockFreq+0x32>
 8004952:	2b08      	cmp	r3, #8
 8004954:	d008      	beq.n	8004968 <HAL_RCC_GetSysClockFreq+0x38>
 8004956:	2b00      	cmp	r3, #0
 8004958:	f040 80b4 	bne.w	8004ac4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800495c:	4b5e      	ldr	r3, [pc, #376]	; (8004ad8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800495e:	60bb      	str	r3, [r7, #8]
       break;
 8004960:	e0b3      	b.n	8004aca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004962:	4b5e      	ldr	r3, [pc, #376]	; (8004adc <HAL_RCC_GetSysClockFreq+0x1ac>)
 8004964:	60bb      	str	r3, [r7, #8]
      break;
 8004966:	e0b0      	b.n	8004aca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004968:	4b5a      	ldr	r3, [pc, #360]	; (8004ad4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004970:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004972:	4b58      	ldr	r3, [pc, #352]	; (8004ad4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004974:	685b      	ldr	r3, [r3, #4]
 8004976:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800497a:	2b00      	cmp	r3, #0
 800497c:	d04a      	beq.n	8004a14 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800497e:	4b55      	ldr	r3, [pc, #340]	; (8004ad4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	099b      	lsrs	r3, r3, #6
 8004984:	f04f 0400 	mov.w	r4, #0
 8004988:	f240 11ff 	movw	r1, #511	; 0x1ff
 800498c:	f04f 0200 	mov.w	r2, #0
 8004990:	ea03 0501 	and.w	r5, r3, r1
 8004994:	ea04 0602 	and.w	r6, r4, r2
 8004998:	4629      	mov	r1, r5
 800499a:	4632      	mov	r2, r6
 800499c:	f04f 0300 	mov.w	r3, #0
 80049a0:	f04f 0400 	mov.w	r4, #0
 80049a4:	0154      	lsls	r4, r2, #5
 80049a6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80049aa:	014b      	lsls	r3, r1, #5
 80049ac:	4619      	mov	r1, r3
 80049ae:	4622      	mov	r2, r4
 80049b0:	1b49      	subs	r1, r1, r5
 80049b2:	eb62 0206 	sbc.w	r2, r2, r6
 80049b6:	f04f 0300 	mov.w	r3, #0
 80049ba:	f04f 0400 	mov.w	r4, #0
 80049be:	0194      	lsls	r4, r2, #6
 80049c0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80049c4:	018b      	lsls	r3, r1, #6
 80049c6:	1a5b      	subs	r3, r3, r1
 80049c8:	eb64 0402 	sbc.w	r4, r4, r2
 80049cc:	f04f 0100 	mov.w	r1, #0
 80049d0:	f04f 0200 	mov.w	r2, #0
 80049d4:	00e2      	lsls	r2, r4, #3
 80049d6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80049da:	00d9      	lsls	r1, r3, #3
 80049dc:	460b      	mov	r3, r1
 80049de:	4614      	mov	r4, r2
 80049e0:	195b      	adds	r3, r3, r5
 80049e2:	eb44 0406 	adc.w	r4, r4, r6
 80049e6:	f04f 0100 	mov.w	r1, #0
 80049ea:	f04f 0200 	mov.w	r2, #0
 80049ee:	0262      	lsls	r2, r4, #9
 80049f0:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80049f4:	0259      	lsls	r1, r3, #9
 80049f6:	460b      	mov	r3, r1
 80049f8:	4614      	mov	r4, r2
 80049fa:	4618      	mov	r0, r3
 80049fc:	4621      	mov	r1, r4
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	f04f 0400 	mov.w	r4, #0
 8004a04:	461a      	mov	r2, r3
 8004a06:	4623      	mov	r3, r4
 8004a08:	f7fb fc4a 	bl	80002a0 <__aeabi_uldivmod>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	460c      	mov	r4, r1
 8004a10:	60fb      	str	r3, [r7, #12]
 8004a12:	e049      	b.n	8004aa8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a14:	4b2f      	ldr	r3, [pc, #188]	; (8004ad4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	099b      	lsrs	r3, r3, #6
 8004a1a:	f04f 0400 	mov.w	r4, #0
 8004a1e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8004a22:	f04f 0200 	mov.w	r2, #0
 8004a26:	ea03 0501 	and.w	r5, r3, r1
 8004a2a:	ea04 0602 	and.w	r6, r4, r2
 8004a2e:	4629      	mov	r1, r5
 8004a30:	4632      	mov	r2, r6
 8004a32:	f04f 0300 	mov.w	r3, #0
 8004a36:	f04f 0400 	mov.w	r4, #0
 8004a3a:	0154      	lsls	r4, r2, #5
 8004a3c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8004a40:	014b      	lsls	r3, r1, #5
 8004a42:	4619      	mov	r1, r3
 8004a44:	4622      	mov	r2, r4
 8004a46:	1b49      	subs	r1, r1, r5
 8004a48:	eb62 0206 	sbc.w	r2, r2, r6
 8004a4c:	f04f 0300 	mov.w	r3, #0
 8004a50:	f04f 0400 	mov.w	r4, #0
 8004a54:	0194      	lsls	r4, r2, #6
 8004a56:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8004a5a:	018b      	lsls	r3, r1, #6
 8004a5c:	1a5b      	subs	r3, r3, r1
 8004a5e:	eb64 0402 	sbc.w	r4, r4, r2
 8004a62:	f04f 0100 	mov.w	r1, #0
 8004a66:	f04f 0200 	mov.w	r2, #0
 8004a6a:	00e2      	lsls	r2, r4, #3
 8004a6c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8004a70:	00d9      	lsls	r1, r3, #3
 8004a72:	460b      	mov	r3, r1
 8004a74:	4614      	mov	r4, r2
 8004a76:	195b      	adds	r3, r3, r5
 8004a78:	eb44 0406 	adc.w	r4, r4, r6
 8004a7c:	f04f 0100 	mov.w	r1, #0
 8004a80:	f04f 0200 	mov.w	r2, #0
 8004a84:	02a2      	lsls	r2, r4, #10
 8004a86:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8004a8a:	0299      	lsls	r1, r3, #10
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	4614      	mov	r4, r2
 8004a90:	4618      	mov	r0, r3
 8004a92:	4621      	mov	r1, r4
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	f04f 0400 	mov.w	r4, #0
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	4623      	mov	r3, r4
 8004a9e:	f7fb fbff 	bl	80002a0 <__aeabi_uldivmod>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	460c      	mov	r4, r1
 8004aa6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004aa8:	4b0a      	ldr	r3, [pc, #40]	; (8004ad4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	0c1b      	lsrs	r3, r3, #16
 8004aae:	f003 0303 	and.w	r3, r3, #3
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	005b      	lsls	r3, r3, #1
 8004ab6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004ab8:	68fa      	ldr	r2, [r7, #12]
 8004aba:	683b      	ldr	r3, [r7, #0]
 8004abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ac0:	60bb      	str	r3, [r7, #8]
      break;
 8004ac2:	e002      	b.n	8004aca <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ac4:	4b04      	ldr	r3, [pc, #16]	; (8004ad8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8004ac6:	60bb      	str	r3, [r7, #8]
      break;
 8004ac8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004aca:	68bb      	ldr	r3, [r7, #8]
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3714      	adds	r7, #20
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ad4:	40023800 	.word	0x40023800
 8004ad8:	00f42400 	.word	0x00f42400
 8004adc:	007a1200 	.word	0x007a1200

08004ae0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ae4:	4b03      	ldr	r3, [pc, #12]	; (8004af4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ae6:	681b      	ldr	r3, [r3, #0]
}
 8004ae8:	4618      	mov	r0, r3
 8004aea:	46bd      	mov	sp, r7
 8004aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	20000010 	.word	0x20000010

08004af8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004afc:	f7ff fff0 	bl	8004ae0 <HAL_RCC_GetHCLKFreq>
 8004b00:	4601      	mov	r1, r0
 8004b02:	4b05      	ldr	r3, [pc, #20]	; (8004b18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	0a9b      	lsrs	r3, r3, #10
 8004b08:	f003 0307 	and.w	r3, r3, #7
 8004b0c:	4a03      	ldr	r2, [pc, #12]	; (8004b1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b0e:	5cd3      	ldrb	r3, [r2, r3]
 8004b10:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	bd80      	pop	{r7, pc}
 8004b18:	40023800 	.word	0x40023800
 8004b1c:	080068e4 	.word	0x080068e4

08004b20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004b24:	f7ff ffdc 	bl	8004ae0 <HAL_RCC_GetHCLKFreq>
 8004b28:	4601      	mov	r1, r0
 8004b2a:	4b05      	ldr	r3, [pc, #20]	; (8004b40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	0b5b      	lsrs	r3, r3, #13
 8004b30:	f003 0307 	and.w	r3, r3, #7
 8004b34:	4a03      	ldr	r2, [pc, #12]	; (8004b44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b36:	5cd3      	ldrb	r3, [r2, r3]
 8004b38:	fa21 f303 	lsr.w	r3, r1, r3
}
 8004b3c:	4618      	mov	r0, r3
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	40023800 	.word	0x40023800
 8004b44:	080068e4 	.word	0x080068e4

08004b48 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b086      	sub	sp, #24
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b50:	2300      	movs	r3, #0
 8004b52:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b54:	2300      	movs	r3, #0
 8004b56:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 0301 	and.w	r3, r3, #1
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d10b      	bne.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d105      	bne.n	8004b7c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d075      	beq.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004b7c:	4bad      	ldr	r3, [pc, #692]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004b7e:	2200      	movs	r2, #0
 8004b80:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004b82:	f7fd f999 	bl	8001eb8 <HAL_GetTick>
 8004b86:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b88:	e008      	b.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004b8a:	f7fd f995 	bl	8001eb8 <HAL_GetTick>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	1ad3      	subs	r3, r2, r3
 8004b94:	2b02      	cmp	r3, #2
 8004b96:	d901      	bls.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e18b      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004b9c:	4ba6      	ldr	r3, [pc, #664]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d1f0      	bne.n	8004b8a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f003 0301 	and.w	r3, r3, #1
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d009      	beq.n	8004bc8 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	685b      	ldr	r3, [r3, #4]
 8004bb8:	019a      	lsls	r2, r3, #6
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	689b      	ldr	r3, [r3, #8]
 8004bbe:	071b      	lsls	r3, r3, #28
 8004bc0:	499d      	ldr	r1, [pc, #628]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004bc2:	4313      	orrs	r3, r2
 8004bc4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f003 0302 	and.w	r3, r3, #2
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d01f      	beq.n	8004c14 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004bd4:	4b98      	ldr	r3, [pc, #608]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004bd6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bda:	0f1b      	lsrs	r3, r3, #28
 8004bdc:	f003 0307 	and.w	r3, r3, #7
 8004be0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	685b      	ldr	r3, [r3, #4]
 8004be6:	019a      	lsls	r2, r3, #6
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	061b      	lsls	r3, r3, #24
 8004bee:	431a      	orrs	r2, r3
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	071b      	lsls	r3, r3, #28
 8004bf4:	4990      	ldr	r1, [pc, #576]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004bfc:	4b8e      	ldr	r3, [pc, #568]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004bfe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004c02:	f023 021f 	bic.w	r2, r3, #31
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	69db      	ldr	r3, [r3, #28]
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	498a      	ldr	r1, [pc, #552]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d00d      	beq.n	8004c3c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	019a      	lsls	r2, r3, #6
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	061b      	lsls	r3, r3, #24
 8004c2c:	431a      	orrs	r2, r3
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	071b      	lsls	r3, r3, #28
 8004c34:	4980      	ldr	r1, [pc, #512]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c36:	4313      	orrs	r3, r2
 8004c38:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004c3c:	4b7d      	ldr	r3, [pc, #500]	; (8004e34 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8004c3e:	2201      	movs	r2, #1
 8004c40:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c42:	f7fd f939 	bl	8001eb8 <HAL_GetTick>
 8004c46:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c48:	e008      	b.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004c4a:	f7fd f935 	bl	8001eb8 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d901      	bls.n	8004c5c <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e12b      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c5c:	4b76      	ldr	r3, [pc, #472]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d0f0      	beq.n	8004c4a <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0304 	and.w	r3, r3, #4
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d105      	bne.n	8004c80 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d079      	beq.n	8004d74 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004c80:	4b6e      	ldr	r3, [pc, #440]	; (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004c86:	f7fd f917 	bl	8001eb8 <HAL_GetTick>
 8004c8a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004c8e:	f7fd f913 	bl	8001eb8 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	697b      	ldr	r3, [r7, #20]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e109      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004ca0:	4b65      	ldr	r3, [pc, #404]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004ca8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004cac:	d0ef      	beq.n	8004c8e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f003 0304 	and.w	r3, r3, #4
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d020      	beq.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004cba:	4b5f      	ldr	r3, [pc, #380]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cc0:	0f1b      	lsrs	r3, r3, #28
 8004cc2:	f003 0307 	and.w	r3, r3, #7
 8004cc6:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	691b      	ldr	r3, [r3, #16]
 8004ccc:	019a      	lsls	r2, r3, #6
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	695b      	ldr	r3, [r3, #20]
 8004cd2:	061b      	lsls	r3, r3, #24
 8004cd4:	431a      	orrs	r2, r3
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	071b      	lsls	r3, r3, #28
 8004cda:	4957      	ldr	r1, [pc, #348]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004cdc:	4313      	orrs	r3, r2
 8004cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004ce2:	4b55      	ldr	r3, [pc, #340]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004ce4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ce8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	3b01      	subs	r3, #1
 8004cf2:	021b      	lsls	r3, r3, #8
 8004cf4:	4950      	ldr	r1, [pc, #320]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	f003 0308 	and.w	r3, r3, #8
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d01e      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004d08:	4b4b      	ldr	r3, [pc, #300]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d0e:	0e1b      	lsrs	r3, r3, #24
 8004d10:	f003 030f 	and.w	r3, r3, #15
 8004d14:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	019a      	lsls	r2, r3, #6
 8004d1c:	693b      	ldr	r3, [r7, #16]
 8004d1e:	061b      	lsls	r3, r3, #24
 8004d20:	431a      	orrs	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	699b      	ldr	r3, [r3, #24]
 8004d26:	071b      	lsls	r3, r3, #28
 8004d28:	4943      	ldr	r1, [pc, #268]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004d30:	4b41      	ldr	r3, [pc, #260]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d32:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004d36:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3e:	493e      	ldr	r1, [pc, #248]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d40:	4313      	orrs	r3, r2
 8004d42:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004d46:	4b3d      	ldr	r3, [pc, #244]	; (8004e3c <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8004d48:	2201      	movs	r2, #1
 8004d4a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d4c:	f7fd f8b4 	bl	8001eb8 <HAL_GetTick>
 8004d50:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d52:	e008      	b.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004d54:	f7fd f8b0 	bl	8001eb8 <HAL_GetTick>
 8004d58:	4602      	mov	r2, r0
 8004d5a:	697b      	ldr	r3, [r7, #20]
 8004d5c:	1ad3      	subs	r3, r2, r3
 8004d5e:	2b02      	cmp	r3, #2
 8004d60:	d901      	bls.n	8004d66 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d62:	2303      	movs	r3, #3
 8004d64:	e0a6      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004d66:	4b34      	ldr	r3, [pc, #208]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004d6e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004d72:	d1ef      	bne.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	f003 0320 	and.w	r3, r3, #32
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	f000 808d 	beq.w	8004e9c <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004d82:	2300      	movs	r3, #0
 8004d84:	60fb      	str	r3, [r7, #12]
 8004d86:	4b2c      	ldr	r3, [pc, #176]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8a:	4a2b      	ldr	r2, [pc, #172]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d90:	6413      	str	r3, [r2, #64]	; 0x40
 8004d92:	4b29      	ldr	r3, [pc, #164]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d9a:	60fb      	str	r3, [r7, #12]
 8004d9c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004d9e:	4b28      	ldr	r3, [pc, #160]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a27      	ldr	r2, [pc, #156]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8004da4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004da8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004daa:	f7fd f885 	bl	8001eb8 <HAL_GetTick>
 8004dae:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004db0:	e008      	b.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004db2:	f7fd f881 	bl	8001eb8 <HAL_GetTick>
 8004db6:	4602      	mov	r2, r0
 8004db8:	697b      	ldr	r3, [r7, #20]
 8004dba:	1ad3      	subs	r3, r2, r3
 8004dbc:	2b02      	cmp	r3, #2
 8004dbe:	d901      	bls.n	8004dc4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 8004dc0:	2303      	movs	r3, #3
 8004dc2:	e077      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004dc4:	4b1e      	ldr	r3, [pc, #120]	; (8004e40 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d0f0      	beq.n	8004db2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004dd0:	4b19      	ldr	r3, [pc, #100]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004dd4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004dd8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d039      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004de4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004de8:	693a      	ldr	r2, [r7, #16]
 8004dea:	429a      	cmp	r2, r3
 8004dec:	d032      	beq.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004dee:	4b12      	ldr	r3, [pc, #72]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004df0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004df2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004df6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004df8:	4b12      	ldr	r3, [pc, #72]	; (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004dfe:	4b11      	ldr	r3, [pc, #68]	; (8004e44 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 8004e00:	2200      	movs	r2, #0
 8004e02:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004e04:	4a0c      	ldr	r2, [pc, #48]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004e0a:	4b0b      	ldr	r3, [pc, #44]	; (8004e38 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8004e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e0e:	f003 0301 	and.w	r3, r3, #1
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d11e      	bne.n	8004e54 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004e16:	f7fd f84f 	bl	8001eb8 <HAL_GetTick>
 8004e1a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e1c:	e014      	b.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004e1e:	f7fd f84b 	bl	8001eb8 <HAL_GetTick>
 8004e22:	4602      	mov	r2, r0
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e2c:	4293      	cmp	r3, r2
 8004e2e:	d90b      	bls.n	8004e48 <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 8004e30:	2303      	movs	r3, #3
 8004e32:	e03f      	b.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 8004e34:	42470068 	.word	0x42470068
 8004e38:	40023800 	.word	0x40023800
 8004e3c:	42470070 	.word	0x42470070
 8004e40:	40007000 	.word	0x40007000
 8004e44:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004e48:	4b1c      	ldr	r3, [pc, #112]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004e4c:	f003 0302 	and.w	r3, r3, #2
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d0e4      	beq.n	8004e1e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e5c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004e60:	d10d      	bne.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x336>
 8004e62:	4b16      	ldr	r3, [pc, #88]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e64:	689b      	ldr	r3, [r3, #8]
 8004e66:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e6e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004e72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e76:	4911      	ldr	r1, [pc, #68]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	608b      	str	r3, [r1, #8]
 8004e7c:	e005      	b.n	8004e8a <HAL_RCCEx_PeriphCLKConfig+0x342>
 8004e7e:	4b0f      	ldr	r3, [pc, #60]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e80:	689b      	ldr	r3, [r3, #8]
 8004e82:	4a0e      	ldr	r2, [pc, #56]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e84:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004e88:	6093      	str	r3, [r2, #8]
 8004e8a:	4b0c      	ldr	r3, [pc, #48]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e8c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004e96:	4909      	ldr	r1, [pc, #36]	; (8004ebc <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004e98:	4313      	orrs	r3, r2
 8004e9a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0310 	and.w	r3, r3, #16
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d004      	beq.n	8004eb2 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8004eae:	4b04      	ldr	r3, [pc, #16]	; (8004ec0 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004eb0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3718      	adds	r7, #24
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}
 8004ebc:	40023800 	.word	0x40023800
 8004ec0:	424711e0 	.word	0x424711e0

08004ec4 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d101      	bne.n	8004ed6 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	e083      	b.n	8004fde <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	7f5b      	ldrb	r3, [r3, #29]
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d105      	bne.n	8004eec <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f7fc fe1c 	bl	8001b24 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2202      	movs	r2, #2
 8004ef0:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	22ca      	movs	r2, #202	; 0xca
 8004ef8:	625a      	str	r2, [r3, #36]	; 0x24
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2253      	movs	r2, #83	; 0x53
 8004f00:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f000 f897 	bl	8005036 <RTC_EnterInitMode>
 8004f08:	4603      	mov	r3, r0
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d008      	beq.n	8004f20 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	22ff      	movs	r2, #255	; 0xff
 8004f14:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2204      	movs	r2, #4
 8004f1a:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e05e      	b.n	8004fde <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	689b      	ldr	r3, [r3, #8]
 8004f26:	687a      	ldr	r2, [r7, #4]
 8004f28:	6812      	ldr	r2, [r2, #0]
 8004f2a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004f2e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f32:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	6899      	ldr	r1, [r3, #8]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	685a      	ldr	r2, [r3, #4]
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	431a      	orrs	r2, r3
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	695b      	ldr	r3, [r3, #20]
 8004f48:	431a      	orrs	r2, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	430a      	orrs	r2, r1
 8004f50:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	687a      	ldr	r2, [r7, #4]
 8004f58:	68d2      	ldr	r2, [r2, #12]
 8004f5a:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	6919      	ldr	r1, [r3, #16]
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	689b      	ldr	r3, [r3, #8]
 8004f66:	041a      	lsls	r2, r3, #16
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	430a      	orrs	r2, r1
 8004f6e:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	68da      	ldr	r2, [r3, #12]
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004f7e:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f003 0320 	and.w	r3, r3, #32
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d10e      	bne.n	8004fac <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004f8e:	6878      	ldr	r0, [r7, #4]
 8004f90:	f000 f829 	bl	8004fe6 <HAL_RTC_WaitForSynchro>
 8004f94:	4603      	mov	r3, r0
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d008      	beq.n	8004fac <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	22ff      	movs	r2, #255	; 0xff
 8004fa0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	2204      	movs	r2, #4
 8004fa6:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e018      	b.n	8004fde <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004fba:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	699a      	ldr	r2, [r3, #24]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	430a      	orrs	r2, r1
 8004fcc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	22ff      	movs	r2, #255	; 0xff
 8004fd4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2201      	movs	r2, #1
 8004fda:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
  }
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3708      	adds	r7, #8
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bd80      	pop	{r7, pc}

08004fe6 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004fe6:	b580      	push	{r7, lr}
 8004fe8:	b084      	sub	sp, #16
 8004fea:	af00      	add	r7, sp, #0
 8004fec:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004fee:	2300      	movs	r3, #0
 8004ff0:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	68da      	ldr	r2, [r3, #12]
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005000:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005002:	f7fc ff59 	bl	8001eb8 <HAL_GetTick>
 8005006:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005008:	e009      	b.n	800501e <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800500a:	f7fc ff55 	bl	8001eb8 <HAL_GetTick>
 800500e:	4602      	mov	r2, r0
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005018:	d901      	bls.n	800501e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e007      	b.n	800502e <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	f003 0320 	and.w	r3, r3, #32
 8005028:	2b00      	cmp	r3, #0
 800502a:	d0ee      	beq.n	800500a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	4618      	mov	r0, r3
 8005030:	3710      	adds	r7, #16
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}

08005036 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005036:	b580      	push	{r7, lr}
 8005038:	b084      	sub	sp, #16
 800503a:	af00      	add	r7, sp, #0
 800503c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	68db      	ldr	r3, [r3, #12]
 8005048:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800504c:	2b00      	cmp	r3, #0
 800504e:	d119      	bne.n	8005084 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f04f 32ff 	mov.w	r2, #4294967295
 8005058:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800505a:	f7fc ff2d 	bl	8001eb8 <HAL_GetTick>
 800505e:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005060:	e009      	b.n	8005076 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005062:	f7fc ff29 	bl	8001eb8 <HAL_GetTick>
 8005066:	4602      	mov	r2, r0
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	1ad3      	subs	r3, r2, r3
 800506c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005070:	d901      	bls.n	8005076 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8005072:	2303      	movs	r3, #3
 8005074:	e007      	b.n	8005086 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	68db      	ldr	r3, [r3, #12]
 800507c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005080:	2b00      	cmp	r3, #0
 8005082:	d0ee      	beq.n	8005062 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8005084:	2300      	movs	r3, #0
}
 8005086:	4618      	mov	r0, r3
 8005088:	3710      	adds	r7, #16
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}

0800508e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800508e:	b580      	push	{r7, lr}
 8005090:	b082      	sub	sp, #8
 8005092:	af00      	add	r7, sp, #0
 8005094:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2b00      	cmp	r3, #0
 800509a:	d101      	bne.n	80050a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800509c:	2301      	movs	r3, #1
 800509e:	e03f      	b.n	8005120 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80050a6:	b2db      	uxtb	r3, r3
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d106      	bne.n	80050ba <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80050b4:	6878      	ldr	r0, [r7, #4]
 80050b6:	f7fc fd4b 	bl	8001b50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2224      	movs	r2, #36	; 0x24
 80050be:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	68da      	ldr	r2, [r3, #12]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050d0:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 fba0 	bl	8005818 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	691a      	ldr	r2, [r3, #16]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050e6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	695a      	ldr	r2, [r3, #20]
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050f6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	68da      	ldr	r2, [r3, #12]
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005106:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2200      	movs	r2, #0
 800510c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2220      	movs	r2, #32
 8005112:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2220      	movs	r2, #32
 800511a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3708      	adds	r7, #8
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b088      	sub	sp, #32
 800512c:	af02      	add	r7, sp, #8
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	603b      	str	r3, [r7, #0]
 8005134:	4613      	mov	r3, r2
 8005136:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005138:	2300      	movs	r3, #0
 800513a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005142:	b2db      	uxtb	r3, r3
 8005144:	2b20      	cmp	r3, #32
 8005146:	f040 8083 	bne.w	8005250 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d002      	beq.n	8005156 <HAL_UART_Transmit+0x2e>
 8005150:	88fb      	ldrh	r3, [r7, #6]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d101      	bne.n	800515a <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005156:	2301      	movs	r3, #1
 8005158:	e07b      	b.n	8005252 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005160:	2b01      	cmp	r3, #1
 8005162:	d101      	bne.n	8005168 <HAL_UART_Transmit+0x40>
 8005164:	2302      	movs	r3, #2
 8005166:	e074      	b.n	8005252 <HAL_UART_Transmit+0x12a>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2200      	movs	r2, #0
 8005174:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2221      	movs	r2, #33	; 0x21
 800517a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800517e:	f7fc fe9b 	bl	8001eb8 <HAL_GetTick>
 8005182:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	88fa      	ldrh	r2, [r7, #6]
 8005188:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	88fa      	ldrh	r2, [r7, #6]
 800518e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	2200      	movs	r2, #0
 8005194:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005198:	e042      	b.n	8005220 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800519e:	b29b      	uxth	r3, r3
 80051a0:	3b01      	subs	r3, #1
 80051a2:	b29a      	uxth	r2, r3
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	689b      	ldr	r3, [r3, #8]
 80051ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051b0:	d122      	bne.n	80051f8 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	9300      	str	r3, [sp, #0]
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	2200      	movs	r2, #0
 80051ba:	2180      	movs	r1, #128	; 0x80
 80051bc:	68f8      	ldr	r0, [r7, #12]
 80051be:	f000 f9bf 	bl	8005540 <UART_WaitOnFlagUntilTimeout>
 80051c2:	4603      	mov	r3, r0
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d001      	beq.n	80051cc <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 80051c8:	2303      	movs	r3, #3
 80051ca:	e042      	b.n	8005252 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80051d0:	693b      	ldr	r3, [r7, #16]
 80051d2:	881b      	ldrh	r3, [r3, #0]
 80051d4:	461a      	mov	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051de:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	691b      	ldr	r3, [r3, #16]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d103      	bne.n	80051f0 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	3302      	adds	r3, #2
 80051ec:	60bb      	str	r3, [r7, #8]
 80051ee:	e017      	b.n	8005220 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	3301      	adds	r3, #1
 80051f4:	60bb      	str	r3, [r7, #8]
 80051f6:	e013      	b.n	8005220 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	9300      	str	r3, [sp, #0]
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	2200      	movs	r2, #0
 8005200:	2180      	movs	r1, #128	; 0x80
 8005202:	68f8      	ldr	r0, [r7, #12]
 8005204:	f000 f99c 	bl	8005540 <UART_WaitOnFlagUntilTimeout>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800520e:	2303      	movs	r3, #3
 8005210:	e01f      	b.n	8005252 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	1c5a      	adds	r2, r3, #1
 8005216:	60ba      	str	r2, [r7, #8]
 8005218:	781a      	ldrb	r2, [r3, #0]
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005224:	b29b      	uxth	r3, r3
 8005226:	2b00      	cmp	r3, #0
 8005228:	d1b7      	bne.n	800519a <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800522a:	683b      	ldr	r3, [r7, #0]
 800522c:	9300      	str	r3, [sp, #0]
 800522e:	697b      	ldr	r3, [r7, #20]
 8005230:	2200      	movs	r2, #0
 8005232:	2140      	movs	r1, #64	; 0x40
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f000 f983 	bl	8005540 <UART_WaitOnFlagUntilTimeout>
 800523a:	4603      	mov	r3, r0
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005240:	2303      	movs	r3, #3
 8005242:	e006      	b.n	8005252 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	2220      	movs	r2, #32
 8005248:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800524c:	2300      	movs	r3, #0
 800524e:	e000      	b.n	8005252 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005250:	2302      	movs	r3, #2
  }
}
 8005252:	4618      	mov	r0, r3
 8005254:	3718      	adds	r7, #24
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}

0800525a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800525a:	b480      	push	{r7}
 800525c:	b085      	sub	sp, #20
 800525e:	af00      	add	r7, sp, #0
 8005260:	60f8      	str	r0, [r7, #12]
 8005262:	60b9      	str	r1, [r7, #8]
 8005264:	4613      	mov	r3, r2
 8005266:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800526e:	b2db      	uxtb	r3, r3
 8005270:	2b20      	cmp	r3, #32
 8005272:	d140      	bne.n	80052f6 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d002      	beq.n	8005280 <HAL_UART_Receive_IT+0x26>
 800527a:	88fb      	ldrh	r3, [r7, #6]
 800527c:	2b00      	cmp	r3, #0
 800527e:	d101      	bne.n	8005284 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e039      	b.n	80052f8 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800528a:	2b01      	cmp	r3, #1
 800528c:	d101      	bne.n	8005292 <HAL_UART_Receive_IT+0x38>
 800528e:	2302      	movs	r3, #2
 8005290:	e032      	b.n	80052f8 <HAL_UART_Receive_IT+0x9e>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2201      	movs	r2, #1
 8005296:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	88fa      	ldrh	r2, [r7, #6]
 80052a4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	88fa      	ldrh	r2, [r7, #6]
 80052aa:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	2200      	movs	r2, #0
 80052b0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2222      	movs	r2, #34	; 0x22
 80052b6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	2200      	movs	r2, #0
 80052be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	68da      	ldr	r2, [r3, #12]
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052d0:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	695a      	ldr	r2, [r3, #20]
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f042 0201 	orr.w	r2, r2, #1
 80052e0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	68da      	ldr	r2, [r3, #12]
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f042 0220 	orr.w	r2, r2, #32
 80052f0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80052f2:	2300      	movs	r3, #0
 80052f4:	e000      	b.n	80052f8 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80052f6:	2302      	movs	r3, #2
  }
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3714      	adds	r7, #20
 80052fc:	46bd      	mov	sp, r7
 80052fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005302:	4770      	bx	lr

08005304 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005304:	b580      	push	{r7, lr}
 8005306:	b088      	sub	sp, #32
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	68db      	ldr	r3, [r3, #12]
 800531a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	695b      	ldr	r3, [r3, #20]
 8005322:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005324:	2300      	movs	r3, #0
 8005326:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005328:	2300      	movs	r3, #0
 800532a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	f003 030f 	and.w	r3, r3, #15
 8005332:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d10d      	bne.n	8005356 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800533a:	69fb      	ldr	r3, [r7, #28]
 800533c:	f003 0320 	and.w	r3, r3, #32
 8005340:	2b00      	cmp	r3, #0
 8005342:	d008      	beq.n	8005356 <HAL_UART_IRQHandler+0x52>
 8005344:	69bb      	ldr	r3, [r7, #24]
 8005346:	f003 0320 	and.w	r3, r3, #32
 800534a:	2b00      	cmp	r3, #0
 800534c:	d003      	beq.n	8005356 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f9e0 	bl	8005714 <UART_Receive_IT>
      return;
 8005354:	e0d1      	b.n	80054fa <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005356:	693b      	ldr	r3, [r7, #16]
 8005358:	2b00      	cmp	r3, #0
 800535a:	f000 80b0 	beq.w	80054be <HAL_UART_IRQHandler+0x1ba>
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	f003 0301 	and.w	r3, r3, #1
 8005364:	2b00      	cmp	r3, #0
 8005366:	d105      	bne.n	8005374 <HAL_UART_IRQHandler+0x70>
 8005368:	69bb      	ldr	r3, [r7, #24]
 800536a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800536e:	2b00      	cmp	r3, #0
 8005370:	f000 80a5 	beq.w	80054be <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005374:	69fb      	ldr	r3, [r7, #28]
 8005376:	f003 0301 	and.w	r3, r3, #1
 800537a:	2b00      	cmp	r3, #0
 800537c:	d00a      	beq.n	8005394 <HAL_UART_IRQHandler+0x90>
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005384:	2b00      	cmp	r3, #0
 8005386:	d005      	beq.n	8005394 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800538c:	f043 0201 	orr.w	r2, r3, #1
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005394:	69fb      	ldr	r3, [r7, #28]
 8005396:	f003 0304 	and.w	r3, r3, #4
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00a      	beq.n	80053b4 <HAL_UART_IRQHandler+0xb0>
 800539e:	697b      	ldr	r3, [r7, #20]
 80053a0:	f003 0301 	and.w	r3, r3, #1
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d005      	beq.n	80053b4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ac:	f043 0202 	orr.w	r2, r3, #2
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	f003 0302 	and.w	r3, r3, #2
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d00a      	beq.n	80053d4 <HAL_UART_IRQHandler+0xd0>
 80053be:	697b      	ldr	r3, [r7, #20]
 80053c0:	f003 0301 	and.w	r3, r3, #1
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d005      	beq.n	80053d4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053cc:	f043 0204 	orr.w	r2, r3, #4
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80053d4:	69fb      	ldr	r3, [r7, #28]
 80053d6:	f003 0308 	and.w	r3, r3, #8
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00f      	beq.n	80053fe <HAL_UART_IRQHandler+0xfa>
 80053de:	69bb      	ldr	r3, [r7, #24]
 80053e0:	f003 0320 	and.w	r3, r3, #32
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d104      	bne.n	80053f2 <HAL_UART_IRQHandler+0xee>
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f003 0301 	and.w	r3, r3, #1
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d005      	beq.n	80053fe <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053f6:	f043 0208 	orr.w	r2, r3, #8
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005402:	2b00      	cmp	r3, #0
 8005404:	d078      	beq.n	80054f8 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005406:	69fb      	ldr	r3, [r7, #28]
 8005408:	f003 0320 	and.w	r3, r3, #32
 800540c:	2b00      	cmp	r3, #0
 800540e:	d007      	beq.n	8005420 <HAL_UART_IRQHandler+0x11c>
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	f003 0320 	and.w	r3, r3, #32
 8005416:	2b00      	cmp	r3, #0
 8005418:	d002      	beq.n	8005420 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800541a:	6878      	ldr	r0, [r7, #4]
 800541c:	f000 f97a 	bl	8005714 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	695b      	ldr	r3, [r3, #20]
 8005426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800542a:	2b40      	cmp	r3, #64	; 0x40
 800542c:	bf0c      	ite	eq
 800542e:	2301      	moveq	r3, #1
 8005430:	2300      	movne	r3, #0
 8005432:	b2db      	uxtb	r3, r3
 8005434:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800543a:	f003 0308 	and.w	r3, r3, #8
 800543e:	2b00      	cmp	r3, #0
 8005440:	d102      	bne.n	8005448 <HAL_UART_IRQHandler+0x144>
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	2b00      	cmp	r3, #0
 8005446:	d031      	beq.n	80054ac <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005448:	6878      	ldr	r0, [r7, #4]
 800544a:	f000 f8c3 	bl	80055d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	695b      	ldr	r3, [r3, #20]
 8005454:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005458:	2b40      	cmp	r3, #64	; 0x40
 800545a:	d123      	bne.n	80054a4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	695a      	ldr	r2, [r3, #20]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800546a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005470:	2b00      	cmp	r3, #0
 8005472:	d013      	beq.n	800549c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005478:	4a21      	ldr	r2, [pc, #132]	; (8005500 <HAL_UART_IRQHandler+0x1fc>)
 800547a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005480:	4618      	mov	r0, r3
 8005482:	f7fd fbc4 	bl	8002c0e <HAL_DMA_Abort_IT>
 8005486:	4603      	mov	r3, r0
 8005488:	2b00      	cmp	r3, #0
 800548a:	d016      	beq.n	80054ba <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005490:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005496:	4610      	mov	r0, r2
 8005498:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800549a:	e00e      	b.n	80054ba <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 f845 	bl	800552c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054a2:	e00a      	b.n	80054ba <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f000 f841 	bl	800552c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054aa:	e006      	b.n	80054ba <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80054ac:	6878      	ldr	r0, [r7, #4]
 80054ae:	f000 f83d 	bl	800552c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80054b8:	e01e      	b.n	80054f8 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054ba:	bf00      	nop
    return;
 80054bc:	e01c      	b.n	80054f8 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80054be:	69fb      	ldr	r3, [r7, #28]
 80054c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d008      	beq.n	80054da <HAL_UART_IRQHandler+0x1d6>
 80054c8:	69bb      	ldr	r3, [r7, #24]
 80054ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d003      	beq.n	80054da <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80054d2:	6878      	ldr	r0, [r7, #4]
 80054d4:	f000 f8b0 	bl	8005638 <UART_Transmit_IT>
    return;
 80054d8:	e00f      	b.n	80054fa <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80054da:	69fb      	ldr	r3, [r7, #28]
 80054dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d00a      	beq.n	80054fa <HAL_UART_IRQHandler+0x1f6>
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d005      	beq.n	80054fa <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 80054ee:	6878      	ldr	r0, [r7, #4]
 80054f0:	f000 f8f8 	bl	80056e4 <UART_EndTransmit_IT>
    return;
 80054f4:	bf00      	nop
 80054f6:	e000      	b.n	80054fa <HAL_UART_IRQHandler+0x1f6>
    return;
 80054f8:	bf00      	nop
  }
}
 80054fa:	3720      	adds	r7, #32
 80054fc:	46bd      	mov	sp, r7
 80054fe:	bd80      	pop	{r7, pc}
 8005500:	08005611 	.word	0x08005611

08005504 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005520:	bf00      	nop
 8005522:	370c      	adds	r7, #12
 8005524:	46bd      	mov	sp, r7
 8005526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800552a:	4770      	bx	lr

0800552c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800552c:	b480      	push	{r7}
 800552e:	b083      	sub	sp, #12
 8005530:	af00      	add	r7, sp, #0
 8005532:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005534:	bf00      	nop
 8005536:	370c      	adds	r7, #12
 8005538:	46bd      	mov	sp, r7
 800553a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800553e:	4770      	bx	lr

08005540 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005540:	b580      	push	{r7, lr}
 8005542:	b084      	sub	sp, #16
 8005544:	af00      	add	r7, sp, #0
 8005546:	60f8      	str	r0, [r7, #12]
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	4613      	mov	r3, r2
 800554e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005550:	e02c      	b.n	80055ac <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005552:	69bb      	ldr	r3, [r7, #24]
 8005554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005558:	d028      	beq.n	80055ac <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800555a:	69bb      	ldr	r3, [r7, #24]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d007      	beq.n	8005570 <UART_WaitOnFlagUntilTimeout+0x30>
 8005560:	f7fc fcaa 	bl	8001eb8 <HAL_GetTick>
 8005564:	4602      	mov	r2, r0
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	69ba      	ldr	r2, [r7, #24]
 800556c:	429a      	cmp	r2, r3
 800556e:	d21d      	bcs.n	80055ac <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	68da      	ldr	r2, [r3, #12]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800557e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	695a      	ldr	r2, [r3, #20]
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f022 0201 	bic.w	r2, r2, #1
 800558e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2220      	movs	r2, #32
 8005594:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2220      	movs	r2, #32
 800559c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 80055a8:	2303      	movs	r3, #3
 80055aa:	e00f      	b.n	80055cc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	681a      	ldr	r2, [r3, #0]
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	4013      	ands	r3, r2
 80055b6:	68ba      	ldr	r2, [r7, #8]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	bf0c      	ite	eq
 80055bc:	2301      	moveq	r3, #1
 80055be:	2300      	movne	r3, #0
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	461a      	mov	r2, r3
 80055c4:	79fb      	ldrb	r3, [r7, #7]
 80055c6:	429a      	cmp	r2, r3
 80055c8:	d0c3      	beq.n	8005552 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055ca:	2300      	movs	r3, #0
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	3710      	adds	r7, #16
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bd80      	pop	{r7, pc}

080055d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055d4:	b480      	push	{r7}
 80055d6:	b083      	sub	sp, #12
 80055d8:	af00      	add	r7, sp, #0
 80055da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80055ea:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	695a      	ldr	r2, [r3, #20]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 0201 	bic.w	r2, r2, #1
 80055fa:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2220      	movs	r2, #32
 8005600:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005604:	bf00      	nop
 8005606:	370c      	adds	r7, #12
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800561c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2200      	movs	r2, #0
 8005628:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800562a:	68f8      	ldr	r0, [r7, #12]
 800562c:	f7ff ff7e 	bl	800552c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005630:	bf00      	nop
 8005632:	3710      	adds	r7, #16
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}

08005638 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005638:	b480      	push	{r7}
 800563a:	b085      	sub	sp, #20
 800563c:	af00      	add	r7, sp, #0
 800563e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005646:	b2db      	uxtb	r3, r3
 8005648:	2b21      	cmp	r3, #33	; 0x21
 800564a:	d144      	bne.n	80056d6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	689b      	ldr	r3, [r3, #8]
 8005650:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005654:	d11a      	bne.n	800568c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	6a1b      	ldr	r3, [r3, #32]
 800565a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	881b      	ldrh	r3, [r3, #0]
 8005660:	461a      	mov	r2, r3
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800566a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	691b      	ldr	r3, [r3, #16]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d105      	bne.n	8005680 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	6a1b      	ldr	r3, [r3, #32]
 8005678:	1c9a      	adds	r2, r3, #2
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	621a      	str	r2, [r3, #32]
 800567e:	e00e      	b.n	800569e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a1b      	ldr	r3, [r3, #32]
 8005684:	1c5a      	adds	r2, r3, #1
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	621a      	str	r2, [r3, #32]
 800568a:	e008      	b.n	800569e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	6a1b      	ldr	r3, [r3, #32]
 8005690:	1c59      	adds	r1, r3, #1
 8005692:	687a      	ldr	r2, [r7, #4]
 8005694:	6211      	str	r1, [r2, #32]
 8005696:	781a      	ldrb	r2, [r3, #0]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80056a2:	b29b      	uxth	r3, r3
 80056a4:	3b01      	subs	r3, #1
 80056a6:	b29b      	uxth	r3, r3
 80056a8:	687a      	ldr	r2, [r7, #4]
 80056aa:	4619      	mov	r1, r3
 80056ac:	84d1      	strh	r1, [r2, #38]	; 0x26
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d10f      	bne.n	80056d2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	68da      	ldr	r2, [r3, #12]
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80056c0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	68da      	ldr	r2, [r3, #12]
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80056d0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80056d2:	2300      	movs	r3, #0
 80056d4:	e000      	b.n	80056d8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80056d6:	2302      	movs	r3, #2
  }
}
 80056d8:	4618      	mov	r0, r3
 80056da:	3714      	adds	r7, #20
 80056dc:	46bd      	mov	sp, r7
 80056de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e2:	4770      	bx	lr

080056e4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b082      	sub	sp, #8
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	68da      	ldr	r2, [r3, #12]
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056fa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2220      	movs	r2, #32
 8005700:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f7ff fefd 	bl	8005504 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800570a:	2300      	movs	r3, #0
}
 800570c:	4618      	mov	r0, r3
 800570e:	3708      	adds	r7, #8
 8005710:	46bd      	mov	sp, r7
 8005712:	bd80      	pop	{r7, pc}

08005714 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b084      	sub	sp, #16
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005722:	b2db      	uxtb	r3, r3
 8005724:	2b22      	cmp	r3, #34	; 0x22
 8005726:	d171      	bne.n	800580c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	689b      	ldr	r3, [r3, #8]
 800572c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005730:	d123      	bne.n	800577a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005736:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	691b      	ldr	r3, [r3, #16]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10e      	bne.n	800575e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	b29b      	uxth	r3, r3
 8005748:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800574c:	b29a      	uxth	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005756:	1c9a      	adds	r2, r3, #2
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	629a      	str	r2, [r3, #40]	; 0x28
 800575c:	e029      	b.n	80057b2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	685b      	ldr	r3, [r3, #4]
 8005764:	b29b      	uxth	r3, r3
 8005766:	b2db      	uxtb	r3, r3
 8005768:	b29a      	uxth	r2, r3
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005772:	1c5a      	adds	r2, r3, #1
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	629a      	str	r2, [r3, #40]	; 0x28
 8005778:	e01b      	b.n	80057b2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	691b      	ldr	r3, [r3, #16]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10a      	bne.n	8005798 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	6858      	ldr	r0, [r3, #4]
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800578c:	1c59      	adds	r1, r3, #1
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	6291      	str	r1, [r2, #40]	; 0x28
 8005792:	b2c2      	uxtb	r2, r0
 8005794:	701a      	strb	r2, [r3, #0]
 8005796:	e00c      	b.n	80057b2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	685b      	ldr	r3, [r3, #4]
 800579e:	b2da      	uxtb	r2, r3
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a4:	1c58      	adds	r0, r3, #1
 80057a6:	6879      	ldr	r1, [r7, #4]
 80057a8:	6288      	str	r0, [r1, #40]	; 0x28
 80057aa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80057ae:	b2d2      	uxtb	r2, r2
 80057b0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80057b6:	b29b      	uxth	r3, r3
 80057b8:	3b01      	subs	r3, #1
 80057ba:	b29b      	uxth	r3, r3
 80057bc:	687a      	ldr	r2, [r7, #4]
 80057be:	4619      	mov	r1, r3
 80057c0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d120      	bne.n	8005808 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	68da      	ldr	r2, [r3, #12]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f022 0220 	bic.w	r2, r2, #32
 80057d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68da      	ldr	r2, [r3, #12]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057e4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	695a      	ldr	r2, [r3, #20]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f022 0201 	bic.w	r2, r2, #1
 80057f4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2220      	movs	r2, #32
 80057fa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f7ff fe8a 	bl	8005518 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005804:	2300      	movs	r3, #0
 8005806:	e002      	b.n	800580e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005808:	2300      	movs	r3, #0
 800580a:	e000      	b.n	800580e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800580c:	2302      	movs	r3, #2
  }
}
 800580e:	4618      	mov	r0, r3
 8005810:	3710      	adds	r7, #16
 8005812:	46bd      	mov	sp, r7
 8005814:	bd80      	pop	{r7, pc}
	...

08005818 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005818:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800581c:	b085      	sub	sp, #20
 800581e:	af00      	add	r7, sp, #0
 8005820:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	691b      	ldr	r3, [r3, #16]
 8005828:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	68da      	ldr	r2, [r3, #12]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	430a      	orrs	r2, r1
 8005836:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689a      	ldr	r2, [r3, #8]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	691b      	ldr	r3, [r3, #16]
 8005840:	431a      	orrs	r2, r3
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	695b      	ldr	r3, [r3, #20]
 8005846:	431a      	orrs	r2, r3
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	69db      	ldr	r3, [r3, #28]
 800584c:	4313      	orrs	r3, r2
 800584e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68db      	ldr	r3, [r3, #12]
 8005856:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800585a:	f023 030c 	bic.w	r3, r3, #12
 800585e:	687a      	ldr	r2, [r7, #4]
 8005860:	6812      	ldr	r2, [r2, #0]
 8005862:	68f9      	ldr	r1, [r7, #12]
 8005864:	430b      	orrs	r3, r1
 8005866:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	699a      	ldr	r2, [r3, #24]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	430a      	orrs	r2, r1
 800587c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	69db      	ldr	r3, [r3, #28]
 8005882:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005886:	f040 818b 	bne.w	8005ba0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	4ac1      	ldr	r2, [pc, #772]	; (8005b94 <UART_SetConfig+0x37c>)
 8005890:	4293      	cmp	r3, r2
 8005892:	d005      	beq.n	80058a0 <UART_SetConfig+0x88>
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	4abf      	ldr	r2, [pc, #764]	; (8005b98 <UART_SetConfig+0x380>)
 800589a:	4293      	cmp	r3, r2
 800589c:	f040 80bd 	bne.w	8005a1a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80058a0:	f7ff f93e 	bl	8004b20 <HAL_RCC_GetPCLK2Freq>
 80058a4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	461d      	mov	r5, r3
 80058aa:	f04f 0600 	mov.w	r6, #0
 80058ae:	46a8      	mov	r8, r5
 80058b0:	46b1      	mov	r9, r6
 80058b2:	eb18 0308 	adds.w	r3, r8, r8
 80058b6:	eb49 0409 	adc.w	r4, r9, r9
 80058ba:	4698      	mov	r8, r3
 80058bc:	46a1      	mov	r9, r4
 80058be:	eb18 0805 	adds.w	r8, r8, r5
 80058c2:	eb49 0906 	adc.w	r9, r9, r6
 80058c6:	f04f 0100 	mov.w	r1, #0
 80058ca:	f04f 0200 	mov.w	r2, #0
 80058ce:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80058d2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80058d6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80058da:	4688      	mov	r8, r1
 80058dc:	4691      	mov	r9, r2
 80058de:	eb18 0005 	adds.w	r0, r8, r5
 80058e2:	eb49 0106 	adc.w	r1, r9, r6
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	685b      	ldr	r3, [r3, #4]
 80058ea:	461d      	mov	r5, r3
 80058ec:	f04f 0600 	mov.w	r6, #0
 80058f0:	196b      	adds	r3, r5, r5
 80058f2:	eb46 0406 	adc.w	r4, r6, r6
 80058f6:	461a      	mov	r2, r3
 80058f8:	4623      	mov	r3, r4
 80058fa:	f7fa fcd1 	bl	80002a0 <__aeabi_uldivmod>
 80058fe:	4603      	mov	r3, r0
 8005900:	460c      	mov	r4, r1
 8005902:	461a      	mov	r2, r3
 8005904:	4ba5      	ldr	r3, [pc, #660]	; (8005b9c <UART_SetConfig+0x384>)
 8005906:	fba3 2302 	umull	r2, r3, r3, r2
 800590a:	095b      	lsrs	r3, r3, #5
 800590c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	461d      	mov	r5, r3
 8005914:	f04f 0600 	mov.w	r6, #0
 8005918:	46a9      	mov	r9, r5
 800591a:	46b2      	mov	sl, r6
 800591c:	eb19 0309 	adds.w	r3, r9, r9
 8005920:	eb4a 040a 	adc.w	r4, sl, sl
 8005924:	4699      	mov	r9, r3
 8005926:	46a2      	mov	sl, r4
 8005928:	eb19 0905 	adds.w	r9, r9, r5
 800592c:	eb4a 0a06 	adc.w	sl, sl, r6
 8005930:	f04f 0100 	mov.w	r1, #0
 8005934:	f04f 0200 	mov.w	r2, #0
 8005938:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800593c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005940:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005944:	4689      	mov	r9, r1
 8005946:	4692      	mov	sl, r2
 8005948:	eb19 0005 	adds.w	r0, r9, r5
 800594c:	eb4a 0106 	adc.w	r1, sl, r6
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	461d      	mov	r5, r3
 8005956:	f04f 0600 	mov.w	r6, #0
 800595a:	196b      	adds	r3, r5, r5
 800595c:	eb46 0406 	adc.w	r4, r6, r6
 8005960:	461a      	mov	r2, r3
 8005962:	4623      	mov	r3, r4
 8005964:	f7fa fc9c 	bl	80002a0 <__aeabi_uldivmod>
 8005968:	4603      	mov	r3, r0
 800596a:	460c      	mov	r4, r1
 800596c:	461a      	mov	r2, r3
 800596e:	4b8b      	ldr	r3, [pc, #556]	; (8005b9c <UART_SetConfig+0x384>)
 8005970:	fba3 1302 	umull	r1, r3, r3, r2
 8005974:	095b      	lsrs	r3, r3, #5
 8005976:	2164      	movs	r1, #100	; 0x64
 8005978:	fb01 f303 	mul.w	r3, r1, r3
 800597c:	1ad3      	subs	r3, r2, r3
 800597e:	00db      	lsls	r3, r3, #3
 8005980:	3332      	adds	r3, #50	; 0x32
 8005982:	4a86      	ldr	r2, [pc, #536]	; (8005b9c <UART_SetConfig+0x384>)
 8005984:	fba2 2303 	umull	r2, r3, r2, r3
 8005988:	095b      	lsrs	r3, r3, #5
 800598a:	005b      	lsls	r3, r3, #1
 800598c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005990:	4498      	add	r8, r3
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	461d      	mov	r5, r3
 8005996:	f04f 0600 	mov.w	r6, #0
 800599a:	46a9      	mov	r9, r5
 800599c:	46b2      	mov	sl, r6
 800599e:	eb19 0309 	adds.w	r3, r9, r9
 80059a2:	eb4a 040a 	adc.w	r4, sl, sl
 80059a6:	4699      	mov	r9, r3
 80059a8:	46a2      	mov	sl, r4
 80059aa:	eb19 0905 	adds.w	r9, r9, r5
 80059ae:	eb4a 0a06 	adc.w	sl, sl, r6
 80059b2:	f04f 0100 	mov.w	r1, #0
 80059b6:	f04f 0200 	mov.w	r2, #0
 80059ba:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059be:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80059c2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80059c6:	4689      	mov	r9, r1
 80059c8:	4692      	mov	sl, r2
 80059ca:	eb19 0005 	adds.w	r0, r9, r5
 80059ce:	eb4a 0106 	adc.w	r1, sl, r6
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	685b      	ldr	r3, [r3, #4]
 80059d6:	461d      	mov	r5, r3
 80059d8:	f04f 0600 	mov.w	r6, #0
 80059dc:	196b      	adds	r3, r5, r5
 80059de:	eb46 0406 	adc.w	r4, r6, r6
 80059e2:	461a      	mov	r2, r3
 80059e4:	4623      	mov	r3, r4
 80059e6:	f7fa fc5b 	bl	80002a0 <__aeabi_uldivmod>
 80059ea:	4603      	mov	r3, r0
 80059ec:	460c      	mov	r4, r1
 80059ee:	461a      	mov	r2, r3
 80059f0:	4b6a      	ldr	r3, [pc, #424]	; (8005b9c <UART_SetConfig+0x384>)
 80059f2:	fba3 1302 	umull	r1, r3, r3, r2
 80059f6:	095b      	lsrs	r3, r3, #5
 80059f8:	2164      	movs	r1, #100	; 0x64
 80059fa:	fb01 f303 	mul.w	r3, r1, r3
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	00db      	lsls	r3, r3, #3
 8005a02:	3332      	adds	r3, #50	; 0x32
 8005a04:	4a65      	ldr	r2, [pc, #404]	; (8005b9c <UART_SetConfig+0x384>)
 8005a06:	fba2 2303 	umull	r2, r3, r2, r3
 8005a0a:	095b      	lsrs	r3, r3, #5
 8005a0c:	f003 0207 	and.w	r2, r3, #7
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	4442      	add	r2, r8
 8005a16:	609a      	str	r2, [r3, #8]
 8005a18:	e26f      	b.n	8005efa <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005a1a:	f7ff f86d 	bl	8004af8 <HAL_RCC_GetPCLK1Freq>
 8005a1e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	461d      	mov	r5, r3
 8005a24:	f04f 0600 	mov.w	r6, #0
 8005a28:	46a8      	mov	r8, r5
 8005a2a:	46b1      	mov	r9, r6
 8005a2c:	eb18 0308 	adds.w	r3, r8, r8
 8005a30:	eb49 0409 	adc.w	r4, r9, r9
 8005a34:	4698      	mov	r8, r3
 8005a36:	46a1      	mov	r9, r4
 8005a38:	eb18 0805 	adds.w	r8, r8, r5
 8005a3c:	eb49 0906 	adc.w	r9, r9, r6
 8005a40:	f04f 0100 	mov.w	r1, #0
 8005a44:	f04f 0200 	mov.w	r2, #0
 8005a48:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005a4c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005a50:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005a54:	4688      	mov	r8, r1
 8005a56:	4691      	mov	r9, r2
 8005a58:	eb18 0005 	adds.w	r0, r8, r5
 8005a5c:	eb49 0106 	adc.w	r1, r9, r6
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	461d      	mov	r5, r3
 8005a66:	f04f 0600 	mov.w	r6, #0
 8005a6a:	196b      	adds	r3, r5, r5
 8005a6c:	eb46 0406 	adc.w	r4, r6, r6
 8005a70:	461a      	mov	r2, r3
 8005a72:	4623      	mov	r3, r4
 8005a74:	f7fa fc14 	bl	80002a0 <__aeabi_uldivmod>
 8005a78:	4603      	mov	r3, r0
 8005a7a:	460c      	mov	r4, r1
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	4b47      	ldr	r3, [pc, #284]	; (8005b9c <UART_SetConfig+0x384>)
 8005a80:	fba3 2302 	umull	r2, r3, r3, r2
 8005a84:	095b      	lsrs	r3, r3, #5
 8005a86:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	461d      	mov	r5, r3
 8005a8e:	f04f 0600 	mov.w	r6, #0
 8005a92:	46a9      	mov	r9, r5
 8005a94:	46b2      	mov	sl, r6
 8005a96:	eb19 0309 	adds.w	r3, r9, r9
 8005a9a:	eb4a 040a 	adc.w	r4, sl, sl
 8005a9e:	4699      	mov	r9, r3
 8005aa0:	46a2      	mov	sl, r4
 8005aa2:	eb19 0905 	adds.w	r9, r9, r5
 8005aa6:	eb4a 0a06 	adc.w	sl, sl, r6
 8005aaa:	f04f 0100 	mov.w	r1, #0
 8005aae:	f04f 0200 	mov.w	r2, #0
 8005ab2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005ab6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005aba:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005abe:	4689      	mov	r9, r1
 8005ac0:	4692      	mov	sl, r2
 8005ac2:	eb19 0005 	adds.w	r0, r9, r5
 8005ac6:	eb4a 0106 	adc.w	r1, sl, r6
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	461d      	mov	r5, r3
 8005ad0:	f04f 0600 	mov.w	r6, #0
 8005ad4:	196b      	adds	r3, r5, r5
 8005ad6:	eb46 0406 	adc.w	r4, r6, r6
 8005ada:	461a      	mov	r2, r3
 8005adc:	4623      	mov	r3, r4
 8005ade:	f7fa fbdf 	bl	80002a0 <__aeabi_uldivmod>
 8005ae2:	4603      	mov	r3, r0
 8005ae4:	460c      	mov	r4, r1
 8005ae6:	461a      	mov	r2, r3
 8005ae8:	4b2c      	ldr	r3, [pc, #176]	; (8005b9c <UART_SetConfig+0x384>)
 8005aea:	fba3 1302 	umull	r1, r3, r3, r2
 8005aee:	095b      	lsrs	r3, r3, #5
 8005af0:	2164      	movs	r1, #100	; 0x64
 8005af2:	fb01 f303 	mul.w	r3, r1, r3
 8005af6:	1ad3      	subs	r3, r2, r3
 8005af8:	00db      	lsls	r3, r3, #3
 8005afa:	3332      	adds	r3, #50	; 0x32
 8005afc:	4a27      	ldr	r2, [pc, #156]	; (8005b9c <UART_SetConfig+0x384>)
 8005afe:	fba2 2303 	umull	r2, r3, r2, r3
 8005b02:	095b      	lsrs	r3, r3, #5
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005b0a:	4498      	add	r8, r3
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	461d      	mov	r5, r3
 8005b10:	f04f 0600 	mov.w	r6, #0
 8005b14:	46a9      	mov	r9, r5
 8005b16:	46b2      	mov	sl, r6
 8005b18:	eb19 0309 	adds.w	r3, r9, r9
 8005b1c:	eb4a 040a 	adc.w	r4, sl, sl
 8005b20:	4699      	mov	r9, r3
 8005b22:	46a2      	mov	sl, r4
 8005b24:	eb19 0905 	adds.w	r9, r9, r5
 8005b28:	eb4a 0a06 	adc.w	sl, sl, r6
 8005b2c:	f04f 0100 	mov.w	r1, #0
 8005b30:	f04f 0200 	mov.w	r2, #0
 8005b34:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005b38:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005b3c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005b40:	4689      	mov	r9, r1
 8005b42:	4692      	mov	sl, r2
 8005b44:	eb19 0005 	adds.w	r0, r9, r5
 8005b48:	eb4a 0106 	adc.w	r1, sl, r6
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	461d      	mov	r5, r3
 8005b52:	f04f 0600 	mov.w	r6, #0
 8005b56:	196b      	adds	r3, r5, r5
 8005b58:	eb46 0406 	adc.w	r4, r6, r6
 8005b5c:	461a      	mov	r2, r3
 8005b5e:	4623      	mov	r3, r4
 8005b60:	f7fa fb9e 	bl	80002a0 <__aeabi_uldivmod>
 8005b64:	4603      	mov	r3, r0
 8005b66:	460c      	mov	r4, r1
 8005b68:	461a      	mov	r2, r3
 8005b6a:	4b0c      	ldr	r3, [pc, #48]	; (8005b9c <UART_SetConfig+0x384>)
 8005b6c:	fba3 1302 	umull	r1, r3, r3, r2
 8005b70:	095b      	lsrs	r3, r3, #5
 8005b72:	2164      	movs	r1, #100	; 0x64
 8005b74:	fb01 f303 	mul.w	r3, r1, r3
 8005b78:	1ad3      	subs	r3, r2, r3
 8005b7a:	00db      	lsls	r3, r3, #3
 8005b7c:	3332      	adds	r3, #50	; 0x32
 8005b7e:	4a07      	ldr	r2, [pc, #28]	; (8005b9c <UART_SetConfig+0x384>)
 8005b80:	fba2 2303 	umull	r2, r3, r2, r3
 8005b84:	095b      	lsrs	r3, r3, #5
 8005b86:	f003 0207 	and.w	r2, r3, #7
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4442      	add	r2, r8
 8005b90:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8005b92:	e1b2      	b.n	8005efa <UART_SetConfig+0x6e2>
 8005b94:	40011000 	.word	0x40011000
 8005b98:	40011400 	.word	0x40011400
 8005b9c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	4ad7      	ldr	r2, [pc, #860]	; (8005f04 <UART_SetConfig+0x6ec>)
 8005ba6:	4293      	cmp	r3, r2
 8005ba8:	d005      	beq.n	8005bb6 <UART_SetConfig+0x39e>
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	4ad6      	ldr	r2, [pc, #856]	; (8005f08 <UART_SetConfig+0x6f0>)
 8005bb0:	4293      	cmp	r3, r2
 8005bb2:	f040 80d1 	bne.w	8005d58 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8005bb6:	f7fe ffb3 	bl	8004b20 <HAL_RCC_GetPCLK2Freq>
 8005bba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005bbc:	68bb      	ldr	r3, [r7, #8]
 8005bbe:	469a      	mov	sl, r3
 8005bc0:	f04f 0b00 	mov.w	fp, #0
 8005bc4:	46d0      	mov	r8, sl
 8005bc6:	46d9      	mov	r9, fp
 8005bc8:	eb18 0308 	adds.w	r3, r8, r8
 8005bcc:	eb49 0409 	adc.w	r4, r9, r9
 8005bd0:	4698      	mov	r8, r3
 8005bd2:	46a1      	mov	r9, r4
 8005bd4:	eb18 080a 	adds.w	r8, r8, sl
 8005bd8:	eb49 090b 	adc.w	r9, r9, fp
 8005bdc:	f04f 0100 	mov.w	r1, #0
 8005be0:	f04f 0200 	mov.w	r2, #0
 8005be4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005be8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005bec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005bf0:	4688      	mov	r8, r1
 8005bf2:	4691      	mov	r9, r2
 8005bf4:	eb1a 0508 	adds.w	r5, sl, r8
 8005bf8:	eb4b 0609 	adc.w	r6, fp, r9
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	685b      	ldr	r3, [r3, #4]
 8005c00:	4619      	mov	r1, r3
 8005c02:	f04f 0200 	mov.w	r2, #0
 8005c06:	f04f 0300 	mov.w	r3, #0
 8005c0a:	f04f 0400 	mov.w	r4, #0
 8005c0e:	0094      	lsls	r4, r2, #2
 8005c10:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005c14:	008b      	lsls	r3, r1, #2
 8005c16:	461a      	mov	r2, r3
 8005c18:	4623      	mov	r3, r4
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	4631      	mov	r1, r6
 8005c1e:	f7fa fb3f 	bl	80002a0 <__aeabi_uldivmod>
 8005c22:	4603      	mov	r3, r0
 8005c24:	460c      	mov	r4, r1
 8005c26:	461a      	mov	r2, r3
 8005c28:	4bb8      	ldr	r3, [pc, #736]	; (8005f0c <UART_SetConfig+0x6f4>)
 8005c2a:	fba3 2302 	umull	r2, r3, r3, r2
 8005c2e:	095b      	lsrs	r3, r3, #5
 8005c30:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005c34:	68bb      	ldr	r3, [r7, #8]
 8005c36:	469b      	mov	fp, r3
 8005c38:	f04f 0c00 	mov.w	ip, #0
 8005c3c:	46d9      	mov	r9, fp
 8005c3e:	46e2      	mov	sl, ip
 8005c40:	eb19 0309 	adds.w	r3, r9, r9
 8005c44:	eb4a 040a 	adc.w	r4, sl, sl
 8005c48:	4699      	mov	r9, r3
 8005c4a:	46a2      	mov	sl, r4
 8005c4c:	eb19 090b 	adds.w	r9, r9, fp
 8005c50:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005c54:	f04f 0100 	mov.w	r1, #0
 8005c58:	f04f 0200 	mov.w	r2, #0
 8005c5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005c60:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005c64:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005c68:	4689      	mov	r9, r1
 8005c6a:	4692      	mov	sl, r2
 8005c6c:	eb1b 0509 	adds.w	r5, fp, r9
 8005c70:	eb4c 060a 	adc.w	r6, ip, sl
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	685b      	ldr	r3, [r3, #4]
 8005c78:	4619      	mov	r1, r3
 8005c7a:	f04f 0200 	mov.w	r2, #0
 8005c7e:	f04f 0300 	mov.w	r3, #0
 8005c82:	f04f 0400 	mov.w	r4, #0
 8005c86:	0094      	lsls	r4, r2, #2
 8005c88:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005c8c:	008b      	lsls	r3, r1, #2
 8005c8e:	461a      	mov	r2, r3
 8005c90:	4623      	mov	r3, r4
 8005c92:	4628      	mov	r0, r5
 8005c94:	4631      	mov	r1, r6
 8005c96:	f7fa fb03 	bl	80002a0 <__aeabi_uldivmod>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	460c      	mov	r4, r1
 8005c9e:	461a      	mov	r2, r3
 8005ca0:	4b9a      	ldr	r3, [pc, #616]	; (8005f0c <UART_SetConfig+0x6f4>)
 8005ca2:	fba3 1302 	umull	r1, r3, r3, r2
 8005ca6:	095b      	lsrs	r3, r3, #5
 8005ca8:	2164      	movs	r1, #100	; 0x64
 8005caa:	fb01 f303 	mul.w	r3, r1, r3
 8005cae:	1ad3      	subs	r3, r2, r3
 8005cb0:	011b      	lsls	r3, r3, #4
 8005cb2:	3332      	adds	r3, #50	; 0x32
 8005cb4:	4a95      	ldr	r2, [pc, #596]	; (8005f0c <UART_SetConfig+0x6f4>)
 8005cb6:	fba2 2303 	umull	r2, r3, r2, r3
 8005cba:	095b      	lsrs	r3, r3, #5
 8005cbc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005cc0:	4498      	add	r8, r3
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	469b      	mov	fp, r3
 8005cc6:	f04f 0c00 	mov.w	ip, #0
 8005cca:	46d9      	mov	r9, fp
 8005ccc:	46e2      	mov	sl, ip
 8005cce:	eb19 0309 	adds.w	r3, r9, r9
 8005cd2:	eb4a 040a 	adc.w	r4, sl, sl
 8005cd6:	4699      	mov	r9, r3
 8005cd8:	46a2      	mov	sl, r4
 8005cda:	eb19 090b 	adds.w	r9, r9, fp
 8005cde:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005ce2:	f04f 0100 	mov.w	r1, #0
 8005ce6:	f04f 0200 	mov.w	r2, #0
 8005cea:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cee:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005cf2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005cf6:	4689      	mov	r9, r1
 8005cf8:	4692      	mov	sl, r2
 8005cfa:	eb1b 0509 	adds.w	r5, fp, r9
 8005cfe:	eb4c 060a 	adc.w	r6, ip, sl
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	685b      	ldr	r3, [r3, #4]
 8005d06:	4619      	mov	r1, r3
 8005d08:	f04f 0200 	mov.w	r2, #0
 8005d0c:	f04f 0300 	mov.w	r3, #0
 8005d10:	f04f 0400 	mov.w	r4, #0
 8005d14:	0094      	lsls	r4, r2, #2
 8005d16:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005d1a:	008b      	lsls	r3, r1, #2
 8005d1c:	461a      	mov	r2, r3
 8005d1e:	4623      	mov	r3, r4
 8005d20:	4628      	mov	r0, r5
 8005d22:	4631      	mov	r1, r6
 8005d24:	f7fa fabc 	bl	80002a0 <__aeabi_uldivmod>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	460c      	mov	r4, r1
 8005d2c:	461a      	mov	r2, r3
 8005d2e:	4b77      	ldr	r3, [pc, #476]	; (8005f0c <UART_SetConfig+0x6f4>)
 8005d30:	fba3 1302 	umull	r1, r3, r3, r2
 8005d34:	095b      	lsrs	r3, r3, #5
 8005d36:	2164      	movs	r1, #100	; 0x64
 8005d38:	fb01 f303 	mul.w	r3, r1, r3
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	011b      	lsls	r3, r3, #4
 8005d40:	3332      	adds	r3, #50	; 0x32
 8005d42:	4a72      	ldr	r2, [pc, #456]	; (8005f0c <UART_SetConfig+0x6f4>)
 8005d44:	fba2 2303 	umull	r2, r3, r2, r3
 8005d48:	095b      	lsrs	r3, r3, #5
 8005d4a:	f003 020f 	and.w	r2, r3, #15
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4442      	add	r2, r8
 8005d54:	609a      	str	r2, [r3, #8]
 8005d56:	e0d0      	b.n	8005efa <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8005d58:	f7fe fece 	bl	8004af8 <HAL_RCC_GetPCLK1Freq>
 8005d5c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005d5e:	68bb      	ldr	r3, [r7, #8]
 8005d60:	469a      	mov	sl, r3
 8005d62:	f04f 0b00 	mov.w	fp, #0
 8005d66:	46d0      	mov	r8, sl
 8005d68:	46d9      	mov	r9, fp
 8005d6a:	eb18 0308 	adds.w	r3, r8, r8
 8005d6e:	eb49 0409 	adc.w	r4, r9, r9
 8005d72:	4698      	mov	r8, r3
 8005d74:	46a1      	mov	r9, r4
 8005d76:	eb18 080a 	adds.w	r8, r8, sl
 8005d7a:	eb49 090b 	adc.w	r9, r9, fp
 8005d7e:	f04f 0100 	mov.w	r1, #0
 8005d82:	f04f 0200 	mov.w	r2, #0
 8005d86:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8005d8a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8005d8e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8005d92:	4688      	mov	r8, r1
 8005d94:	4691      	mov	r9, r2
 8005d96:	eb1a 0508 	adds.w	r5, sl, r8
 8005d9a:	eb4b 0609 	adc.w	r6, fp, r9
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	4619      	mov	r1, r3
 8005da4:	f04f 0200 	mov.w	r2, #0
 8005da8:	f04f 0300 	mov.w	r3, #0
 8005dac:	f04f 0400 	mov.w	r4, #0
 8005db0:	0094      	lsls	r4, r2, #2
 8005db2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005db6:	008b      	lsls	r3, r1, #2
 8005db8:	461a      	mov	r2, r3
 8005dba:	4623      	mov	r3, r4
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	4631      	mov	r1, r6
 8005dc0:	f7fa fa6e 	bl	80002a0 <__aeabi_uldivmod>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	460c      	mov	r4, r1
 8005dc8:	461a      	mov	r2, r3
 8005dca:	4b50      	ldr	r3, [pc, #320]	; (8005f0c <UART_SetConfig+0x6f4>)
 8005dcc:	fba3 2302 	umull	r2, r3, r3, r2
 8005dd0:	095b      	lsrs	r3, r3, #5
 8005dd2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	469b      	mov	fp, r3
 8005dda:	f04f 0c00 	mov.w	ip, #0
 8005dde:	46d9      	mov	r9, fp
 8005de0:	46e2      	mov	sl, ip
 8005de2:	eb19 0309 	adds.w	r3, r9, r9
 8005de6:	eb4a 040a 	adc.w	r4, sl, sl
 8005dea:	4699      	mov	r9, r3
 8005dec:	46a2      	mov	sl, r4
 8005dee:	eb19 090b 	adds.w	r9, r9, fp
 8005df2:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005df6:	f04f 0100 	mov.w	r1, #0
 8005dfa:	f04f 0200 	mov.w	r2, #0
 8005dfe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e02:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e06:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005e0a:	4689      	mov	r9, r1
 8005e0c:	4692      	mov	sl, r2
 8005e0e:	eb1b 0509 	adds.w	r5, fp, r9
 8005e12:	eb4c 060a 	adc.w	r6, ip, sl
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	4619      	mov	r1, r3
 8005e1c:	f04f 0200 	mov.w	r2, #0
 8005e20:	f04f 0300 	mov.w	r3, #0
 8005e24:	f04f 0400 	mov.w	r4, #0
 8005e28:	0094      	lsls	r4, r2, #2
 8005e2a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005e2e:	008b      	lsls	r3, r1, #2
 8005e30:	461a      	mov	r2, r3
 8005e32:	4623      	mov	r3, r4
 8005e34:	4628      	mov	r0, r5
 8005e36:	4631      	mov	r1, r6
 8005e38:	f7fa fa32 	bl	80002a0 <__aeabi_uldivmod>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	460c      	mov	r4, r1
 8005e40:	461a      	mov	r2, r3
 8005e42:	4b32      	ldr	r3, [pc, #200]	; (8005f0c <UART_SetConfig+0x6f4>)
 8005e44:	fba3 1302 	umull	r1, r3, r3, r2
 8005e48:	095b      	lsrs	r3, r3, #5
 8005e4a:	2164      	movs	r1, #100	; 0x64
 8005e4c:	fb01 f303 	mul.w	r3, r1, r3
 8005e50:	1ad3      	subs	r3, r2, r3
 8005e52:	011b      	lsls	r3, r3, #4
 8005e54:	3332      	adds	r3, #50	; 0x32
 8005e56:	4a2d      	ldr	r2, [pc, #180]	; (8005f0c <UART_SetConfig+0x6f4>)
 8005e58:	fba2 2303 	umull	r2, r3, r2, r3
 8005e5c:	095b      	lsrs	r3, r3, #5
 8005e5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005e62:	4498      	add	r8, r3
 8005e64:	68bb      	ldr	r3, [r7, #8]
 8005e66:	469b      	mov	fp, r3
 8005e68:	f04f 0c00 	mov.w	ip, #0
 8005e6c:	46d9      	mov	r9, fp
 8005e6e:	46e2      	mov	sl, ip
 8005e70:	eb19 0309 	adds.w	r3, r9, r9
 8005e74:	eb4a 040a 	adc.w	r4, sl, sl
 8005e78:	4699      	mov	r9, r3
 8005e7a:	46a2      	mov	sl, r4
 8005e7c:	eb19 090b 	adds.w	r9, r9, fp
 8005e80:	eb4a 0a0c 	adc.w	sl, sl, ip
 8005e84:	f04f 0100 	mov.w	r1, #0
 8005e88:	f04f 0200 	mov.w	r2, #0
 8005e8c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005e90:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8005e94:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8005e98:	4689      	mov	r9, r1
 8005e9a:	4692      	mov	sl, r2
 8005e9c:	eb1b 0509 	adds.w	r5, fp, r9
 8005ea0:	eb4c 060a 	adc.w	r6, ip, sl
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	685b      	ldr	r3, [r3, #4]
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	f04f 0200 	mov.w	r2, #0
 8005eae:	f04f 0300 	mov.w	r3, #0
 8005eb2:	f04f 0400 	mov.w	r4, #0
 8005eb6:	0094      	lsls	r4, r2, #2
 8005eb8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8005ebc:	008b      	lsls	r3, r1, #2
 8005ebe:	461a      	mov	r2, r3
 8005ec0:	4623      	mov	r3, r4
 8005ec2:	4628      	mov	r0, r5
 8005ec4:	4631      	mov	r1, r6
 8005ec6:	f7fa f9eb 	bl	80002a0 <__aeabi_uldivmod>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	460c      	mov	r4, r1
 8005ece:	461a      	mov	r2, r3
 8005ed0:	4b0e      	ldr	r3, [pc, #56]	; (8005f0c <UART_SetConfig+0x6f4>)
 8005ed2:	fba3 1302 	umull	r1, r3, r3, r2
 8005ed6:	095b      	lsrs	r3, r3, #5
 8005ed8:	2164      	movs	r1, #100	; 0x64
 8005eda:	fb01 f303 	mul.w	r3, r1, r3
 8005ede:	1ad3      	subs	r3, r2, r3
 8005ee0:	011b      	lsls	r3, r3, #4
 8005ee2:	3332      	adds	r3, #50	; 0x32
 8005ee4:	4a09      	ldr	r2, [pc, #36]	; (8005f0c <UART_SetConfig+0x6f4>)
 8005ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8005eea:	095b      	lsrs	r3, r3, #5
 8005eec:	f003 020f 	and.w	r2, r3, #15
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	4442      	add	r2, r8
 8005ef6:	609a      	str	r2, [r3, #8]
}
 8005ef8:	e7ff      	b.n	8005efa <UART_SetConfig+0x6e2>
 8005efa:	bf00      	nop
 8005efc:	3714      	adds	r7, #20
 8005efe:	46bd      	mov	sp, r7
 8005f00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f04:	40011000 	.word	0x40011000
 8005f08:	40011400 	.word	0x40011400
 8005f0c:	51eb851f 	.word	0x51eb851f

08005f10 <__errno>:
 8005f10:	4b01      	ldr	r3, [pc, #4]	; (8005f18 <__errno+0x8>)
 8005f12:	6818      	ldr	r0, [r3, #0]
 8005f14:	4770      	bx	lr
 8005f16:	bf00      	nop
 8005f18:	2000001c 	.word	0x2000001c

08005f1c <__libc_init_array>:
 8005f1c:	b570      	push	{r4, r5, r6, lr}
 8005f1e:	4e0d      	ldr	r6, [pc, #52]	; (8005f54 <__libc_init_array+0x38>)
 8005f20:	4c0d      	ldr	r4, [pc, #52]	; (8005f58 <__libc_init_array+0x3c>)
 8005f22:	1ba4      	subs	r4, r4, r6
 8005f24:	10a4      	asrs	r4, r4, #2
 8005f26:	2500      	movs	r5, #0
 8005f28:	42a5      	cmp	r5, r4
 8005f2a:	d109      	bne.n	8005f40 <__libc_init_array+0x24>
 8005f2c:	4e0b      	ldr	r6, [pc, #44]	; (8005f5c <__libc_init_array+0x40>)
 8005f2e:	4c0c      	ldr	r4, [pc, #48]	; (8005f60 <__libc_init_array+0x44>)
 8005f30:	f000 fc5a 	bl	80067e8 <_init>
 8005f34:	1ba4      	subs	r4, r4, r6
 8005f36:	10a4      	asrs	r4, r4, #2
 8005f38:	2500      	movs	r5, #0
 8005f3a:	42a5      	cmp	r5, r4
 8005f3c:	d105      	bne.n	8005f4a <__libc_init_array+0x2e>
 8005f3e:	bd70      	pop	{r4, r5, r6, pc}
 8005f40:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f44:	4798      	blx	r3
 8005f46:	3501      	adds	r5, #1
 8005f48:	e7ee      	b.n	8005f28 <__libc_init_array+0xc>
 8005f4a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005f4e:	4798      	blx	r3
 8005f50:	3501      	adds	r5, #1
 8005f52:	e7f2      	b.n	8005f3a <__libc_init_array+0x1e>
 8005f54:	08006928 	.word	0x08006928
 8005f58:	08006928 	.word	0x08006928
 8005f5c:	08006928 	.word	0x08006928
 8005f60:	0800692c 	.word	0x0800692c

08005f64 <memset>:
 8005f64:	4402      	add	r2, r0
 8005f66:	4603      	mov	r3, r0
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d100      	bne.n	8005f6e <memset+0xa>
 8005f6c:	4770      	bx	lr
 8005f6e:	f803 1b01 	strb.w	r1, [r3], #1
 8005f72:	e7f9      	b.n	8005f68 <memset+0x4>

08005f74 <sniprintf>:
 8005f74:	b40c      	push	{r2, r3}
 8005f76:	b530      	push	{r4, r5, lr}
 8005f78:	4b17      	ldr	r3, [pc, #92]	; (8005fd8 <sniprintf+0x64>)
 8005f7a:	1e0c      	subs	r4, r1, #0
 8005f7c:	b09d      	sub	sp, #116	; 0x74
 8005f7e:	681d      	ldr	r5, [r3, #0]
 8005f80:	da08      	bge.n	8005f94 <sniprintf+0x20>
 8005f82:	238b      	movs	r3, #139	; 0x8b
 8005f84:	602b      	str	r3, [r5, #0]
 8005f86:	f04f 30ff 	mov.w	r0, #4294967295
 8005f8a:	b01d      	add	sp, #116	; 0x74
 8005f8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f90:	b002      	add	sp, #8
 8005f92:	4770      	bx	lr
 8005f94:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005f98:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005f9c:	bf14      	ite	ne
 8005f9e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005fa2:	4623      	moveq	r3, r4
 8005fa4:	9304      	str	r3, [sp, #16]
 8005fa6:	9307      	str	r3, [sp, #28]
 8005fa8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005fac:	9002      	str	r0, [sp, #8]
 8005fae:	9006      	str	r0, [sp, #24]
 8005fb0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005fb4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005fb6:	ab21      	add	r3, sp, #132	; 0x84
 8005fb8:	a902      	add	r1, sp, #8
 8005fba:	4628      	mov	r0, r5
 8005fbc:	9301      	str	r3, [sp, #4]
 8005fbe:	f000 f887 	bl	80060d0 <_svfiprintf_r>
 8005fc2:	1c43      	adds	r3, r0, #1
 8005fc4:	bfbc      	itt	lt
 8005fc6:	238b      	movlt	r3, #139	; 0x8b
 8005fc8:	602b      	strlt	r3, [r5, #0]
 8005fca:	2c00      	cmp	r4, #0
 8005fcc:	d0dd      	beq.n	8005f8a <sniprintf+0x16>
 8005fce:	9b02      	ldr	r3, [sp, #8]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	701a      	strb	r2, [r3, #0]
 8005fd4:	e7d9      	b.n	8005f8a <sniprintf+0x16>
 8005fd6:	bf00      	nop
 8005fd8:	2000001c 	.word	0x2000001c

08005fdc <siprintf>:
 8005fdc:	b40e      	push	{r1, r2, r3}
 8005fde:	b500      	push	{lr}
 8005fe0:	b09c      	sub	sp, #112	; 0x70
 8005fe2:	ab1d      	add	r3, sp, #116	; 0x74
 8005fe4:	9002      	str	r0, [sp, #8]
 8005fe6:	9006      	str	r0, [sp, #24]
 8005fe8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005fec:	4809      	ldr	r0, [pc, #36]	; (8006014 <siprintf+0x38>)
 8005fee:	9107      	str	r1, [sp, #28]
 8005ff0:	9104      	str	r1, [sp, #16]
 8005ff2:	4909      	ldr	r1, [pc, #36]	; (8006018 <siprintf+0x3c>)
 8005ff4:	f853 2b04 	ldr.w	r2, [r3], #4
 8005ff8:	9105      	str	r1, [sp, #20]
 8005ffa:	6800      	ldr	r0, [r0, #0]
 8005ffc:	9301      	str	r3, [sp, #4]
 8005ffe:	a902      	add	r1, sp, #8
 8006000:	f000 f866 	bl	80060d0 <_svfiprintf_r>
 8006004:	9b02      	ldr	r3, [sp, #8]
 8006006:	2200      	movs	r2, #0
 8006008:	701a      	strb	r2, [r3, #0]
 800600a:	b01c      	add	sp, #112	; 0x70
 800600c:	f85d eb04 	ldr.w	lr, [sp], #4
 8006010:	b003      	add	sp, #12
 8006012:	4770      	bx	lr
 8006014:	2000001c 	.word	0x2000001c
 8006018:	ffff0208 	.word	0xffff0208

0800601c <__ssputs_r>:
 800601c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006020:	688e      	ldr	r6, [r1, #8]
 8006022:	429e      	cmp	r6, r3
 8006024:	4682      	mov	sl, r0
 8006026:	460c      	mov	r4, r1
 8006028:	4690      	mov	r8, r2
 800602a:	4699      	mov	r9, r3
 800602c:	d837      	bhi.n	800609e <__ssputs_r+0x82>
 800602e:	898a      	ldrh	r2, [r1, #12]
 8006030:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006034:	d031      	beq.n	800609a <__ssputs_r+0x7e>
 8006036:	6825      	ldr	r5, [r4, #0]
 8006038:	6909      	ldr	r1, [r1, #16]
 800603a:	1a6f      	subs	r7, r5, r1
 800603c:	6965      	ldr	r5, [r4, #20]
 800603e:	2302      	movs	r3, #2
 8006040:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006044:	fb95 f5f3 	sdiv	r5, r5, r3
 8006048:	f109 0301 	add.w	r3, r9, #1
 800604c:	443b      	add	r3, r7
 800604e:	429d      	cmp	r5, r3
 8006050:	bf38      	it	cc
 8006052:	461d      	movcc	r5, r3
 8006054:	0553      	lsls	r3, r2, #21
 8006056:	d530      	bpl.n	80060ba <__ssputs_r+0x9e>
 8006058:	4629      	mov	r1, r5
 800605a:	f000 fb2b 	bl	80066b4 <_malloc_r>
 800605e:	4606      	mov	r6, r0
 8006060:	b950      	cbnz	r0, 8006078 <__ssputs_r+0x5c>
 8006062:	230c      	movs	r3, #12
 8006064:	f8ca 3000 	str.w	r3, [sl]
 8006068:	89a3      	ldrh	r3, [r4, #12]
 800606a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800606e:	81a3      	strh	r3, [r4, #12]
 8006070:	f04f 30ff 	mov.w	r0, #4294967295
 8006074:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006078:	463a      	mov	r2, r7
 800607a:	6921      	ldr	r1, [r4, #16]
 800607c:	f000 faa8 	bl	80065d0 <memcpy>
 8006080:	89a3      	ldrh	r3, [r4, #12]
 8006082:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006086:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800608a:	81a3      	strh	r3, [r4, #12]
 800608c:	6126      	str	r6, [r4, #16]
 800608e:	6165      	str	r5, [r4, #20]
 8006090:	443e      	add	r6, r7
 8006092:	1bed      	subs	r5, r5, r7
 8006094:	6026      	str	r6, [r4, #0]
 8006096:	60a5      	str	r5, [r4, #8]
 8006098:	464e      	mov	r6, r9
 800609a:	454e      	cmp	r6, r9
 800609c:	d900      	bls.n	80060a0 <__ssputs_r+0x84>
 800609e:	464e      	mov	r6, r9
 80060a0:	4632      	mov	r2, r6
 80060a2:	4641      	mov	r1, r8
 80060a4:	6820      	ldr	r0, [r4, #0]
 80060a6:	f000 fa9e 	bl	80065e6 <memmove>
 80060aa:	68a3      	ldr	r3, [r4, #8]
 80060ac:	1b9b      	subs	r3, r3, r6
 80060ae:	60a3      	str	r3, [r4, #8]
 80060b0:	6823      	ldr	r3, [r4, #0]
 80060b2:	441e      	add	r6, r3
 80060b4:	6026      	str	r6, [r4, #0]
 80060b6:	2000      	movs	r0, #0
 80060b8:	e7dc      	b.n	8006074 <__ssputs_r+0x58>
 80060ba:	462a      	mov	r2, r5
 80060bc:	f000 fb54 	bl	8006768 <_realloc_r>
 80060c0:	4606      	mov	r6, r0
 80060c2:	2800      	cmp	r0, #0
 80060c4:	d1e2      	bne.n	800608c <__ssputs_r+0x70>
 80060c6:	6921      	ldr	r1, [r4, #16]
 80060c8:	4650      	mov	r0, sl
 80060ca:	f000 faa5 	bl	8006618 <_free_r>
 80060ce:	e7c8      	b.n	8006062 <__ssputs_r+0x46>

080060d0 <_svfiprintf_r>:
 80060d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060d4:	461d      	mov	r5, r3
 80060d6:	898b      	ldrh	r3, [r1, #12]
 80060d8:	061f      	lsls	r7, r3, #24
 80060da:	b09d      	sub	sp, #116	; 0x74
 80060dc:	4680      	mov	r8, r0
 80060de:	460c      	mov	r4, r1
 80060e0:	4616      	mov	r6, r2
 80060e2:	d50f      	bpl.n	8006104 <_svfiprintf_r+0x34>
 80060e4:	690b      	ldr	r3, [r1, #16]
 80060e6:	b96b      	cbnz	r3, 8006104 <_svfiprintf_r+0x34>
 80060e8:	2140      	movs	r1, #64	; 0x40
 80060ea:	f000 fae3 	bl	80066b4 <_malloc_r>
 80060ee:	6020      	str	r0, [r4, #0]
 80060f0:	6120      	str	r0, [r4, #16]
 80060f2:	b928      	cbnz	r0, 8006100 <_svfiprintf_r+0x30>
 80060f4:	230c      	movs	r3, #12
 80060f6:	f8c8 3000 	str.w	r3, [r8]
 80060fa:	f04f 30ff 	mov.w	r0, #4294967295
 80060fe:	e0c8      	b.n	8006292 <_svfiprintf_r+0x1c2>
 8006100:	2340      	movs	r3, #64	; 0x40
 8006102:	6163      	str	r3, [r4, #20]
 8006104:	2300      	movs	r3, #0
 8006106:	9309      	str	r3, [sp, #36]	; 0x24
 8006108:	2320      	movs	r3, #32
 800610a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800610e:	2330      	movs	r3, #48	; 0x30
 8006110:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006114:	9503      	str	r5, [sp, #12]
 8006116:	f04f 0b01 	mov.w	fp, #1
 800611a:	4637      	mov	r7, r6
 800611c:	463d      	mov	r5, r7
 800611e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006122:	b10b      	cbz	r3, 8006128 <_svfiprintf_r+0x58>
 8006124:	2b25      	cmp	r3, #37	; 0x25
 8006126:	d13e      	bne.n	80061a6 <_svfiprintf_r+0xd6>
 8006128:	ebb7 0a06 	subs.w	sl, r7, r6
 800612c:	d00b      	beq.n	8006146 <_svfiprintf_r+0x76>
 800612e:	4653      	mov	r3, sl
 8006130:	4632      	mov	r2, r6
 8006132:	4621      	mov	r1, r4
 8006134:	4640      	mov	r0, r8
 8006136:	f7ff ff71 	bl	800601c <__ssputs_r>
 800613a:	3001      	adds	r0, #1
 800613c:	f000 80a4 	beq.w	8006288 <_svfiprintf_r+0x1b8>
 8006140:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006142:	4453      	add	r3, sl
 8006144:	9309      	str	r3, [sp, #36]	; 0x24
 8006146:	783b      	ldrb	r3, [r7, #0]
 8006148:	2b00      	cmp	r3, #0
 800614a:	f000 809d 	beq.w	8006288 <_svfiprintf_r+0x1b8>
 800614e:	2300      	movs	r3, #0
 8006150:	f04f 32ff 	mov.w	r2, #4294967295
 8006154:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006158:	9304      	str	r3, [sp, #16]
 800615a:	9307      	str	r3, [sp, #28]
 800615c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006160:	931a      	str	r3, [sp, #104]	; 0x68
 8006162:	462f      	mov	r7, r5
 8006164:	2205      	movs	r2, #5
 8006166:	f817 1b01 	ldrb.w	r1, [r7], #1
 800616a:	4850      	ldr	r0, [pc, #320]	; (80062ac <_svfiprintf_r+0x1dc>)
 800616c:	f7fa f848 	bl	8000200 <memchr>
 8006170:	9b04      	ldr	r3, [sp, #16]
 8006172:	b9d0      	cbnz	r0, 80061aa <_svfiprintf_r+0xda>
 8006174:	06d9      	lsls	r1, r3, #27
 8006176:	bf44      	itt	mi
 8006178:	2220      	movmi	r2, #32
 800617a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800617e:	071a      	lsls	r2, r3, #28
 8006180:	bf44      	itt	mi
 8006182:	222b      	movmi	r2, #43	; 0x2b
 8006184:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006188:	782a      	ldrb	r2, [r5, #0]
 800618a:	2a2a      	cmp	r2, #42	; 0x2a
 800618c:	d015      	beq.n	80061ba <_svfiprintf_r+0xea>
 800618e:	9a07      	ldr	r2, [sp, #28]
 8006190:	462f      	mov	r7, r5
 8006192:	2000      	movs	r0, #0
 8006194:	250a      	movs	r5, #10
 8006196:	4639      	mov	r1, r7
 8006198:	f811 3b01 	ldrb.w	r3, [r1], #1
 800619c:	3b30      	subs	r3, #48	; 0x30
 800619e:	2b09      	cmp	r3, #9
 80061a0:	d94d      	bls.n	800623e <_svfiprintf_r+0x16e>
 80061a2:	b1b8      	cbz	r0, 80061d4 <_svfiprintf_r+0x104>
 80061a4:	e00f      	b.n	80061c6 <_svfiprintf_r+0xf6>
 80061a6:	462f      	mov	r7, r5
 80061a8:	e7b8      	b.n	800611c <_svfiprintf_r+0x4c>
 80061aa:	4a40      	ldr	r2, [pc, #256]	; (80062ac <_svfiprintf_r+0x1dc>)
 80061ac:	1a80      	subs	r0, r0, r2
 80061ae:	fa0b f000 	lsl.w	r0, fp, r0
 80061b2:	4318      	orrs	r0, r3
 80061b4:	9004      	str	r0, [sp, #16]
 80061b6:	463d      	mov	r5, r7
 80061b8:	e7d3      	b.n	8006162 <_svfiprintf_r+0x92>
 80061ba:	9a03      	ldr	r2, [sp, #12]
 80061bc:	1d11      	adds	r1, r2, #4
 80061be:	6812      	ldr	r2, [r2, #0]
 80061c0:	9103      	str	r1, [sp, #12]
 80061c2:	2a00      	cmp	r2, #0
 80061c4:	db01      	blt.n	80061ca <_svfiprintf_r+0xfa>
 80061c6:	9207      	str	r2, [sp, #28]
 80061c8:	e004      	b.n	80061d4 <_svfiprintf_r+0x104>
 80061ca:	4252      	negs	r2, r2
 80061cc:	f043 0302 	orr.w	r3, r3, #2
 80061d0:	9207      	str	r2, [sp, #28]
 80061d2:	9304      	str	r3, [sp, #16]
 80061d4:	783b      	ldrb	r3, [r7, #0]
 80061d6:	2b2e      	cmp	r3, #46	; 0x2e
 80061d8:	d10c      	bne.n	80061f4 <_svfiprintf_r+0x124>
 80061da:	787b      	ldrb	r3, [r7, #1]
 80061dc:	2b2a      	cmp	r3, #42	; 0x2a
 80061de:	d133      	bne.n	8006248 <_svfiprintf_r+0x178>
 80061e0:	9b03      	ldr	r3, [sp, #12]
 80061e2:	1d1a      	adds	r2, r3, #4
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	9203      	str	r2, [sp, #12]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	bfb8      	it	lt
 80061ec:	f04f 33ff 	movlt.w	r3, #4294967295
 80061f0:	3702      	adds	r7, #2
 80061f2:	9305      	str	r3, [sp, #20]
 80061f4:	4d2e      	ldr	r5, [pc, #184]	; (80062b0 <_svfiprintf_r+0x1e0>)
 80061f6:	7839      	ldrb	r1, [r7, #0]
 80061f8:	2203      	movs	r2, #3
 80061fa:	4628      	mov	r0, r5
 80061fc:	f7fa f800 	bl	8000200 <memchr>
 8006200:	b138      	cbz	r0, 8006212 <_svfiprintf_r+0x142>
 8006202:	2340      	movs	r3, #64	; 0x40
 8006204:	1b40      	subs	r0, r0, r5
 8006206:	fa03 f000 	lsl.w	r0, r3, r0
 800620a:	9b04      	ldr	r3, [sp, #16]
 800620c:	4303      	orrs	r3, r0
 800620e:	3701      	adds	r7, #1
 8006210:	9304      	str	r3, [sp, #16]
 8006212:	7839      	ldrb	r1, [r7, #0]
 8006214:	4827      	ldr	r0, [pc, #156]	; (80062b4 <_svfiprintf_r+0x1e4>)
 8006216:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800621a:	2206      	movs	r2, #6
 800621c:	1c7e      	adds	r6, r7, #1
 800621e:	f7f9 ffef 	bl	8000200 <memchr>
 8006222:	2800      	cmp	r0, #0
 8006224:	d038      	beq.n	8006298 <_svfiprintf_r+0x1c8>
 8006226:	4b24      	ldr	r3, [pc, #144]	; (80062b8 <_svfiprintf_r+0x1e8>)
 8006228:	bb13      	cbnz	r3, 8006270 <_svfiprintf_r+0x1a0>
 800622a:	9b03      	ldr	r3, [sp, #12]
 800622c:	3307      	adds	r3, #7
 800622e:	f023 0307 	bic.w	r3, r3, #7
 8006232:	3308      	adds	r3, #8
 8006234:	9303      	str	r3, [sp, #12]
 8006236:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006238:	444b      	add	r3, r9
 800623a:	9309      	str	r3, [sp, #36]	; 0x24
 800623c:	e76d      	b.n	800611a <_svfiprintf_r+0x4a>
 800623e:	fb05 3202 	mla	r2, r5, r2, r3
 8006242:	2001      	movs	r0, #1
 8006244:	460f      	mov	r7, r1
 8006246:	e7a6      	b.n	8006196 <_svfiprintf_r+0xc6>
 8006248:	2300      	movs	r3, #0
 800624a:	3701      	adds	r7, #1
 800624c:	9305      	str	r3, [sp, #20]
 800624e:	4619      	mov	r1, r3
 8006250:	250a      	movs	r5, #10
 8006252:	4638      	mov	r0, r7
 8006254:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006258:	3a30      	subs	r2, #48	; 0x30
 800625a:	2a09      	cmp	r2, #9
 800625c:	d903      	bls.n	8006266 <_svfiprintf_r+0x196>
 800625e:	2b00      	cmp	r3, #0
 8006260:	d0c8      	beq.n	80061f4 <_svfiprintf_r+0x124>
 8006262:	9105      	str	r1, [sp, #20]
 8006264:	e7c6      	b.n	80061f4 <_svfiprintf_r+0x124>
 8006266:	fb05 2101 	mla	r1, r5, r1, r2
 800626a:	2301      	movs	r3, #1
 800626c:	4607      	mov	r7, r0
 800626e:	e7f0      	b.n	8006252 <_svfiprintf_r+0x182>
 8006270:	ab03      	add	r3, sp, #12
 8006272:	9300      	str	r3, [sp, #0]
 8006274:	4622      	mov	r2, r4
 8006276:	4b11      	ldr	r3, [pc, #68]	; (80062bc <_svfiprintf_r+0x1ec>)
 8006278:	a904      	add	r1, sp, #16
 800627a:	4640      	mov	r0, r8
 800627c:	f3af 8000 	nop.w
 8006280:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006284:	4681      	mov	r9, r0
 8006286:	d1d6      	bne.n	8006236 <_svfiprintf_r+0x166>
 8006288:	89a3      	ldrh	r3, [r4, #12]
 800628a:	065b      	lsls	r3, r3, #25
 800628c:	f53f af35 	bmi.w	80060fa <_svfiprintf_r+0x2a>
 8006290:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006292:	b01d      	add	sp, #116	; 0x74
 8006294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006298:	ab03      	add	r3, sp, #12
 800629a:	9300      	str	r3, [sp, #0]
 800629c:	4622      	mov	r2, r4
 800629e:	4b07      	ldr	r3, [pc, #28]	; (80062bc <_svfiprintf_r+0x1ec>)
 80062a0:	a904      	add	r1, sp, #16
 80062a2:	4640      	mov	r0, r8
 80062a4:	f000 f882 	bl	80063ac <_printf_i>
 80062a8:	e7ea      	b.n	8006280 <_svfiprintf_r+0x1b0>
 80062aa:	bf00      	nop
 80062ac:	080068ec 	.word	0x080068ec
 80062b0:	080068f2 	.word	0x080068f2
 80062b4:	080068f6 	.word	0x080068f6
 80062b8:	00000000 	.word	0x00000000
 80062bc:	0800601d 	.word	0x0800601d

080062c0 <_printf_common>:
 80062c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80062c4:	4691      	mov	r9, r2
 80062c6:	461f      	mov	r7, r3
 80062c8:	688a      	ldr	r2, [r1, #8]
 80062ca:	690b      	ldr	r3, [r1, #16]
 80062cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80062d0:	4293      	cmp	r3, r2
 80062d2:	bfb8      	it	lt
 80062d4:	4613      	movlt	r3, r2
 80062d6:	f8c9 3000 	str.w	r3, [r9]
 80062da:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80062de:	4606      	mov	r6, r0
 80062e0:	460c      	mov	r4, r1
 80062e2:	b112      	cbz	r2, 80062ea <_printf_common+0x2a>
 80062e4:	3301      	adds	r3, #1
 80062e6:	f8c9 3000 	str.w	r3, [r9]
 80062ea:	6823      	ldr	r3, [r4, #0]
 80062ec:	0699      	lsls	r1, r3, #26
 80062ee:	bf42      	ittt	mi
 80062f0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80062f4:	3302      	addmi	r3, #2
 80062f6:	f8c9 3000 	strmi.w	r3, [r9]
 80062fa:	6825      	ldr	r5, [r4, #0]
 80062fc:	f015 0506 	ands.w	r5, r5, #6
 8006300:	d107      	bne.n	8006312 <_printf_common+0x52>
 8006302:	f104 0a19 	add.w	sl, r4, #25
 8006306:	68e3      	ldr	r3, [r4, #12]
 8006308:	f8d9 2000 	ldr.w	r2, [r9]
 800630c:	1a9b      	subs	r3, r3, r2
 800630e:	42ab      	cmp	r3, r5
 8006310:	dc28      	bgt.n	8006364 <_printf_common+0xa4>
 8006312:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006316:	6822      	ldr	r2, [r4, #0]
 8006318:	3300      	adds	r3, #0
 800631a:	bf18      	it	ne
 800631c:	2301      	movne	r3, #1
 800631e:	0692      	lsls	r2, r2, #26
 8006320:	d42d      	bmi.n	800637e <_printf_common+0xbe>
 8006322:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006326:	4639      	mov	r1, r7
 8006328:	4630      	mov	r0, r6
 800632a:	47c0      	blx	r8
 800632c:	3001      	adds	r0, #1
 800632e:	d020      	beq.n	8006372 <_printf_common+0xb2>
 8006330:	6823      	ldr	r3, [r4, #0]
 8006332:	68e5      	ldr	r5, [r4, #12]
 8006334:	f8d9 2000 	ldr.w	r2, [r9]
 8006338:	f003 0306 	and.w	r3, r3, #6
 800633c:	2b04      	cmp	r3, #4
 800633e:	bf08      	it	eq
 8006340:	1aad      	subeq	r5, r5, r2
 8006342:	68a3      	ldr	r3, [r4, #8]
 8006344:	6922      	ldr	r2, [r4, #16]
 8006346:	bf0c      	ite	eq
 8006348:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800634c:	2500      	movne	r5, #0
 800634e:	4293      	cmp	r3, r2
 8006350:	bfc4      	itt	gt
 8006352:	1a9b      	subgt	r3, r3, r2
 8006354:	18ed      	addgt	r5, r5, r3
 8006356:	f04f 0900 	mov.w	r9, #0
 800635a:	341a      	adds	r4, #26
 800635c:	454d      	cmp	r5, r9
 800635e:	d11a      	bne.n	8006396 <_printf_common+0xd6>
 8006360:	2000      	movs	r0, #0
 8006362:	e008      	b.n	8006376 <_printf_common+0xb6>
 8006364:	2301      	movs	r3, #1
 8006366:	4652      	mov	r2, sl
 8006368:	4639      	mov	r1, r7
 800636a:	4630      	mov	r0, r6
 800636c:	47c0      	blx	r8
 800636e:	3001      	adds	r0, #1
 8006370:	d103      	bne.n	800637a <_printf_common+0xba>
 8006372:	f04f 30ff 	mov.w	r0, #4294967295
 8006376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800637a:	3501      	adds	r5, #1
 800637c:	e7c3      	b.n	8006306 <_printf_common+0x46>
 800637e:	18e1      	adds	r1, r4, r3
 8006380:	1c5a      	adds	r2, r3, #1
 8006382:	2030      	movs	r0, #48	; 0x30
 8006384:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006388:	4422      	add	r2, r4
 800638a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800638e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006392:	3302      	adds	r3, #2
 8006394:	e7c5      	b.n	8006322 <_printf_common+0x62>
 8006396:	2301      	movs	r3, #1
 8006398:	4622      	mov	r2, r4
 800639a:	4639      	mov	r1, r7
 800639c:	4630      	mov	r0, r6
 800639e:	47c0      	blx	r8
 80063a0:	3001      	adds	r0, #1
 80063a2:	d0e6      	beq.n	8006372 <_printf_common+0xb2>
 80063a4:	f109 0901 	add.w	r9, r9, #1
 80063a8:	e7d8      	b.n	800635c <_printf_common+0x9c>
	...

080063ac <_printf_i>:
 80063ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80063b0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80063b4:	460c      	mov	r4, r1
 80063b6:	7e09      	ldrb	r1, [r1, #24]
 80063b8:	b085      	sub	sp, #20
 80063ba:	296e      	cmp	r1, #110	; 0x6e
 80063bc:	4617      	mov	r7, r2
 80063be:	4606      	mov	r6, r0
 80063c0:	4698      	mov	r8, r3
 80063c2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80063c4:	f000 80b3 	beq.w	800652e <_printf_i+0x182>
 80063c8:	d822      	bhi.n	8006410 <_printf_i+0x64>
 80063ca:	2963      	cmp	r1, #99	; 0x63
 80063cc:	d036      	beq.n	800643c <_printf_i+0x90>
 80063ce:	d80a      	bhi.n	80063e6 <_printf_i+0x3a>
 80063d0:	2900      	cmp	r1, #0
 80063d2:	f000 80b9 	beq.w	8006548 <_printf_i+0x19c>
 80063d6:	2958      	cmp	r1, #88	; 0x58
 80063d8:	f000 8083 	beq.w	80064e2 <_printf_i+0x136>
 80063dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80063e0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80063e4:	e032      	b.n	800644c <_printf_i+0xa0>
 80063e6:	2964      	cmp	r1, #100	; 0x64
 80063e8:	d001      	beq.n	80063ee <_printf_i+0x42>
 80063ea:	2969      	cmp	r1, #105	; 0x69
 80063ec:	d1f6      	bne.n	80063dc <_printf_i+0x30>
 80063ee:	6820      	ldr	r0, [r4, #0]
 80063f0:	6813      	ldr	r3, [r2, #0]
 80063f2:	0605      	lsls	r5, r0, #24
 80063f4:	f103 0104 	add.w	r1, r3, #4
 80063f8:	d52a      	bpl.n	8006450 <_printf_i+0xa4>
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	6011      	str	r1, [r2, #0]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	da03      	bge.n	800640a <_printf_i+0x5e>
 8006402:	222d      	movs	r2, #45	; 0x2d
 8006404:	425b      	negs	r3, r3
 8006406:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800640a:	486f      	ldr	r0, [pc, #444]	; (80065c8 <_printf_i+0x21c>)
 800640c:	220a      	movs	r2, #10
 800640e:	e039      	b.n	8006484 <_printf_i+0xd8>
 8006410:	2973      	cmp	r1, #115	; 0x73
 8006412:	f000 809d 	beq.w	8006550 <_printf_i+0x1a4>
 8006416:	d808      	bhi.n	800642a <_printf_i+0x7e>
 8006418:	296f      	cmp	r1, #111	; 0x6f
 800641a:	d020      	beq.n	800645e <_printf_i+0xb2>
 800641c:	2970      	cmp	r1, #112	; 0x70
 800641e:	d1dd      	bne.n	80063dc <_printf_i+0x30>
 8006420:	6823      	ldr	r3, [r4, #0]
 8006422:	f043 0320 	orr.w	r3, r3, #32
 8006426:	6023      	str	r3, [r4, #0]
 8006428:	e003      	b.n	8006432 <_printf_i+0x86>
 800642a:	2975      	cmp	r1, #117	; 0x75
 800642c:	d017      	beq.n	800645e <_printf_i+0xb2>
 800642e:	2978      	cmp	r1, #120	; 0x78
 8006430:	d1d4      	bne.n	80063dc <_printf_i+0x30>
 8006432:	2378      	movs	r3, #120	; 0x78
 8006434:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006438:	4864      	ldr	r0, [pc, #400]	; (80065cc <_printf_i+0x220>)
 800643a:	e055      	b.n	80064e8 <_printf_i+0x13c>
 800643c:	6813      	ldr	r3, [r2, #0]
 800643e:	1d19      	adds	r1, r3, #4
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6011      	str	r1, [r2, #0]
 8006444:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006448:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800644c:	2301      	movs	r3, #1
 800644e:	e08c      	b.n	800656a <_printf_i+0x1be>
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	6011      	str	r1, [r2, #0]
 8006454:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006458:	bf18      	it	ne
 800645a:	b21b      	sxthne	r3, r3
 800645c:	e7cf      	b.n	80063fe <_printf_i+0x52>
 800645e:	6813      	ldr	r3, [r2, #0]
 8006460:	6825      	ldr	r5, [r4, #0]
 8006462:	1d18      	adds	r0, r3, #4
 8006464:	6010      	str	r0, [r2, #0]
 8006466:	0628      	lsls	r0, r5, #24
 8006468:	d501      	bpl.n	800646e <_printf_i+0xc2>
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	e002      	b.n	8006474 <_printf_i+0xc8>
 800646e:	0668      	lsls	r0, r5, #25
 8006470:	d5fb      	bpl.n	800646a <_printf_i+0xbe>
 8006472:	881b      	ldrh	r3, [r3, #0]
 8006474:	4854      	ldr	r0, [pc, #336]	; (80065c8 <_printf_i+0x21c>)
 8006476:	296f      	cmp	r1, #111	; 0x6f
 8006478:	bf14      	ite	ne
 800647a:	220a      	movne	r2, #10
 800647c:	2208      	moveq	r2, #8
 800647e:	2100      	movs	r1, #0
 8006480:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006484:	6865      	ldr	r5, [r4, #4]
 8006486:	60a5      	str	r5, [r4, #8]
 8006488:	2d00      	cmp	r5, #0
 800648a:	f2c0 8095 	blt.w	80065b8 <_printf_i+0x20c>
 800648e:	6821      	ldr	r1, [r4, #0]
 8006490:	f021 0104 	bic.w	r1, r1, #4
 8006494:	6021      	str	r1, [r4, #0]
 8006496:	2b00      	cmp	r3, #0
 8006498:	d13d      	bne.n	8006516 <_printf_i+0x16a>
 800649a:	2d00      	cmp	r5, #0
 800649c:	f040 808e 	bne.w	80065bc <_printf_i+0x210>
 80064a0:	4665      	mov	r5, ip
 80064a2:	2a08      	cmp	r2, #8
 80064a4:	d10b      	bne.n	80064be <_printf_i+0x112>
 80064a6:	6823      	ldr	r3, [r4, #0]
 80064a8:	07db      	lsls	r3, r3, #31
 80064aa:	d508      	bpl.n	80064be <_printf_i+0x112>
 80064ac:	6923      	ldr	r3, [r4, #16]
 80064ae:	6862      	ldr	r2, [r4, #4]
 80064b0:	429a      	cmp	r2, r3
 80064b2:	bfde      	ittt	le
 80064b4:	2330      	movle	r3, #48	; 0x30
 80064b6:	f805 3c01 	strble.w	r3, [r5, #-1]
 80064ba:	f105 35ff 	addle.w	r5, r5, #4294967295
 80064be:	ebac 0305 	sub.w	r3, ip, r5
 80064c2:	6123      	str	r3, [r4, #16]
 80064c4:	f8cd 8000 	str.w	r8, [sp]
 80064c8:	463b      	mov	r3, r7
 80064ca:	aa03      	add	r2, sp, #12
 80064cc:	4621      	mov	r1, r4
 80064ce:	4630      	mov	r0, r6
 80064d0:	f7ff fef6 	bl	80062c0 <_printf_common>
 80064d4:	3001      	adds	r0, #1
 80064d6:	d14d      	bne.n	8006574 <_printf_i+0x1c8>
 80064d8:	f04f 30ff 	mov.w	r0, #4294967295
 80064dc:	b005      	add	sp, #20
 80064de:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80064e2:	4839      	ldr	r0, [pc, #228]	; (80065c8 <_printf_i+0x21c>)
 80064e4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80064e8:	6813      	ldr	r3, [r2, #0]
 80064ea:	6821      	ldr	r1, [r4, #0]
 80064ec:	1d1d      	adds	r5, r3, #4
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	6015      	str	r5, [r2, #0]
 80064f2:	060a      	lsls	r2, r1, #24
 80064f4:	d50b      	bpl.n	800650e <_printf_i+0x162>
 80064f6:	07ca      	lsls	r2, r1, #31
 80064f8:	bf44      	itt	mi
 80064fa:	f041 0120 	orrmi.w	r1, r1, #32
 80064fe:	6021      	strmi	r1, [r4, #0]
 8006500:	b91b      	cbnz	r3, 800650a <_printf_i+0x15e>
 8006502:	6822      	ldr	r2, [r4, #0]
 8006504:	f022 0220 	bic.w	r2, r2, #32
 8006508:	6022      	str	r2, [r4, #0]
 800650a:	2210      	movs	r2, #16
 800650c:	e7b7      	b.n	800647e <_printf_i+0xd2>
 800650e:	064d      	lsls	r5, r1, #25
 8006510:	bf48      	it	mi
 8006512:	b29b      	uxthmi	r3, r3
 8006514:	e7ef      	b.n	80064f6 <_printf_i+0x14a>
 8006516:	4665      	mov	r5, ip
 8006518:	fbb3 f1f2 	udiv	r1, r3, r2
 800651c:	fb02 3311 	mls	r3, r2, r1, r3
 8006520:	5cc3      	ldrb	r3, [r0, r3]
 8006522:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006526:	460b      	mov	r3, r1
 8006528:	2900      	cmp	r1, #0
 800652a:	d1f5      	bne.n	8006518 <_printf_i+0x16c>
 800652c:	e7b9      	b.n	80064a2 <_printf_i+0xf6>
 800652e:	6813      	ldr	r3, [r2, #0]
 8006530:	6825      	ldr	r5, [r4, #0]
 8006532:	6961      	ldr	r1, [r4, #20]
 8006534:	1d18      	adds	r0, r3, #4
 8006536:	6010      	str	r0, [r2, #0]
 8006538:	0628      	lsls	r0, r5, #24
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	d501      	bpl.n	8006542 <_printf_i+0x196>
 800653e:	6019      	str	r1, [r3, #0]
 8006540:	e002      	b.n	8006548 <_printf_i+0x19c>
 8006542:	066a      	lsls	r2, r5, #25
 8006544:	d5fb      	bpl.n	800653e <_printf_i+0x192>
 8006546:	8019      	strh	r1, [r3, #0]
 8006548:	2300      	movs	r3, #0
 800654a:	6123      	str	r3, [r4, #16]
 800654c:	4665      	mov	r5, ip
 800654e:	e7b9      	b.n	80064c4 <_printf_i+0x118>
 8006550:	6813      	ldr	r3, [r2, #0]
 8006552:	1d19      	adds	r1, r3, #4
 8006554:	6011      	str	r1, [r2, #0]
 8006556:	681d      	ldr	r5, [r3, #0]
 8006558:	6862      	ldr	r2, [r4, #4]
 800655a:	2100      	movs	r1, #0
 800655c:	4628      	mov	r0, r5
 800655e:	f7f9 fe4f 	bl	8000200 <memchr>
 8006562:	b108      	cbz	r0, 8006568 <_printf_i+0x1bc>
 8006564:	1b40      	subs	r0, r0, r5
 8006566:	6060      	str	r0, [r4, #4]
 8006568:	6863      	ldr	r3, [r4, #4]
 800656a:	6123      	str	r3, [r4, #16]
 800656c:	2300      	movs	r3, #0
 800656e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006572:	e7a7      	b.n	80064c4 <_printf_i+0x118>
 8006574:	6923      	ldr	r3, [r4, #16]
 8006576:	462a      	mov	r2, r5
 8006578:	4639      	mov	r1, r7
 800657a:	4630      	mov	r0, r6
 800657c:	47c0      	blx	r8
 800657e:	3001      	adds	r0, #1
 8006580:	d0aa      	beq.n	80064d8 <_printf_i+0x12c>
 8006582:	6823      	ldr	r3, [r4, #0]
 8006584:	079b      	lsls	r3, r3, #30
 8006586:	d413      	bmi.n	80065b0 <_printf_i+0x204>
 8006588:	68e0      	ldr	r0, [r4, #12]
 800658a:	9b03      	ldr	r3, [sp, #12]
 800658c:	4298      	cmp	r0, r3
 800658e:	bfb8      	it	lt
 8006590:	4618      	movlt	r0, r3
 8006592:	e7a3      	b.n	80064dc <_printf_i+0x130>
 8006594:	2301      	movs	r3, #1
 8006596:	464a      	mov	r2, r9
 8006598:	4639      	mov	r1, r7
 800659a:	4630      	mov	r0, r6
 800659c:	47c0      	blx	r8
 800659e:	3001      	adds	r0, #1
 80065a0:	d09a      	beq.n	80064d8 <_printf_i+0x12c>
 80065a2:	3501      	adds	r5, #1
 80065a4:	68e3      	ldr	r3, [r4, #12]
 80065a6:	9a03      	ldr	r2, [sp, #12]
 80065a8:	1a9b      	subs	r3, r3, r2
 80065aa:	42ab      	cmp	r3, r5
 80065ac:	dcf2      	bgt.n	8006594 <_printf_i+0x1e8>
 80065ae:	e7eb      	b.n	8006588 <_printf_i+0x1dc>
 80065b0:	2500      	movs	r5, #0
 80065b2:	f104 0919 	add.w	r9, r4, #25
 80065b6:	e7f5      	b.n	80065a4 <_printf_i+0x1f8>
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d1ac      	bne.n	8006516 <_printf_i+0x16a>
 80065bc:	7803      	ldrb	r3, [r0, #0]
 80065be:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80065c2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065c6:	e76c      	b.n	80064a2 <_printf_i+0xf6>
 80065c8:	080068fd 	.word	0x080068fd
 80065cc:	0800690e 	.word	0x0800690e

080065d0 <memcpy>:
 80065d0:	b510      	push	{r4, lr}
 80065d2:	1e43      	subs	r3, r0, #1
 80065d4:	440a      	add	r2, r1
 80065d6:	4291      	cmp	r1, r2
 80065d8:	d100      	bne.n	80065dc <memcpy+0xc>
 80065da:	bd10      	pop	{r4, pc}
 80065dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80065e4:	e7f7      	b.n	80065d6 <memcpy+0x6>

080065e6 <memmove>:
 80065e6:	4288      	cmp	r0, r1
 80065e8:	b510      	push	{r4, lr}
 80065ea:	eb01 0302 	add.w	r3, r1, r2
 80065ee:	d807      	bhi.n	8006600 <memmove+0x1a>
 80065f0:	1e42      	subs	r2, r0, #1
 80065f2:	4299      	cmp	r1, r3
 80065f4:	d00a      	beq.n	800660c <memmove+0x26>
 80065f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80065fa:	f802 4f01 	strb.w	r4, [r2, #1]!
 80065fe:	e7f8      	b.n	80065f2 <memmove+0xc>
 8006600:	4283      	cmp	r3, r0
 8006602:	d9f5      	bls.n	80065f0 <memmove+0xa>
 8006604:	1881      	adds	r1, r0, r2
 8006606:	1ad2      	subs	r2, r2, r3
 8006608:	42d3      	cmn	r3, r2
 800660a:	d100      	bne.n	800660e <memmove+0x28>
 800660c:	bd10      	pop	{r4, pc}
 800660e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006612:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8006616:	e7f7      	b.n	8006608 <memmove+0x22>

08006618 <_free_r>:
 8006618:	b538      	push	{r3, r4, r5, lr}
 800661a:	4605      	mov	r5, r0
 800661c:	2900      	cmp	r1, #0
 800661e:	d045      	beq.n	80066ac <_free_r+0x94>
 8006620:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006624:	1f0c      	subs	r4, r1, #4
 8006626:	2b00      	cmp	r3, #0
 8006628:	bfb8      	it	lt
 800662a:	18e4      	addlt	r4, r4, r3
 800662c:	f000 f8d2 	bl	80067d4 <__malloc_lock>
 8006630:	4a1f      	ldr	r2, [pc, #124]	; (80066b0 <_free_r+0x98>)
 8006632:	6813      	ldr	r3, [r2, #0]
 8006634:	4610      	mov	r0, r2
 8006636:	b933      	cbnz	r3, 8006646 <_free_r+0x2e>
 8006638:	6063      	str	r3, [r4, #4]
 800663a:	6014      	str	r4, [r2, #0]
 800663c:	4628      	mov	r0, r5
 800663e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006642:	f000 b8c8 	b.w	80067d6 <__malloc_unlock>
 8006646:	42a3      	cmp	r3, r4
 8006648:	d90c      	bls.n	8006664 <_free_r+0x4c>
 800664a:	6821      	ldr	r1, [r4, #0]
 800664c:	1862      	adds	r2, r4, r1
 800664e:	4293      	cmp	r3, r2
 8006650:	bf04      	itt	eq
 8006652:	681a      	ldreq	r2, [r3, #0]
 8006654:	685b      	ldreq	r3, [r3, #4]
 8006656:	6063      	str	r3, [r4, #4]
 8006658:	bf04      	itt	eq
 800665a:	1852      	addeq	r2, r2, r1
 800665c:	6022      	streq	r2, [r4, #0]
 800665e:	6004      	str	r4, [r0, #0]
 8006660:	e7ec      	b.n	800663c <_free_r+0x24>
 8006662:	4613      	mov	r3, r2
 8006664:	685a      	ldr	r2, [r3, #4]
 8006666:	b10a      	cbz	r2, 800666c <_free_r+0x54>
 8006668:	42a2      	cmp	r2, r4
 800666a:	d9fa      	bls.n	8006662 <_free_r+0x4a>
 800666c:	6819      	ldr	r1, [r3, #0]
 800666e:	1858      	adds	r0, r3, r1
 8006670:	42a0      	cmp	r0, r4
 8006672:	d10b      	bne.n	800668c <_free_r+0x74>
 8006674:	6820      	ldr	r0, [r4, #0]
 8006676:	4401      	add	r1, r0
 8006678:	1858      	adds	r0, r3, r1
 800667a:	4282      	cmp	r2, r0
 800667c:	6019      	str	r1, [r3, #0]
 800667e:	d1dd      	bne.n	800663c <_free_r+0x24>
 8006680:	6810      	ldr	r0, [r2, #0]
 8006682:	6852      	ldr	r2, [r2, #4]
 8006684:	605a      	str	r2, [r3, #4]
 8006686:	4401      	add	r1, r0
 8006688:	6019      	str	r1, [r3, #0]
 800668a:	e7d7      	b.n	800663c <_free_r+0x24>
 800668c:	d902      	bls.n	8006694 <_free_r+0x7c>
 800668e:	230c      	movs	r3, #12
 8006690:	602b      	str	r3, [r5, #0]
 8006692:	e7d3      	b.n	800663c <_free_r+0x24>
 8006694:	6820      	ldr	r0, [r4, #0]
 8006696:	1821      	adds	r1, r4, r0
 8006698:	428a      	cmp	r2, r1
 800669a:	bf04      	itt	eq
 800669c:	6811      	ldreq	r1, [r2, #0]
 800669e:	6852      	ldreq	r2, [r2, #4]
 80066a0:	6062      	str	r2, [r4, #4]
 80066a2:	bf04      	itt	eq
 80066a4:	1809      	addeq	r1, r1, r0
 80066a6:	6021      	streq	r1, [r4, #0]
 80066a8:	605c      	str	r4, [r3, #4]
 80066aa:	e7c7      	b.n	800663c <_free_r+0x24>
 80066ac:	bd38      	pop	{r3, r4, r5, pc}
 80066ae:	bf00      	nop
 80066b0:	200000dc 	.word	0x200000dc

080066b4 <_malloc_r>:
 80066b4:	b570      	push	{r4, r5, r6, lr}
 80066b6:	1ccd      	adds	r5, r1, #3
 80066b8:	f025 0503 	bic.w	r5, r5, #3
 80066bc:	3508      	adds	r5, #8
 80066be:	2d0c      	cmp	r5, #12
 80066c0:	bf38      	it	cc
 80066c2:	250c      	movcc	r5, #12
 80066c4:	2d00      	cmp	r5, #0
 80066c6:	4606      	mov	r6, r0
 80066c8:	db01      	blt.n	80066ce <_malloc_r+0x1a>
 80066ca:	42a9      	cmp	r1, r5
 80066cc:	d903      	bls.n	80066d6 <_malloc_r+0x22>
 80066ce:	230c      	movs	r3, #12
 80066d0:	6033      	str	r3, [r6, #0]
 80066d2:	2000      	movs	r0, #0
 80066d4:	bd70      	pop	{r4, r5, r6, pc}
 80066d6:	f000 f87d 	bl	80067d4 <__malloc_lock>
 80066da:	4a21      	ldr	r2, [pc, #132]	; (8006760 <_malloc_r+0xac>)
 80066dc:	6814      	ldr	r4, [r2, #0]
 80066de:	4621      	mov	r1, r4
 80066e0:	b991      	cbnz	r1, 8006708 <_malloc_r+0x54>
 80066e2:	4c20      	ldr	r4, [pc, #128]	; (8006764 <_malloc_r+0xb0>)
 80066e4:	6823      	ldr	r3, [r4, #0]
 80066e6:	b91b      	cbnz	r3, 80066f0 <_malloc_r+0x3c>
 80066e8:	4630      	mov	r0, r6
 80066ea:	f000 f863 	bl	80067b4 <_sbrk_r>
 80066ee:	6020      	str	r0, [r4, #0]
 80066f0:	4629      	mov	r1, r5
 80066f2:	4630      	mov	r0, r6
 80066f4:	f000 f85e 	bl	80067b4 <_sbrk_r>
 80066f8:	1c43      	adds	r3, r0, #1
 80066fa:	d124      	bne.n	8006746 <_malloc_r+0x92>
 80066fc:	230c      	movs	r3, #12
 80066fe:	6033      	str	r3, [r6, #0]
 8006700:	4630      	mov	r0, r6
 8006702:	f000 f868 	bl	80067d6 <__malloc_unlock>
 8006706:	e7e4      	b.n	80066d2 <_malloc_r+0x1e>
 8006708:	680b      	ldr	r3, [r1, #0]
 800670a:	1b5b      	subs	r3, r3, r5
 800670c:	d418      	bmi.n	8006740 <_malloc_r+0x8c>
 800670e:	2b0b      	cmp	r3, #11
 8006710:	d90f      	bls.n	8006732 <_malloc_r+0x7e>
 8006712:	600b      	str	r3, [r1, #0]
 8006714:	50cd      	str	r5, [r1, r3]
 8006716:	18cc      	adds	r4, r1, r3
 8006718:	4630      	mov	r0, r6
 800671a:	f000 f85c 	bl	80067d6 <__malloc_unlock>
 800671e:	f104 000b 	add.w	r0, r4, #11
 8006722:	1d23      	adds	r3, r4, #4
 8006724:	f020 0007 	bic.w	r0, r0, #7
 8006728:	1ac3      	subs	r3, r0, r3
 800672a:	d0d3      	beq.n	80066d4 <_malloc_r+0x20>
 800672c:	425a      	negs	r2, r3
 800672e:	50e2      	str	r2, [r4, r3]
 8006730:	e7d0      	b.n	80066d4 <_malloc_r+0x20>
 8006732:	428c      	cmp	r4, r1
 8006734:	684b      	ldr	r3, [r1, #4]
 8006736:	bf16      	itet	ne
 8006738:	6063      	strne	r3, [r4, #4]
 800673a:	6013      	streq	r3, [r2, #0]
 800673c:	460c      	movne	r4, r1
 800673e:	e7eb      	b.n	8006718 <_malloc_r+0x64>
 8006740:	460c      	mov	r4, r1
 8006742:	6849      	ldr	r1, [r1, #4]
 8006744:	e7cc      	b.n	80066e0 <_malloc_r+0x2c>
 8006746:	1cc4      	adds	r4, r0, #3
 8006748:	f024 0403 	bic.w	r4, r4, #3
 800674c:	42a0      	cmp	r0, r4
 800674e:	d005      	beq.n	800675c <_malloc_r+0xa8>
 8006750:	1a21      	subs	r1, r4, r0
 8006752:	4630      	mov	r0, r6
 8006754:	f000 f82e 	bl	80067b4 <_sbrk_r>
 8006758:	3001      	adds	r0, #1
 800675a:	d0cf      	beq.n	80066fc <_malloc_r+0x48>
 800675c:	6025      	str	r5, [r4, #0]
 800675e:	e7db      	b.n	8006718 <_malloc_r+0x64>
 8006760:	200000dc 	.word	0x200000dc
 8006764:	200000e0 	.word	0x200000e0

08006768 <_realloc_r>:
 8006768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800676a:	4607      	mov	r7, r0
 800676c:	4614      	mov	r4, r2
 800676e:	460e      	mov	r6, r1
 8006770:	b921      	cbnz	r1, 800677c <_realloc_r+0x14>
 8006772:	4611      	mov	r1, r2
 8006774:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006778:	f7ff bf9c 	b.w	80066b4 <_malloc_r>
 800677c:	b922      	cbnz	r2, 8006788 <_realloc_r+0x20>
 800677e:	f7ff ff4b 	bl	8006618 <_free_r>
 8006782:	4625      	mov	r5, r4
 8006784:	4628      	mov	r0, r5
 8006786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006788:	f000 f826 	bl	80067d8 <_malloc_usable_size_r>
 800678c:	42a0      	cmp	r0, r4
 800678e:	d20f      	bcs.n	80067b0 <_realloc_r+0x48>
 8006790:	4621      	mov	r1, r4
 8006792:	4638      	mov	r0, r7
 8006794:	f7ff ff8e 	bl	80066b4 <_malloc_r>
 8006798:	4605      	mov	r5, r0
 800679a:	2800      	cmp	r0, #0
 800679c:	d0f2      	beq.n	8006784 <_realloc_r+0x1c>
 800679e:	4631      	mov	r1, r6
 80067a0:	4622      	mov	r2, r4
 80067a2:	f7ff ff15 	bl	80065d0 <memcpy>
 80067a6:	4631      	mov	r1, r6
 80067a8:	4638      	mov	r0, r7
 80067aa:	f7ff ff35 	bl	8006618 <_free_r>
 80067ae:	e7e9      	b.n	8006784 <_realloc_r+0x1c>
 80067b0:	4635      	mov	r5, r6
 80067b2:	e7e7      	b.n	8006784 <_realloc_r+0x1c>

080067b4 <_sbrk_r>:
 80067b4:	b538      	push	{r3, r4, r5, lr}
 80067b6:	4c06      	ldr	r4, [pc, #24]	; (80067d0 <_sbrk_r+0x1c>)
 80067b8:	2300      	movs	r3, #0
 80067ba:	4605      	mov	r5, r0
 80067bc:	4608      	mov	r0, r1
 80067be:	6023      	str	r3, [r4, #0]
 80067c0:	f7fb faa8 	bl	8001d14 <_sbrk>
 80067c4:	1c43      	adds	r3, r0, #1
 80067c6:	d102      	bne.n	80067ce <_sbrk_r+0x1a>
 80067c8:	6823      	ldr	r3, [r4, #0]
 80067ca:	b103      	cbz	r3, 80067ce <_sbrk_r+0x1a>
 80067cc:	602b      	str	r3, [r5, #0]
 80067ce:	bd38      	pop	{r3, r4, r5, pc}
 80067d0:	200002b8 	.word	0x200002b8

080067d4 <__malloc_lock>:
 80067d4:	4770      	bx	lr

080067d6 <__malloc_unlock>:
 80067d6:	4770      	bx	lr

080067d8 <_malloc_usable_size_r>:
 80067d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80067dc:	1f18      	subs	r0, r3, #4
 80067de:	2b00      	cmp	r3, #0
 80067e0:	bfbc      	itt	lt
 80067e2:	580b      	ldrlt	r3, [r1, r0]
 80067e4:	18c0      	addlt	r0, r0, r3
 80067e6:	4770      	bx	lr

080067e8 <_init>:
 80067e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ea:	bf00      	nop
 80067ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ee:	bc08      	pop	{r3}
 80067f0:	469e      	mov	lr, r3
 80067f2:	4770      	bx	lr

080067f4 <_fini>:
 80067f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067f6:	bf00      	nop
 80067f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067fa:	bc08      	pop	{r3}
 80067fc:	469e      	mov	lr, r3
 80067fe:	4770      	bx	lr
