/*
 * Copyright (c) 2025 Nordic Semiconductor ASA
 *
 * SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
 */

/delete-node/ &cpuapp_boot_partition;
/delete-node/ &cpuapp_slot0_partition;
/delete-node/ &cpuapp_slot1_partition;
/delete-node/ &cpurad_slot0_partition;
/delete-node/ &cpurad_slot1_partition;
/delete-node/ &cpuppr_code_partition;
/delete-node/ &cpuflpr_code_partition;

/ {
	aliases {
		dfu-multi-image-helper = &dfu_multi_image_helper_partition;
	};
};

&mram1x {
	partitions {

		cpuapp_boot_partition: partition@30000 {
			reg = <0x30000 DT_SIZE_K(72)>;
		};

		cpuapp_slot0_partition: partition@42000 {
			reg = <0x42000 DT_SIZE_K(212)>;
		};

		cpurad_slot0_partition: partition@77000 {
			reg = <0x77000 DT_SIZE_K(216)>;
		};

		cpuapp_slot1_partition: partition@ad000 {
			reg = <0xad000 DT_SIZE_K(212)>;
		};

		cpurad_slot1_partition: partition@e2000 {
			reg = <0xe2000 DT_SIZE_K(216)>;
		};

		cpuppr_code_partition: partition@118000 {
			reg = <0x118000 DT_SIZE_K(64)>;
		};

		cpuflpr_code_partition: partition@128000 {
			reg = <0x128000 DT_SIZE_K(48)>;
		};

		dfu_multi_image_helper_partition: partition@134000 {
			label = "helper";
			reg = <0x134000 DT_SIZE_K(448)>;
		};
	};
};
