{
  "version": 3,
  "sources": ["../../node_modules/.pnpm/highlight.js@10.7.3/node_modules/highlight.js/lib/languages/vhdl.js"],
  "sourcesContent": ["/*\nLanguage: VHDL\nAuthor: Igor Kalnitsky <igor@kalnitsky.org>\nContributors: Daniel C.K. Kho <daniel.kho@tauhop.com>, Guillaume Savaton <guillaume.savaton@eseo.fr>\nDescription: VHDL is a hardware description language used in electronic design automation to describe digital and mixed-signal systems.\nWebsite: https://en.wikipedia.org/wiki/VHDL\n*/\n\nfunction vhdl(hljs) {\n  // Regular expression for VHDL numeric literals.\n\n  // Decimal literal:\n  const INTEGER_RE = '\\\\d(_|\\\\d)*';\n  const EXPONENT_RE = '[eE][-+]?' + INTEGER_RE;\n  const DECIMAL_LITERAL_RE = INTEGER_RE + '(\\\\.' + INTEGER_RE + ')?' + '(' + EXPONENT_RE + ')?';\n  // Based literal:\n  const BASED_INTEGER_RE = '\\\\w+';\n  const BASED_LITERAL_RE = INTEGER_RE + '#' + BASED_INTEGER_RE + '(\\\\.' + BASED_INTEGER_RE + ')?' + '#' + '(' + EXPONENT_RE + ')?';\n\n  const NUMBER_RE = '\\\\b(' + BASED_LITERAL_RE + '|' + DECIMAL_LITERAL_RE + ')';\n\n  return {\n    name: 'VHDL',\n    case_insensitive: true,\n    keywords: {\n      keyword:\n        'abs access after alias all and architecture array assert assume assume_guarantee attribute ' +\n        'begin block body buffer bus case component configuration constant context cover disconnect ' +\n        'downto default else elsif end entity exit fairness file for force function generate ' +\n        'generic group guarded if impure in inertial inout is label library linkage literal ' +\n        'loop map mod nand new next nor not null of on open or others out package parameter port ' +\n        'postponed procedure process property protected pure range record register reject ' +\n        'release rem report restrict restrict_guarantee return rol ror select sequence ' +\n        'severity shared signal sla sll sra srl strong subtype then to transport type ' +\n        'unaffected units until use variable view vmode vprop vunit wait when while with xnor xor',\n      built_in:\n        'boolean bit character ' +\n        'integer time delay_length natural positive ' +\n        'string bit_vector file_open_kind file_open_status ' +\n        'std_logic std_logic_vector unsigned signed boolean_vector integer_vector ' +\n        'std_ulogic std_ulogic_vector unresolved_unsigned u_unsigned unresolved_signed u_signed ' +\n        'real_vector time_vector',\n      literal:\n        'false true note warning error failure ' + // severity_level\n        'line text side width' // textio\n    },\n    illegal: /\\{/,\n    contains: [\n      hljs.C_BLOCK_COMMENT_MODE, // VHDL-2008 block commenting.\n      hljs.COMMENT('--', '$'),\n      hljs.QUOTE_STRING_MODE,\n      {\n        className: 'number',\n        begin: NUMBER_RE,\n        relevance: 0\n      },\n      {\n        className: 'string',\n        begin: '\\'(U|X|0|1|Z|W|L|H|-)\\'',\n        contains: [ hljs.BACKSLASH_ESCAPE ]\n      },\n      {\n        className: 'symbol',\n        begin: '\\'[A-Za-z](_?[A-Za-z0-9])*',\n        contains: [ hljs.BACKSLASH_ESCAPE ]\n      }\n    ]\n  };\n}\n\nmodule.exports = vhdl;\n"],
  "mappings": "mEAAA,IAAAA,EAAAC,EAAA,CAAAC,EAAAC,IAAA,CAAAC,IAAAC,IAAAC,IAQA,SAASC,EAAKC,EAAM,CAIlB,IAAMC,EAAa,cACbC,EAAc,YAAcD,EAC5BE,EAAqBF,EAAa,OAASA,EAAa,MAAaC,EAAc,KAEnFE,EAAmB,OAGnBC,EAAY,QAFOJ,EAAa,IAAMG,EAAmB,OAASA,EAAmB,OAAmBF,EAAc,MAE9E,IAAMC,EAAqB,IAEzE,MAAO,CACL,KAAM,OACN,iBAAkB,GAClB,SAAU,CACR,QACE,4vBASF,SACE,6SAMF,QACE,4DAEJ,EACA,QAAS,KACT,SAAU,CACRH,EAAK,qBACLA,EAAK,QAAQ,KAAM,GAAG,EACtBA,EAAK,kBACL,CACE,UAAW,SACX,MAAOK,EACP,UAAW,CACb,EACA,CACE,UAAW,SACX,MAAO,wBACP,SAAU,CAAEL,EAAK,gBAAiB,CACpC,EACA,CACE,UAAW,SACX,MAAO,4BACP,SAAU,CAAEA,EAAK,gBAAiB,CACpC,CACF,CACF,CACF,CAEAL,EAAO,QAAUI",
  "names": ["require_vhdl", "__commonJSMin", "exports", "module", "init_dirname", "init_buffer", "init_process", "vhdl", "hljs", "INTEGER_RE", "EXPONENT_RE", "DECIMAL_LITERAL_RE", "BASED_INTEGER_RE", "NUMBER_RE"]
}
