Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 18 01:36:29 2022
| Host         : DESKTOP-2PI90TH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
SYNTH-13   Warning   combinational multiplier       1           
TIMING-18  Warning   Missing input or output delay  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.631       -4.881                      9                  870        0.117        0.000                      0                  870        4.500        0.000                       0                   457  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.631       -4.881                      9                  870        0.117        0.000                      0                  870        4.500        0.000                       0                   457  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            9  Failing Endpoints,  Worst Slack       -0.631ns,  Total Violation       -4.881ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p2acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.509ns  (logic 5.165ns (49.149%)  route 5.344ns (50.851%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.562     5.146    game/cu/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game/cu/FSM_onehot_M_game_q_reg[6]_replica/Q
                         net (fo=7, routed)           0.693     6.296    game/cu/FSM_onehot_M_game_q_reg_n_0_[6]_repN
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  game/cu/FSM_onehot_M_game_q[16]_i_5/O
                         net (fo=2, routed)           0.446     6.866    game/cu/FSM_onehot_M_game_q[16]_i_5_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.990 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=27, routed)          0.702     7.692    game/regs/s0_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  game/regs/s0_i_75/O
                         net (fo=2, routed)           0.478     8.294    game/cu/s0_46
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  game/cu/s0_i_23/O
                         net (fo=1, routed)           0.670     9.088    game/gamealu/adder/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    12.929 f  game/gamealu/adder/s0/P[15]
                         net (fo=3, routed)           0.826    13.755    game/cu/P[15]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.879 f  game/cu/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.665    14.544    game/cu/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.668 f  game/cu/M_st_p1acc_q[0]_i_4/O
                         net (fo=2, routed)           0.443    15.111    game/cu/M_st_p1acc_q[0]_i_4_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.235 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.421    15.655    game/regs/D[0]
    SLICE_X9Y28          FDRE                                         r  game/regs/M_st_p2acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.438    14.843    game/regs/clk_IBUF_BUFG
    SLICE_X9Y28          FDRE                                         r  game/regs/M_st_p2acc_q_reg[0]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)       -0.043    15.024    game/regs/M_st_p2acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -15.655    
  -------------------------------------------------------------------
                         slack                                 -0.631    

Slack (VIOLATED) :        -0.631ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p1curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.501ns  (logic 5.165ns (49.184%)  route 5.336ns (50.816%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.562     5.146    game/cu/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game/cu/FSM_onehot_M_game_q_reg[6]_replica/Q
                         net (fo=7, routed)           0.693     6.296    game/cu/FSM_onehot_M_game_q_reg_n_0_[6]_repN
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  game/cu/FSM_onehot_M_game_q[16]_i_5/O
                         net (fo=2, routed)           0.446     6.866    game/cu/FSM_onehot_M_game_q[16]_i_5_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.990 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=27, routed)          0.702     7.692    game/regs/s0_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  game/regs/s0_i_75/O
                         net (fo=2, routed)           0.478     8.294    game/cu/s0_46
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  game/cu/s0_i_23/O
                         net (fo=1, routed)           0.670     9.088    game/gamealu/adder/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    12.929 f  game/gamealu/adder/s0/P[15]
                         net (fo=3, routed)           0.826    13.755    game/cu/P[15]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.879 f  game/cu/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.665    14.544    game/cu/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.668 f  game/cu/M_st_p1acc_q[0]_i_4/O
                         net (fo=2, routed)           0.443    15.111    game/cu/M_st_p1acc_q[0]_i_4_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.235 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.413    15.648    game/regs/D[0]
    SLICE_X11Y27         FDRE                                         r  game/regs/M_st_p1curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.437    14.842    game/regs/clk_IBUF_BUFG
    SLICE_X11Y27         FDRE                                         r  game/regs/M_st_p1curr_q_reg[0]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X11Y27         FDRE (Setup_fdre_C_D)       -0.062    15.017    game/regs/M_st_p1curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -15.648    
  -------------------------------------------------------------------
                         slack                                 -0.631    

Slack (VIOLATED) :        -0.630ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_currdice_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.518ns  (logic 5.165ns (49.104%)  route 5.353ns (50.896%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.562     5.146    game/cu/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game/cu/FSM_onehot_M_game_q_reg[6]_replica/Q
                         net (fo=7, routed)           0.693     6.296    game/cu/FSM_onehot_M_game_q_reg_n_0_[6]_repN
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  game/cu/FSM_onehot_M_game_q[16]_i_5/O
                         net (fo=2, routed)           0.446     6.866    game/cu/FSM_onehot_M_game_q[16]_i_5_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.990 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=27, routed)          0.702     7.692    game/regs/s0_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  game/regs/s0_i_75/O
                         net (fo=2, routed)           0.478     8.294    game/cu/s0_46
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  game/cu/s0_i_23/O
                         net (fo=1, routed)           0.670     9.088    game/gamealu/adder/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    12.929 f  game/gamealu/adder/s0/P[15]
                         net (fo=3, routed)           0.826    13.755    game/cu/P[15]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.879 f  game/cu/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.665    14.544    game/cu/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.668 f  game/cu/M_st_p1acc_q[0]_i_4/O
                         net (fo=2, routed)           0.443    15.111    game/cu/M_st_p1acc_q[0]_i_4_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.235 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.430    15.665    game/regs/D[0]
    SLICE_X8Y27          FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.436    14.841    game/regs/clk_IBUF_BUFG
    SLICE_X8Y27          FDRE                                         r  game/regs/M_st_currdice_q_reg[0]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)       -0.030    15.035    game/regs/M_st_currdice_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -15.665    
  -------------------------------------------------------------------
                         slack                                 -0.630    

Slack (VIOLATED) :        -0.619ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p1acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.509ns  (logic 5.165ns (49.149%)  route 5.344ns (50.851%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.562     5.146    game/cu/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game/cu/FSM_onehot_M_game_q_reg[6]_replica/Q
                         net (fo=7, routed)           0.693     6.296    game/cu/FSM_onehot_M_game_q_reg_n_0_[6]_repN
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  game/cu/FSM_onehot_M_game_q[16]_i_5/O
                         net (fo=2, routed)           0.446     6.866    game/cu/FSM_onehot_M_game_q[16]_i_5_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.990 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=27, routed)          0.702     7.692    game/regs/s0_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  game/regs/s0_i_75/O
                         net (fo=2, routed)           0.478     8.294    game/cu/s0_46
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  game/cu/s0_i_23/O
                         net (fo=1, routed)           0.670     9.088    game/gamealu/adder/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    12.929 f  game/gamealu/adder/s0/P[15]
                         net (fo=3, routed)           0.826    13.755    game/cu/P[15]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.879 f  game/cu/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.665    14.544    game/cu/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.668 f  game/cu/M_st_p1acc_q[0]_i_4/O
                         net (fo=2, routed)           0.443    15.111    game/cu/M_st_p1acc_q[0]_i_4_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.235 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.421    15.655    game/regs/D[0]
    SLICE_X8Y28          FDRE                                         r  game/regs/M_st_p1acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.438    14.843    game/regs/clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  game/regs/M_st_p1acc_q_reg[0]/C
                         clock pessimism              0.259    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)       -0.031    15.036    game/regs/M_st_p1acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -15.655    
  -------------------------------------------------------------------
                         slack                                 -0.619    

Slack (VIOLATED) :        -0.612ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_temp_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.500ns  (logic 5.165ns (49.189%)  route 5.335ns (50.811%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.562     5.146    game/cu/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game/cu/FSM_onehot_M_game_q_reg[6]_replica/Q
                         net (fo=7, routed)           0.693     6.296    game/cu/FSM_onehot_M_game_q_reg_n_0_[6]_repN
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  game/cu/FSM_onehot_M_game_q[16]_i_5/O
                         net (fo=2, routed)           0.446     6.866    game/cu/FSM_onehot_M_game_q[16]_i_5_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.990 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=27, routed)          0.702     7.692    game/regs/s0_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  game/regs/s0_i_75/O
                         net (fo=2, routed)           0.478     8.294    game/cu/s0_46
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  game/cu/s0_i_23/O
                         net (fo=1, routed)           0.670     9.088    game/gamealu/adder/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    12.929 f  game/gamealu/adder/s0/P[15]
                         net (fo=3, routed)           0.826    13.755    game/cu/P[15]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.879 f  game/cu/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.665    14.544    game/cu/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.668 f  game/cu/M_st_p1acc_q[0]_i_4/O
                         net (fo=2, routed)           0.443    15.111    game/cu/M_st_p1acc_q[0]_i_4_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.235 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.412    15.647    game/regs/D[0]
    SLICE_X11Y29         FDRE                                         r  game/regs/M_temp_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.440    14.845    game/regs/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  game/regs/M_temp_q_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X11Y29         FDRE (Setup_fdre_C_D)       -0.047    15.035    game/regs/M_temp_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -15.647    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.612ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_p2curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.502ns  (logic 5.165ns (49.179%)  route 5.337ns (50.821%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.562     5.146    game/cu/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game/cu/FSM_onehot_M_game_q_reg[6]_replica/Q
                         net (fo=7, routed)           0.693     6.296    game/cu/FSM_onehot_M_game_q_reg_n_0_[6]_repN
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  game/cu/FSM_onehot_M_game_q[16]_i_5/O
                         net (fo=2, routed)           0.446     6.866    game/cu/FSM_onehot_M_game_q[16]_i_5_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.990 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=27, routed)          0.702     7.692    game/regs/s0_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  game/regs/s0_i_75/O
                         net (fo=2, routed)           0.478     8.294    game/cu/s0_46
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  game/cu/s0_i_23/O
                         net (fo=1, routed)           0.670     9.088    game/gamealu/adder/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    12.929 f  game/gamealu/adder/s0/P[15]
                         net (fo=3, routed)           0.826    13.755    game/cu/P[15]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.879 f  game/cu/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.665    14.544    game/cu/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.668 f  game/cu/M_st_p1acc_q[0]_i_4/O
                         net (fo=2, routed)           0.443    15.111    game/cu/M_st_p1acc_q[0]_i_4_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.235 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.414    15.649    game/regs/D[0]
    SLICE_X10Y29         FDRE                                         r  game/regs/M_st_p2curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.440    14.845    game/regs/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  game/regs/M_st_p2curr_q_reg[0]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X10Y29         FDRE (Setup_fdre_C_D)       -0.045    15.037    game/regs/M_st_p2curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -15.649    
  -------------------------------------------------------------------
                         slack                                 -0.612    

Slack (VIOLATED) :        -0.591ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_turn_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.510ns  (logic 5.165ns (49.142%)  route 5.345ns (50.858%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.562     5.146    game/cu/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game/cu/FSM_onehot_M_game_q_reg[6]_replica/Q
                         net (fo=7, routed)           0.693     6.296    game/cu/FSM_onehot_M_game_q_reg_n_0_[6]_repN
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  game/cu/FSM_onehot_M_game_q[16]_i_5/O
                         net (fo=2, routed)           0.446     6.866    game/cu/FSM_onehot_M_game_q[16]_i_5_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.990 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=27, routed)          0.702     7.692    game/regs/s0_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  game/regs/s0_i_75/O
                         net (fo=2, routed)           0.478     8.294    game/cu/s0_46
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  game/cu/s0_i_23/O
                         net (fo=1, routed)           0.670     9.088    game/gamealu/adder/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    12.929 f  game/gamealu/adder/s0/P[15]
                         net (fo=3, routed)           0.826    13.755    game/cu/P[15]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.879 f  game/cu/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.665    14.544    game/cu/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.668 f  game/cu/M_st_p1acc_q[0]_i_4/O
                         net (fo=2, routed)           0.443    15.111    game/cu/M_st_p1acc_q[0]_i_4_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.235 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.422    15.657    game/regs/D[0]
    SLICE_X10Y27         FDRE                                         r  game/regs/M_st_turn_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.437    14.842    game/regs/clk_IBUF_BUFG
    SLICE_X10Y27         FDRE                                         r  game/regs/M_st_turn_q_reg[0]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X10Y27         FDRE (Setup_fdre_C_D)       -0.013    15.066    game/regs/M_st_turn_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.066    
                         arrival time                         -15.657    
  -------------------------------------------------------------------
                         slack                                 -0.591    

Slack (VIOLATED) :        -0.472ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_turn_q_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.362ns  (logic 5.165ns (49.848%)  route 5.197ns (50.152%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.562     5.146    game/cu/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game/cu/FSM_onehot_M_game_q_reg[6]_replica/Q
                         net (fo=7, routed)           0.693     6.296    game/cu/FSM_onehot_M_game_q_reg_n_0_[6]_repN
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  game/cu/FSM_onehot_M_game_q[16]_i_5/O
                         net (fo=2, routed)           0.446     6.866    game/cu/FSM_onehot_M_game_q[16]_i_5_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.990 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=27, routed)          0.702     7.692    game/regs/s0_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  game/regs/s0_i_75/O
                         net (fo=2, routed)           0.478     8.294    game/cu/s0_46
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  game/cu/s0_i_23/O
                         net (fo=1, routed)           0.670     9.088    game/gamealu/adder/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[15])
                                                      3.841    12.929 f  game/gamealu/adder/s0/P[15]
                         net (fo=3, routed)           0.826    13.755    game/cu/P[15]
    SLICE_X13Y28         LUT4 (Prop_lut4_I2_O)        0.124    13.879 f  game/cu/M_st_p1acc_q[0]_i_8/O
                         net (fo=1, routed)           0.665    14.544    game/cu/M_st_p1acc_q[0]_i_8_n_0
    SLICE_X13Y28         LUT5 (Prop_lut5_I1_O)        0.124    14.668 f  game/cu/M_st_p1acc_q[0]_i_4/O
                         net (fo=2, routed)           0.443    15.111    game/cu/M_st_p1acc_q[0]_i_4_n_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124    15.235 r  game/cu/M_st_p1acc_q[0]_i_1/O
                         net (fo=8, routed)           0.273    15.508    game/regs/D[0]
    SLICE_X10Y28         FDRE                                         r  game/regs/M_st_turn_q_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.439    14.844    game/regs/clk_IBUF_BUFG
    SLICE_X10Y28         FDRE                                         r  game/regs/M_st_turn_q_reg[0]_lopt_replica/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X10Y28         FDRE (Setup_fdre_C_D)       -0.045    15.036    game/regs/M_st_turn_q_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 -0.472    

Slack (VIOLATED) :        -0.084ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.051ns  (logic 5.165ns (51.389%)  route 4.886ns (48.611%))
  Logic Levels:           8  (DSP48E1=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.562     5.146    game/cu/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game/cu/FSM_onehot_M_game_q_reg[6]_replica/Q
                         net (fo=7, routed)           0.693     6.296    game/cu/FSM_onehot_M_game_q_reg_n_0_[6]_repN
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  game/cu/FSM_onehot_M_game_q[16]_i_5/O
                         net (fo=2, routed)           0.446     6.866    game/cu/FSM_onehot_M_game_q[16]_i_5_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.990 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=27, routed)          0.702     7.692    game/regs/s0_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  game/regs/s0_i_75/O
                         net (fo=2, routed)           0.478     8.294    game/cu/s0_46
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  game/cu/s0_i_23/O
                         net (fo=1, routed)           0.670     9.088    game/gamealu/adder/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[2])
                                                      3.841    12.929 f  game/gamealu/adder/s0/P[2]
                         net (fo=2, routed)           0.644    13.573    game/cu/P[2]
    SLICE_X10Y29         LUT4 (Prop_lut4_I2_O)        0.124    13.697 f  game/cu/M_st_p1acc_q[0]_i_14/O
                         net (fo=1, routed)           0.807    14.505    game/gamealu/adder/M_st_p1acc_q_reg[0]_0
    SLICE_X11Y28         LUT5 (Prop_lut5_I2_O)        0.124    14.629 r  game/gamealu/adder/M_st_p1acc_q[0]_i_5/O
                         net (fo=2, routed)           0.445    15.073    game/cu/M_st_p1acc_q_reg[0]
    SLICE_X11Y28         LUT6 (Prop_lut6_I2_O)        0.124    15.197 r  game/cu/M_st_win_q[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.197    game/regs/M_st_win_q_reg[0]_1
    SLICE_X11Y28         FDRE                                         r  game/regs/M_st_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.439    14.844    game/regs/clk_IBUF_BUFG
    SLICE_X11Y28         FDRE                                         r  game/regs/M_st_win_q_reg[0]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X11Y28         FDRE (Setup_fdre_C_D)        0.032    15.113    game/regs/M_st_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -15.197    
  -------------------------------------------------------------------
                         slack                                 -0.084    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/regs/M_st_currdice_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.659ns  (logic 4.917ns (50.908%)  route 4.742ns (49.092%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.562     5.146    game/cu/clk_IBUF_BUFG
    SLICE_X11Y34         FDRE                                         r  game/cu/FSM_onehot_M_game_q_reg[6]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  game/cu/FSM_onehot_M_game_q_reg[6]_replica/Q
                         net (fo=7, routed)           0.693     6.296    game/cu/FSM_onehot_M_game_q_reg_n_0_[6]_repN
    SLICE_X9Y33          LUT4 (Prop_lut4_I0_O)        0.124     6.420 f  game/cu/FSM_onehot_M_game_q[16]_i_5/O
                         net (fo=2, routed)           0.446     6.866    game/cu/FSM_onehot_M_game_q[16]_i_5_n_0
    SLICE_X9Y34          LUT4 (Prop_lut4_I0_O)        0.124     6.990 r  game/cu/M_st_p1acc_q[15]_i_4/O
                         net (fo=27, routed)          0.702     7.692    game/regs/s0_0
    SLICE_X9Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.816 f  game/regs/s0_i_75/O
                         net (fo=2, routed)           0.478     8.294    game/cu/s0_46
    SLICE_X10Y33         LUT2 (Prop_lut2_I1_O)        0.124     8.418 r  game/cu/s0_i_23/O
                         net (fo=1, routed)           0.670     9.088    game/gamealu/adder/A[9]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_A[9]_P[11])
                                                      3.841    12.929 r  game/gamealu/adder/s0/P[11]
                         net (fo=2, routed)           0.795    13.723    game/cu/P[11]
    SLICE_X13Y32         LUT4 (Prop_lut4_I0_O)        0.124    13.847 r  game/cu/M_st_p1acc_q[11]_i_1/O
                         net (fo=7, routed)           0.958    14.805    game/regs/D[11]
    SLICE_X10Y30         FDRE                                         r  game/regs/M_st_currdice_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.440    14.845    game/regs/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  game/regs/M_st_currdice_q_reg[11]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X10Y30         FDRE (Setup_fdre_C_D)       -0.031    15.051    game/regs/M_st_currdice_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.051    
                         arrival time                         -14.805    
  -------------------------------------------------------------------
                         slack                                  0.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[31]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.042%)  route 0.065ns (25.958%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.585     1.529    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  game/diceroll/random_number/M_x_q_reg[31]/Q
                         net (fo=2, routed)           0.065     1.735    game/diceroll/random_number/M_x_q[31]
    SLICE_X2Y27          LUT3 (Prop_lut3_I2_O)        0.045     1.780 r  game/diceroll/random_number/M_w_q[31]_i_1/O
                         net (fo=1, routed)           0.000     1.780    game/diceroll/random_number/M_w_q[31]_i_1_n_0
    SLICE_X2Y27          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.853     2.043    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y27          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[31]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X2Y27          FDSE (Hold_fdse_C_D)         0.121     1.663    game/diceroll/random_number/M_w_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[26]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.490%)  route 0.071ns (27.510%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.581     1.525    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X5Y26          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y26          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  game/diceroll/random_number/M_x_q_reg[26]/Q
                         net (fo=2, routed)           0.071     1.736    game/diceroll/random_number/M_x_q[26]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.045     1.781 r  game/diceroll/random_number/M_w_q[26]_i_1/O
                         net (fo=1, routed)           0.000     1.781    game/diceroll/random_number/M_w_q[26]_i_1_n_0
    SLICE_X4Y26          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.849     2.039    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X4Y26          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[26]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X4Y26          FDSE (Hold_fdse_C_D)         0.092     1.630    game/diceroll/random_number/M_w_q_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.576%)  route 0.137ns (42.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.588     1.532    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDRE (Prop_fdre_C_Q)         0.141     1.673 r  game/diceroll/random_number/M_w_q_reg[27]/Q
                         net (fo=3, routed)           0.137     1.810    game/diceroll/random_number/M_w_q_reg_n_0_[27]
    SLICE_X2Y32          LUT5 (Prop_lut5_I1_O)        0.045     1.855 r  game/diceroll/random_number/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.855    game/diceroll/random_number/M_w_q[8]_i_1_n_0
    SLICE_X2Y32          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.858     2.048    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y32          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[8]/C
                         clock pessimism             -0.480     1.568    
    SLICE_X2Y32          FDSE (Hold_fdse_C_D)         0.121     1.689    game/diceroll/random_number/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.583     1.527    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X3Y26          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDSE (Prop_fdse_C_Q)         0.141     1.668 r  game/diceroll/random_number/M_w_q_reg[4]/Q
                         net (fo=2, routed)           0.112     1.780    game/diceroll/random_number/M_w_q_reg_n_0_[4]
    SLICE_X0Y26          FDRE                                         r  game/diceroll/random_number/M_z_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  game/diceroll/random_number/M_z_q_reg[4]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X0Y26          FDRE (Hold_fdre_C_D)         0.071     1.611    game/diceroll/random_number/M_z_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.590     1.534    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDRE (Prop_fdre_C_Q)         0.141     1.675 r  game/diceroll/random_number/M_x_q_reg[24]/Q
                         net (fo=2, routed)           0.117     1.792    game/diceroll/random_number/M_x_q[24]
    SLICE_X2Y32          LUT3 (Prop_lut3_I2_O)        0.045     1.837 r  game/diceroll/random_number/M_w_q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.837    game/diceroll/random_number/M_w_q[24]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.858     2.048    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[24]/C
                         clock pessimism             -0.501     1.547    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.121     1.668    game/diceroll/random_number/M_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_y_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_x_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.164ns (66.369%)  route 0.083ns (33.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.534ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.590     1.534    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y33          FDRE                                         r  game/diceroll/random_number/M_y_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y33          FDRE (Prop_fdre_C_Q)         0.164     1.698 r  game/diceroll/random_number/M_y_q_reg[24]/Q
                         net (fo=1, routed)           0.083     1.781    game/diceroll/random_number/M_y_q[24]
    SLICE_X3Y33          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.859     2.049    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X3Y33          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[24]/C
                         clock pessimism             -0.502     1.547    
    SLICE_X3Y33          FDRE (Hold_fdre_C_D)         0.055     1.602    game/diceroll/random_number/M_x_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.585     1.529    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.670 r  game/diceroll/random_number/M_x_q_reg[12]/Q
                         net (fo=4, routed)           0.128     1.797    game/diceroll/random_number/M_x_q[12]
    SLICE_X2Y27          LUT5 (Prop_lut5_I0_O)        0.045     1.842 r  game/diceroll/random_number/M_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.842    game/diceroll/random_number/M_w_q[23]_i_1_n_0
    SLICE_X2Y27          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.853     2.043    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[23]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X2Y27          FDRE (Hold_fdre_C_D)         0.121     1.663    game/diceroll/random_number/M_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.092%)  route 0.115ns (44.908%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.581     1.525    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  game/diceroll/random_number/M_w_q_reg[18]/Q
                         net (fo=2, routed)           0.115     1.781    game/diceroll/random_number/M_w_q_reg_n_0_[18]
    SLICE_X6Y26          FDRE                                         r  game/diceroll/random_number/M_z_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.849     2.039    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  game/diceroll/random_number/M_z_q_reg[18]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.063     1.601    game/diceroll/random_number/M_z_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.873%)  route 0.116ns (45.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.584     1.528    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X4Y29          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDSE (Prop_fdse_C_Q)         0.141     1.669 r  game/diceroll/random_number/M_w_q_reg[6]/Q
                         net (fo=2, routed)           0.116     1.785    game/diceroll/random_number/M_w_q_reg_n_0_[6]
    SLICE_X6Y29          FDSE                                         r  game/diceroll/random_number/M_z_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.853     2.043    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X6Y29          FDSE                                         r  game/diceroll/random_number/M_z_q_reg[6]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X6Y29          FDSE (Hold_fdse_C_D)         0.063     1.605    game/diceroll/random_number/M_z_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.873%)  route 0.116ns (45.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.581     1.525    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X4Y26          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.141     1.666 r  game/diceroll/random_number/M_w_q_reg[7]/Q
                         net (fo=2, routed)           0.116     1.782    game/diceroll/random_number/M_w_q_reg_n_0_[7]
    SLICE_X6Y26          FDRE                                         r  game/diceroll/random_number/M_z_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.849     2.039    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X6Y26          FDRE                                         r  game/diceroll/random_number/M_z_q_reg[7]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.063     1.601    game/diceroll/random_number/M_z_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y37   con_p1hold/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y39   con_p1hold/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y39   con_p1hold/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y41   con_p1hold/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y41   con_p1hold/M_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   con_p1hold/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   con_p1hold/M_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   con_p1hold/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   con_p1hold/M_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   con_p1hold/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   con_p1hold/M_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   con_p1hold/M_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   con_p1hold/M_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   con_p1hold/M_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   con_p1hold/M_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   con_p1hold/M_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y39   con_p1hold/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y40   con_p1hold/M_ctr_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            45 Endpoints
Min Delay            45 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.227ns  (logic 4.834ns (36.546%)  route 8.393ns (63.454%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.557     5.141    game/regs/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  game/regs/M_st_p2curr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game/regs/M_st_p2curr_q_reg[6]/Q
                         net (fo=9, routed)           1.792     7.389    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2[6]
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.150     7.539 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.452     7.992    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.328     8.320 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.177     9.497    game/regs/display_p2curr_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.152     9.649 r  game/regs/display_p2curr_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.971    14.620    display_p2curr_seg_OBUF[2]
    B5                   OBUF (Prop_obuf_I_O)         3.748    18.368 r  display_p2curr_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.368    display_p2curr_seg[2]
    B5                                                                r  display_p2curr_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.132ns  (logic 4.604ns (35.057%)  route 8.528ns (64.943%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.557     5.141    game/regs/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  game/regs/M_st_p2curr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game/regs/M_st_p2curr_q_reg[6]/Q
                         net (fo=9, routed)           1.792     7.389    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2[6]
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.150     7.539 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.452     7.992    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.328     8.320 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.177     9.497    game/regs/display_p2curr_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I3_O)        0.124     9.621 r  game/regs/display_p2curr_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.106    14.728    display_p2curr_seg_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    18.273 r  display_p2curr_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.273    display_p2curr_seg[0]
    B6                                                                r  display_p2curr_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.827ns  (logic 4.609ns (35.932%)  route 8.218ns (64.068%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.557     5.141    game/regs/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  game/regs/M_st_p2curr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game/regs/M_st_p2curr_q_reg[6]/Q
                         net (fo=9, routed)           1.792     7.389    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2[6]
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.150     7.539 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.452     7.992    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.328     8.320 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.176     9.496    game/regs/display_p2curr_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.124     9.620 r  game/regs/display_p2curr_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.797    14.417    display_p2curr_seg_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.551    17.968 r  display_p2curr_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.968    display_p2curr_seg[1]
    A5                                                                r  display_p2curr_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.799ns  (logic 4.805ns (37.545%)  route 7.993ns (62.455%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.557     5.141    game/regs/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  game/regs/M_st_p2curr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game/regs/M_st_p2curr_q_reg[6]/Q
                         net (fo=9, routed)           1.792     7.389    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2[6]
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.150     7.539 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.452     7.992    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.328     8.320 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.974     9.294    game/regs/display_p2curr_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.120     9.414 r  game/regs/display_p2curr_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.775    14.189    display_p2curr_seg_OBUF[4]
    A3                   OBUF (Prop_obuf_I_O)         3.751    17.940 r  display_p2curr_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.940    display_p2curr_seg[4]
    A3                                                                r  display_p2curr_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.555ns  (logic 4.630ns (36.874%)  route 7.926ns (63.125%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game/regs/M_st_p2acc_q_reg[1]/Q
                         net (fo=5, routed)           1.522     7.120    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_2[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.244 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.077     8.321    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_5
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.445 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.814     9.259    game/regs/display_p2acc_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y35         LUT5 (Prop_lut5_I2_O)        0.152     9.411 r  game/regs/display_p2acc_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.513    13.924    display_p2acc_seg_OBUF[3]
    B2                   OBUF (Prop_obuf_I_O)         3.774    17.698 r  display_p2acc_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.698    display_p2acc_seg[3]
    B2                                                                r  display_p2acc_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.546ns  (logic 4.623ns (36.846%)  route 7.923ns (63.154%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game/regs/M_st_p2acc_q_reg[1]/Q
                         net (fo=5, routed)           1.522     7.120    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_2[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.244 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.077     8.321    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_5
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.445 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.831     9.276    game/regs/display_p2acc_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y35         LUT5 (Prop_lut5_I4_O)        0.153     9.429 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.493    13.923    display_p2acc_seg_OBUF[6]
    A2                   OBUF (Prop_obuf_I_O)         3.766    17.688 r  display_p2acc_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.688    display_p2acc_seg[6]
    A2                                                                r  display_p2acc_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.331ns  (logic 4.579ns (37.138%)  route 7.751ns (62.862%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game/regs/M_st_p2acc_q_reg[1]/Q
                         net (fo=5, routed)           1.522     7.120    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_2[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.244 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.077     8.321    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_5
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.445 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.625     9.071    game/regs/display_p2acc_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y35         LUT5 (Prop_lut5_I4_O)        0.116     9.187 r  game/regs/display_p2acc_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.527    13.714    display_p2acc_seg_OBUF[4]
    C2                   OBUF (Prop_obuf_I_O)         3.759    17.473 r  display_p2acc_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.473    display_p2acc_seg[4]
    C2                                                                r  display_p2acc_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2curr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2curr_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.247ns  (logic 4.843ns (39.547%)  route 7.403ns (60.453%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.557     5.141    game/regs/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  game/regs/M_st_p2curr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  game/regs/M_st_p2curr_q_reg[6]/Q
                         net (fo=9, routed)           1.792     7.389    display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_2[6]
    SLICE_X10Y26         LUT5 (Prop_lut5_I0_O)        0.150     7.539 f  display_p2curr/display_p2curr_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.452     7.992    game/regs/display_p2curr_seg_OBUF[4]_inst_i_1_0
    SLICE_X10Y26         LUT4 (Prop_lut4_I0_O)        0.328     8.320 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.176     9.496    game/regs/display_p2curr_seg_OBUF[6]_inst_i_3_n_0
    SLICE_X13Y29         LUT5 (Prop_lut5_I2_O)        0.152     9.648 r  game/regs/display_p2curr_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.983    13.631    display_p2curr_seg_OBUF[6]
    E1                   OBUF (Prop_obuf_I_O)         3.757    17.388 r  display_p2curr_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.388    display_p2curr_seg[6]
    E1                                                                r  display_p2curr_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.151ns  (logic 4.381ns (36.057%)  route 7.770ns (63.943%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game/regs/M_st_p2acc_q_reg[1]/Q
                         net (fo=5, routed)           1.522     7.120    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_2[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.244 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.077     8.321    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_5
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.445 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.850     9.295    game/regs/display_p2acc_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y35         LUT5 (Prop_lut5_I4_O)        0.124     9.419 r  game/regs/display_p2acc_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.321    13.740    display_p2acc_seg_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         3.553    17.293 r  display_p2acc_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.293    display_p2acc_seg[5]
    D1                                                                r  display_p2acc_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p2acc_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p2acc_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.126ns  (logic 4.377ns (36.095%)  route 7.749ns (63.905%))
  Logic Levels:           4  (LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.558     5.142    game/regs/clk_IBUF_BUFG
    SLICE_X13Y31         FDRE                                         r  game/regs/M_st_p2acc_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y31         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  game/regs/M_st_p2acc_q_reg[1]/Q
                         net (fo=5, routed)           1.522     7.120    display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_2[1]
    SLICE_X13Y34         LUT6 (Prop_lut6_I1_O)        0.124     7.244 f  display_p2acc/display_p2acc_seg_OBUF[6]_inst_i_12/O
                         net (fo=1, routed)           1.077     8.321    game/regs/display_p2acc_seg_OBUF[4]_inst_i_1_5
    SLICE_X13Y34         LUT5 (Prop_lut5_I1_O)        0.124     8.445 r  game/regs/display_p2acc_seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.814     9.259    game/regs/display_p2acc_seg_OBUF[6]_inst_i_5_n_0
    SLICE_X14Y35         LUT5 (Prop_lut5_I2_O)        0.124     9.383 r  game/regs/display_p2acc_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.336    13.720    display_p2acc_seg_OBUF[1]
    C1                   OBUF (Prop_obuf_I_O)         3.549    17.268 r  display_p2acc_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.268    display_p2acc_seg[1]
    C1                                                                r  display_p2acc_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/regs/M_st_currdice_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.280ns  (logic 1.358ns (59.579%)  route 0.922ns (40.421%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  game/regs/M_st_currdice_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.666 f  game/regs/M_st_currdice_q_reg[1]/Q
                         net (fo=7, routed)           0.492     2.158    game/regs/M_game_currdice[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I2_O)        0.045     2.203 r  game/regs/display_dice_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.429     2.632    display_dice_seg_OBUF[2]
    H14                  OBUF (Prop_obuf_I_O)         1.149     3.782 r  display_dice_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.782    display_dice_seg[2]
    H14                                                               r  display_dice_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.480ns (63.970%)  route 0.834ns (36.030%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.372     2.038    game/regs/M_game_p1curr[7]
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.045     2.083 r  game/regs/display_p1curr_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.461     2.544    display_p1curr_seg_OBUF[5]
    R12                  OBUF (Prop_obuf_I_O)         1.271     3.816 r  display_p1curr_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.816    display_p1curr_seg[5]
    R12                                                               r  display_p1curr_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_currdice_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.364ns (57.803%)  route 0.996ns (42.197%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  game/regs/M_st_currdice_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.666 f  game/regs/M_st_currdice_q_reg[1]/Q
                         net (fo=7, routed)           0.564     2.230    game/regs/M_game_currdice[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I0_O)        0.045     2.275 r  game/regs/display_dice_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.432     2.707    display_dice_seg_OBUF[1]
    G15                  OBUF (Prop_obuf_I_O)         1.155     3.862 r  display_dice_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.862    display_dice_seg[1]
    G15                                                               r  display_dice_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.361ns  (logic 1.465ns (62.042%)  route 0.896ns (37.958%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.381     2.047    game/regs/M_game_p1curr[7]
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.045     2.092 r  game/regs/display_p1curr_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.515     2.607    display_p1curr_seg_OBUF[3]
    T13                  OBUF (Prop_obuf_I_O)         1.256     3.862 r  display_p1curr_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.862    display_p1curr_seg[3]
    T13                                                               r  display_p1curr_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.535ns (64.995%)  route 0.827ns (35.005%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.588     1.532    display_p1curr/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.148     1.680 f  display_p1curr/seg_display/ctr/M_ctr_q_reg[16]/Q
                         net (fo=9, routed)           0.447     2.127    display_p1curr/seg_display/ctr/Q[0]
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.098     2.225 r  display_p1curr/seg_display/ctr/display_p1curr_sel_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.380     2.605    display_p1curr_sel_OBUF[0]
    P10                  OBUF (Prop_obuf_I_O)         1.289     3.894 r  display_p1curr_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.894    display_p1curr_sel[0]
    P10                                                               r  display_p1curr_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.407ns  (logic 1.556ns (64.641%)  route 0.851ns (35.359%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.519     2.185    game/regs/M_game_p1curr[7]
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.043     2.228 r  game/regs/display_p1curr_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.332     2.560    display_p1curr_seg_OBUF[6]
    P13                  OBUF (Prop_obuf_I_O)         1.349     3.909 r  display_p1curr_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.909    display_p1curr_seg[6]
    P13                                                               r  display_p1curr_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_currdice_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_dice_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.425ns (58.968%)  route 0.991ns (41.032%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X10Y30         FDRE                                         r  game/regs/M_st_currdice_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y30         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  game/regs/M_st_currdice_q_reg[1]/Q
                         net (fo=7, routed)           0.492     2.158    game/regs/M_game_currdice[1]
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.048     2.206 r  game/regs/display_dice_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.705    display_dice_seg_OBUF[4]
    J15                  OBUF (Prop_obuf_I_O)         1.213     3.918 r  display_dice_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.918    display_dice_seg[4]
    J15                                                               r  display_dice_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.482ns (60.946%)  route 0.949ns (39.054%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.519     2.185    game/regs/M_game_p1curr[7]
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.045     2.230 r  game/regs/display_p1curr_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.430     2.660    display_p1curr_seg_OBUF[1]
    N12                  OBUF (Prop_obuf_I_O)         1.273     3.933 r  display_p1curr_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.933    display_p1curr_seg[1]
    N12                                                               r  display_p1curr_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.543ns (63.165%)  route 0.900ns (36.835%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.381     2.047    game/regs/M_game_p1curr[7]
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.049     2.096 r  game/regs/display_p1curr_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.518     2.614    display_p1curr_seg_OBUF[4]
    R13                  OBUF (Prop_obuf_I_O)         1.330     3.944 r  display_p1curr_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.944    display_p1curr_seg[4]
    R13                                                               r  display_p1curr_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/regs/M_st_p1curr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_p1curr_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.493ns (60.938%)  route 0.957ns (39.062%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.558     1.502    game/regs/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  game/regs/M_st_p1curr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDRE (Prop_fdre_C_Q)         0.164     1.666 r  game/regs/M_st_p1curr_q_reg[7]/Q
                         net (fo=10, routed)          0.519     2.185    game/regs/M_game_p1curr[7]
    SLICE_X2Y26          LUT5 (Prop_lut5_I0_O)        0.045     2.230 r  game/regs/display_p1curr_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.438     2.668    display_p1curr_seg_OBUF[0]
    P11                  OBUF (Prop_obuf_I_O)         1.284     3.952 r  display_p1curr_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.952    display_p1curr_seg[0]
    P11                                                               r  display_p1curr_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           362 Endpoints
Min Delay           362 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 1.516ns (30.587%)  route 3.441ns (69.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         3.441     4.958    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X14Y32         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.442     4.847    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X14Y32         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 1.516ns (30.587%)  route 3.441ns (69.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         3.441     4.958    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X14Y32         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.442     4.847    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X14Y32         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[15]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 1.516ns (30.587%)  route 3.441ns (69.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         3.441     4.958    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X14Y32         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.442     4.847    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X14Y32         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            display_p2acc/seg_display/ctr/M_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 1.516ns (30.587%)  route 3.441ns (69.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         3.441     4.958    display_p2acc/seg_display/ctr/resetbutton_IBUF
    SLICE_X14Y32         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.442     4.847    display_p2acc/seg_display/ctr/clk_IBUF_BUFG
    SLICE_X14Y32         FDRE                                         r  display_p2acc/seg_display/ctr/M_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_st_p2acc_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.958ns  (logic 1.516ns (30.587%)  route 3.441ns (69.413%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         3.441     4.958    game/regs/resetbutton_IBUF
    SLICE_X15Y32         FDRE                                         r  game/regs/M_st_p2acc_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.442     4.847    game/regs/clk_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  game/regs/M_st_p2acc_q_reg[2]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.783ns  (logic 1.764ns (36.888%)  route 3.019ns (63.112%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         2.173     3.689    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X5Y29          LUT6 (Prop_lut6_I1_O)        0.124     3.813 r  game/diceroll/random_number/M_w_q[1]_i_2/O
                         net (fo=1, routed)           0.846     4.659    game/diceroll/random_number/M_w_d[1]
    SLICE_X5Y29          LUT5 (Prop_lut5_I0_O)        0.124     4.783 r  game/diceroll/random_number/M_w_q[1]_i_1/O
                         net (fo=1, routed)           0.000     4.783    game/diceroll/random_number/M_w_q[1]_i_1_n_0
    SLICE_X5Y29          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.506     4.911    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X5Y29          FDRE                                         r  game/diceroll/random_number/M_w_q_reg[1]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_st_currdice_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.711ns  (logic 1.516ns (32.191%)  route 3.194ns (67.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         3.194     4.711    game/regs/resetbutton_IBUF
    SLICE_X8Y33          FDRE                                         r  game/regs/M_st_currdice_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.443     4.848    game/regs/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  game/regs/M_st_currdice_q_reg[13]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_st_currdice_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.711ns  (logic 1.516ns (32.191%)  route 3.194ns (67.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         3.194     4.711    game/regs/resetbutton_IBUF
    SLICE_X8Y33          FDRE                                         r  game/regs/M_st_currdice_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.443     4.848    game/regs/clk_IBUF_BUFG
    SLICE_X8Y33          FDRE                                         r  game/regs/M_st_currdice_q_reg[14]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_st_p1curr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.711ns  (logic 1.516ns (32.191%)  route 3.194ns (67.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         3.194     4.711    game/regs/resetbutton_IBUF
    SLICE_X9Y33          FDRE                                         r  game/regs/M_st_p1curr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.443     4.848    game/regs/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  game/regs/M_st_p1curr_q_reg[10]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/regs/M_st_p1curr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.711ns  (logic 1.516ns (32.191%)  route 3.194ns (67.809%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         1.516     1.516 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         3.194     4.711    game/regs/resetbutton_IBUF
    SLICE_X9Y33          FDRE                                         r  game/regs/M_st_p1curr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         1.443     4.848    game/regs/clk_IBUF_BUFG
    SLICE_X9Y33          FDRE                                         r  game/regs/M_st_p1curr_q_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/slowerclock/M_ctr_q_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.760ns  (logic 0.284ns (37.357%)  route 0.476ns (62.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         0.476     0.760    game/diceroll/slowerclock/resetbutton_IBUF
    SLICE_X1Y27          FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.853     2.043    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[24]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.284ns (37.302%)  route 0.477ns (62.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         0.477     0.761    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X3Y26          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X3Y26          FDSE                                         r  game/diceroll/random_number/M_w_q_reg[4]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.284ns (37.302%)  route 0.477ns (62.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         0.477     0.761    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X2Y26          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[28]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.284ns (37.302%)  route 0.477ns (62.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         0.477     0.761    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X2Y26          FDRE                                         r  game/diceroll/random_number/M_y_q_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y26          FDRE                                         r  game/diceroll/random_number/M_y_q_reg[28]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.284ns (37.302%)  route 0.477ns (62.698%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         0.477     0.761    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X2Y26          FDSE                                         r  game/diceroll/random_number/M_z_q_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X2Y26          FDSE                                         r  game/diceroll/random_number/M_z_q_reg[28]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/slowerclock/M_ctr_q_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.284ns (36.307%)  route 0.498ns (63.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         0.498     0.782    game/diceroll/slowerclock/resetbutton_IBUF
    SLICE_X1Y26          FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.041    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[20]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/slowerclock/M_ctr_q_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.284ns (36.307%)  route 0.498ns (63.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         0.498     0.782    game/diceroll/slowerclock/resetbutton_IBUF
    SLICE_X1Y26          FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.041    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[21]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/slowerclock/M_ctr_q_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.284ns (36.307%)  route 0.498ns (63.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         0.498     0.782    game/diceroll/slowerclock/resetbutton_IBUF
    SLICE_X1Y26          FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.041    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[22]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/slowerclock/M_ctr_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.284ns (36.307%)  route 0.498ns (63.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         0.498     0.782    game/diceroll/slowerclock/resetbutton_IBUF
    SLICE_X1Y26          FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.041    game/diceroll/slowerclock/clk_IBUF_BUFG
    SLICE_X1Y26          FDRE                                         r  game/diceroll/slowerclock/M_ctr_q_reg[23]/C

Slack:                    inf
  Source:                 resetbutton
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.284ns (36.106%)  route 0.502ns (63.894%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N13                                               0.000     0.000 r  resetbutton (IN)
                         net (fo=0)                   0.000     0.000    resetbutton
    N13                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  resetbutton_IBUF_inst/O
                         net (fo=360, routed)         0.502     0.786    game/diceroll/random_number/resetbutton_IBUF
    SLICE_X0Y26          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=456, routed)         0.851     2.041    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  game/diceroll/random_number/M_x_q_reg[23]/C





