<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680175829757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680175829766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 14:30:29 2023 " "Processing started: Thu Mar 30 14:30:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680175829766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175829766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175829766 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680175830611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680175830611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175855828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdrv.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEXDRV " "Found entity 1: HEXDRV" {  } { { "HEXDRV.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/HEXDRV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175855830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockproject.v 1 1 " "Found 1 design units, including 1 entities, in source file clockproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockProject " "Found entity 1: ClockProject" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175855832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855832 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680175855932 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(14) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(14) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(15) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(15) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_Golden_Top.v(38) " "Output port \"LEDR\" at DE10_LITE_Golden_Top.v(38) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(44) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(44) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(45) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(45) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(47) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(16) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(16) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(17) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(17) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(18) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(18) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(19) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(19) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(21) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(21) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(22) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(22) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(23) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(23) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(24) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(24) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(46) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855935 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(48) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855936 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855936 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(53) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680175855936 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockProject ClockProject:Clock " "Elaborating entity \"ClockProject\" for hierarchy \"ClockProject:Clock\"" {  } { { "DE10_LITE_Golden_Top.v" "Clock" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680175855947 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ClockProject.v(58) " "Verilog HDL Case Statement warning at ClockProject.v(58): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 58 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1680175855979 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ClockProject.v(58) " "Verilog HDL Case Statement warning at ClockProject.v(58): incomplete case statement has no default case item" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680175855979 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SecCounter ClockProject.v(55) " "Verilog HDL Always Construct warning at ClockProject.v(55): inferring latch(es) for variable \"SecCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680175855983 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MinCounter ClockProject.v(55) " "Verilog HDL Always Construct warning at ClockProject.v(55): inferring latch(es) for variable \"MinCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680175855983 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HourCounter ClockProject.v(55) " "Verilog HDL Always Construct warning at ClockProject.v(55): inferring latch(es) for variable \"HourCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680175855983 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ClockProject.v(124) " "Verilog HDL assignment warning at ClockProject.v(124): truncated value with size 32 to match size of target (6)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680175855984 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ClockProject.v(133) " "Verilog HDL assignment warning at ClockProject.v(133): truncated value with size 32 to match size of target (6)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680175855984 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ClockProject.v(142) " "Verilog HDL assignment warning at ClockProject.v(142): truncated value with size 32 to match size of target (5)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680175855984 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ClockProject.v(113) " "Verilog HDL Case Statement warning at ClockProject.v(113): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1680175855984 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ClockProject.v(113) " "Verilog HDL Case Statement warning at ClockProject.v(113): incomplete case statement has no default case item" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680175855985 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outSec ClockProject.v(113) " "Verilog HDL Always Construct warning at ClockProject.v(113): inferring latch(es) for variable \"outSec\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680175855986 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outMin ClockProject.v(113) " "Verilog HDL Always Construct warning at ClockProject.v(113): inferring latch(es) for variable \"outMin\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680175855986 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outHour ClockProject.v(113) " "Verilog HDL Always Construct warning at ClockProject.v(113): inferring latch(es) for variable \"outHour\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680175855986 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[0\] ClockProject.v(113) " "Inferred latch for \"outHour\[0\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855991 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[1\] ClockProject.v(113) " "Inferred latch for \"outHour\[1\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855991 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[2\] ClockProject.v(113) " "Inferred latch for \"outHour\[2\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855991 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[3\] ClockProject.v(113) " "Inferred latch for \"outHour\[3\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855991 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[4\] ClockProject.v(113) " "Inferred latch for \"outHour\[4\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855992 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[0\] ClockProject.v(113) " "Inferred latch for \"outMin\[0\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855992 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[1\] ClockProject.v(113) " "Inferred latch for \"outMin\[1\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855992 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[2\] ClockProject.v(113) " "Inferred latch for \"outMin\[2\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855992 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[3\] ClockProject.v(113) " "Inferred latch for \"outMin\[3\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855992 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[4\] ClockProject.v(113) " "Inferred latch for \"outMin\[4\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855992 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[5\] ClockProject.v(113) " "Inferred latch for \"outMin\[5\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855992 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[0\] ClockProject.v(113) " "Inferred latch for \"outSec\[0\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855992 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[1\] ClockProject.v(113) " "Inferred latch for \"outSec\[1\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855993 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[2\] ClockProject.v(113) " "Inferred latch for \"outSec\[2\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855993 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[3\] ClockProject.v(113) " "Inferred latch for \"outSec\[3\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855993 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[4\] ClockProject.v(113) " "Inferred latch for \"outSec\[4\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855993 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[5\] ClockProject.v(113) " "Inferred latch for \"outSec\[5\]\" at ClockProject.v(113)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[0\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[0\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[1\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[1\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[2\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[2\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[3\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[3\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[4\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[4\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[5\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[5\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[6\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[6\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[7\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[7\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[8\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[8\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[9\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[9\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[10\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[10\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[11\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[11\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855995 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[12\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[12\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855996 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[13\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[13\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855996 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[14\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[14\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855998 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[15\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[15\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855998 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[16\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[16\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855998 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[17\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[17\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855999 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[18\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[18\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855999 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[19\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[19\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175855999 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[20\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[20\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856000 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[21\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[21\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856000 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[22\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[22\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856000 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[23\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[23\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856001 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[24\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[24\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856001 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[25\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[25\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856001 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[26\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[26\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856001 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[27\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[27\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856001 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[28\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[28\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856001 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[29\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[29\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856002 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[30\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[30\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856002 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[31\] ClockProject.v(55) " "Inferred latch for \"HourCounter\[31\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856002 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[0\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[0\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856003 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[1\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[1\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856003 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[2\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[2\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856003 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[3\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[3\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856003 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[4\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[4\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856003 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[5\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[5\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856004 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[6\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[6\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856004 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[7\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[7\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856004 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[8\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[8\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856004 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[9\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[9\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856005 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[10\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[10\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856005 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[11\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[11\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856005 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[12\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[12\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856005 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[13\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[13\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856005 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[14\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[14\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856006 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[15\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[15\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856006 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[16\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[16\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856006 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[17\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[17\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856006 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[18\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[18\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856007 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[19\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[19\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856007 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[20\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[20\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856007 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[21\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[21\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856007 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[22\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[22\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856007 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[23\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[23\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856007 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[24\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[24\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856007 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[25\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[25\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856008 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[26\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[26\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856008 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[27\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[27\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856008 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[28\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[28\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856008 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[29\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[29\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856008 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[30\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[30\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856008 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[31\] ClockProject.v(55) " "Inferred latch for \"MinCounter\[31\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856008 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[0\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[0\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856008 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[1\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[1\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856008 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[2\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[2\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856009 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[3\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[3\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856009 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[4\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[4\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856009 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[5\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[5\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856009 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[6\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[6\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856009 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[7\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[7\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856009 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[8\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[8\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856009 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[9\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[9\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856010 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[10\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[10\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856010 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[11\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[11\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856010 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[12\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[12\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856012 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[13\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[13\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856012 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[14\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[14\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856012 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[15\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[15\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856012 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[16\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[16\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856013 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[17\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[17\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856013 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[18\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[18\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856013 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[19\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[19\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856013 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[20\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[20\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856014 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[21\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[21\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856014 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[22\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[22\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856014 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[23\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[23\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856015 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[24\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[24\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856015 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[25\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[25\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856015 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[26\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[26\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856016 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[27\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[27\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856016 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[28\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[28\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856016 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[29\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[29\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856018 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[30\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[30\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856018 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[31\] ClockProject.v(55) " "Inferred latch for \"SecCounter\[31\]\" at ClockProject.v(55)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175856018 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXDRV HEXDRV:HEXDRV0 " "Elaborating entity \"HEXDRV\" for hierarchy \"HEXDRV:HEXDRV0\"" {  } { { "DE10_LITE_Golden_Top.v" "HEXDRV0" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680175856041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sp14 " "Found entity 1: altsyncram_sp14" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175859929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175859929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7c " "Found entity 1: mux_l7c" {  } { { "db/mux_l7c.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/mux_l7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175860318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175860318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175860452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175860452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4th.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4th.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4th " "Found entity 1: cntr_4th" {  } { { "db/cntr_4th.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_4th.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175860611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175860611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175860719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175860719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_eki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175860857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175860857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8rh " "Found entity 1: cntr_8rh" {  } { { "db/cntr_8rh.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_8rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175861004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175861004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175861080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175861080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175861173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175861173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175861259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175861259 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680175862232 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680175862508 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.30.14:31:13 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl " "2023.03.30.14:31:13 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175873312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175879350 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175879720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175886156 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175886373 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175886594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175886860 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175886870 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175886872 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680175887659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0979fd2/alt_sld_fab.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175888045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175888045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175888230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175888230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175888237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175888237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175888370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175888370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175888576 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175888576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175888576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175888729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175888729 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod0" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175891061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE10_LITE_Golden_Top.v" "Div0" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175891061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod1" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175891061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod2" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175891061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE10_LITE_Golden_Top.v" "Div1" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175891061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod3" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175891061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod4" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175891061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "DE10_LITE_Golden_Top.v" "Div2" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175891061 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod5" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175891061 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1680175891061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680175891133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891134 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680175891134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_akl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175891203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175891203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175891236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175891236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175891284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175891284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175891376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175891376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175891454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175891454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680175891490 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891490 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891490 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680175891490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_7sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175891553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175891553 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680175891623 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891623 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891623 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680175891623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175891722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175891722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175891756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175891756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175891793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175891793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680175891850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680175891850 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680175891850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680175891912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175891912 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680175892297 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680175892415 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1680175892415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[0\] " "Latch ClockProject:Clock\|outHour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680175892421 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680175892421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[1\] " "Latch ClockProject:Clock\|outHour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680175892421 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680175892421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[2\] " "Latch ClockProject:Clock\|outHour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680175892421 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680175892421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[3\] " "Latch ClockProject:Clock\|outHour\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680175892421 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680175892421 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[4\] " "Latch ClockProject:Clock\|outHour\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680175892422 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 113 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680175892422 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680175892616 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680175892616 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680175892807 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 395 429 0 0 34 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 395 of its 429 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 34 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1680175896400 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680175896967 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680175896967 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680175898212 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680175898212 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7146 " "Implemented 7146 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680175898213 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680175898213 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1680175898213 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5372 " "Implemented 5372 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680175898213 ""} { "Info" "ICUT_CUT_TM_RAMS" "1584 " "Implemented 1584 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680175898213 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680175898213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680175898364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 14:31:38 2023 " "Processing ended: Thu Mar 30 14:31:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680175898364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680175898364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680175898364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680175898364 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1680172998111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1680172998121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 13:43:17 2023 " "Processing started: Thu Mar 30 13:43:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1680172998121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680172998121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_LITE_Golden_Top -c DE10_LITE_Golden_Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680172998121 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1680172998705 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1680172998706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173019798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173019798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdrv.v 1 1 " "Found 1 design units, including 1 entities, in source file hexdrv.v" { { "Info" "ISGN_ENTITY_NAME" "1 HEXDRV " "Found entity 1: HEXDRV" {  } { { "HEXDRV.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/HEXDRV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173019800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173019800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockproject.v 1 1 " "Found 1 design units, including 1 entities, in source file clockproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockProject " "Found entity 1: ClockProject" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173019802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173019802 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1680173020036 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_LITE_Golden_Top.v(14) " "Output port \"DRAM_ADDR\" at DE10_LITE_Golden_Top.v(14) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020103 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_LITE_Golden_Top.v(15) " "Output port \"DRAM_BA\" at DE10_LITE_Golden_Top.v(15) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020103 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_LITE_Golden_Top.v(38) " "Output port \"LEDR\" at DE10_LITE_Golden_Top.v(38) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020103 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B DE10_LITE_Golden_Top.v(44) " "Output port \"VGA_B\" at DE10_LITE_Golden_Top.v(44) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020103 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G DE10_LITE_Golden_Top.v(45) " "Output port \"VGA_G\" at DE10_LITE_Golden_Top.v(45) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020103 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R DE10_LITE_Golden_Top.v(47) " "Output port \"VGA_R\" at DE10_LITE_Golden_Top.v(47) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020103 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_LITE_Golden_Top.v(16) " "Output port \"DRAM_CAS_N\" at DE10_LITE_Golden_Top.v(16) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020103 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_LITE_Golden_Top.v(17) " "Output port \"DRAM_CKE\" at DE10_LITE_Golden_Top.v(17) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020103 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_LITE_Golden_Top.v(18) " "Output port \"DRAM_CLK\" at DE10_LITE_Golden_Top.v(18) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020103 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_LITE_Golden_Top.v(19) " "Output port \"DRAM_CS_N\" at DE10_LITE_Golden_Top.v(19) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 19 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020104 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_LITE_Golden_Top.v(21) " "Output port \"DRAM_LDQM\" at DE10_LITE_Golden_Top.v(21) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020104 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_LITE_Golden_Top.v(22) " "Output port \"DRAM_RAS_N\" at DE10_LITE_Golden_Top.v(22) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020104 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_LITE_Golden_Top.v(23) " "Output port \"DRAM_UDQM\" at DE10_LITE_Golden_Top.v(23) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020104 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_LITE_Golden_Top.v(24) " "Output port \"DRAM_WE_N\" at DE10_LITE_Golden_Top.v(24) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020104 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DE10_LITE_Golden_Top.v(46) " "Output port \"VGA_HS\" at DE10_LITE_Golden_Top.v(46) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020104 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DE10_LITE_Golden_Top.v(48) " "Output port \"VGA_VS\" at DE10_LITE_Golden_Top.v(48) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020104 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_CS_N DE10_LITE_Golden_Top.v(51) " "Output port \"GSENSOR_CS_N\" at DE10_LITE_Golden_Top.v(51) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020104 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GSENSOR_SCLK DE10_LITE_Golden_Top.v(53) " "Output port \"GSENSOR_SCLK\" at DE10_LITE_Golden_Top.v(53) has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 53 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1680173020104 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockProject ClockProject:Clock " "Elaborating entity \"ClockProject\" for hierarchy \"ClockProject:Clock\"" {  } { { "DE10_LITE_Golden_Top.v" "Clock" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680173020465 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ClockProject.v(53) " "Verilog HDL Case Statement warning at ClockProject.v(53): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 53 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1680173020489 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ClockProject.v(53) " "Verilog HDL Case Statement warning at ClockProject.v(53): incomplete case statement has no default case item" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 53 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680173020489 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SecCounter ClockProject.v(50) " "Verilog HDL Always Construct warning at ClockProject.v(50): inferring latch(es) for variable \"SecCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680173020493 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MinCounter ClockProject.v(50) " "Verilog HDL Always Construct warning at ClockProject.v(50): inferring latch(es) for variable \"MinCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680173020494 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HourCounter ClockProject.v(50) " "Verilog HDL Always Construct warning at ClockProject.v(50): inferring latch(es) for variable \"HourCounter\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680173020496 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ClockProject.v(114) " "Verilog HDL assignment warning at ClockProject.v(114): truncated value with size 32 to match size of target (6)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680173020500 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 ClockProject.v(121) " "Verilog HDL assignment warning at ClockProject.v(121): truncated value with size 32 to match size of target (6)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680173020500 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ClockProject.v(127) " "Verilog HDL assignment warning at ClockProject.v(127): truncated value with size 32 to match size of target (5)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1680173020501 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ClockProject.v(104) " "Verilog HDL Case Statement warning at ClockProject.v(104): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1680173020501 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ClockProject.v(104) " "Verilog HDL Case Statement warning at ClockProject.v(104): incomplete case statement has no default case item" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1680173020501 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outSec ClockProject.v(104) " "Verilog HDL Always Construct warning at ClockProject.v(104): inferring latch(es) for variable \"outSec\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680173020501 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outMin ClockProject.v(104) " "Verilog HDL Always Construct warning at ClockProject.v(104): inferring latch(es) for variable \"outMin\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680173020502 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "outHour ClockProject.v(104) " "Verilog HDL Always Construct warning at ClockProject.v(104): inferring latch(es) for variable \"outHour\", which holds its previous value in one or more paths through the always construct" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1680173020502 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[0\] ClockProject.v(104) " "Inferred latch for \"outHour\[0\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020506 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[1\] ClockProject.v(104) " "Inferred latch for \"outHour\[1\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020506 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[2\] ClockProject.v(104) " "Inferred latch for \"outHour\[2\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020506 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[3\] ClockProject.v(104) " "Inferred latch for \"outHour\[3\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020506 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outHour\[4\] ClockProject.v(104) " "Inferred latch for \"outHour\[4\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020508 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[0\] ClockProject.v(104) " "Inferred latch for \"outMin\[0\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020508 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[1\] ClockProject.v(104) " "Inferred latch for \"outMin\[1\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020508 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[2\] ClockProject.v(104) " "Inferred latch for \"outMin\[2\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020508 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[3\] ClockProject.v(104) " "Inferred latch for \"outMin\[3\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020509 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[4\] ClockProject.v(104) " "Inferred latch for \"outMin\[4\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020509 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outMin\[5\] ClockProject.v(104) " "Inferred latch for \"outMin\[5\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020509 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[0\] ClockProject.v(104) " "Inferred latch for \"outSec\[0\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020509 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[1\] ClockProject.v(104) " "Inferred latch for \"outSec\[1\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020511 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[2\] ClockProject.v(104) " "Inferred latch for \"outSec\[2\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020512 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[3\] ClockProject.v(104) " "Inferred latch for \"outSec\[3\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020513 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[4\] ClockProject.v(104) " "Inferred latch for \"outSec\[4\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020513 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outSec\[5\] ClockProject.v(104) " "Inferred latch for \"outSec\[5\]\" at ClockProject.v(104)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020513 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[0\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[0\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020513 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[1\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[1\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020513 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[2\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[2\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020513 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[3\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[3\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020514 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[4\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[4\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020514 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[5\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[5\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020514 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[6\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[6\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020514 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[7\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[7\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020514 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[8\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[8\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020514 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[9\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[9\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020514 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[10\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[10\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020514 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[11\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[11\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020515 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[12\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[12\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020515 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[13\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[13\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020515 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[14\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[14\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020515 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[15\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[15\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020515 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[16\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[16\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020515 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[17\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[17\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020515 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[18\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[18\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020515 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[19\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[19\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020515 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[20\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[20\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020515 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[21\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[21\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020516 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[22\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[22\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020516 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[23\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[23\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020516 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[24\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[24\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020516 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[25\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[25\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020516 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[26\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[26\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020516 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[27\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[27\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020516 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[28\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[28\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020516 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[29\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[29\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020516 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[30\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[30\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020517 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HourCounter\[31\] ClockProject.v(50) " "Inferred latch for \"HourCounter\[31\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020517 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[0\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[0\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020517 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[1\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[1\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020517 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[2\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[2\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020517 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[3\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[3\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020517 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[4\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[4\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020517 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[5\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[5\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020517 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[6\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[6\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020517 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[7\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[7\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020518 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[8\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[8\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020518 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[9\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[9\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020518 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[10\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[10\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020518 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[11\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[11\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020518 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[12\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[12\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020518 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[13\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[13\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020519 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[14\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[14\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020519 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[15\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[15\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020519 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[16\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[16\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020519 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[17\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[17\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020519 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[18\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[18\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020519 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[19\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[19\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020519 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[20\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[20\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020519 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[21\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[21\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020520 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[22\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[22\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020520 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[23\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[23\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020520 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[24\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[24\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020520 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[25\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[25\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020520 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[26\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[26\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020520 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[27\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[27\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020520 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[28\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[28\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020520 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[29\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[29\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020520 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[30\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[30\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020520 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MinCounter\[31\] ClockProject.v(50) " "Inferred latch for \"MinCounter\[31\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020521 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[0\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[0\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020521 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[1\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[1\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020521 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[2\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[2\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020521 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[3\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[3\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020521 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[4\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[4\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020521 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[5\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[5\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[6\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[6\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[7\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[7\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[8\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[8\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[9\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[9\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[10\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[10\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[11\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[11\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[12\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[12\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[13\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[13\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[14\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[14\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[15\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[15\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[16\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[16\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020522 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[17\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[17\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020523 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[18\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[18\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020523 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[19\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[19\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020523 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[20\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[20\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020523 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[21\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[21\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020523 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[22\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[22\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020524 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[23\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[23\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020525 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[24\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[24\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020525 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[25\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[25\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020526 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[26\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[26\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020526 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[27\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[27\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020526 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[28\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[28\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020526 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[29\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[29\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020526 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[30\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[30\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020526 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecCounter\[31\] ClockProject.v(50) " "Inferred latch for \"SecCounter\[31\]\" at ClockProject.v(50)" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173020527 "|DE10_LITE_Golden_Top|ClockProject:Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HEXDRV HEXDRV:HEXDRV0 " "Elaborating entity \"HEXDRV\" for hierarchy \"HEXDRV:HEXDRV0\"" {  } { { "DE10_LITE_Golden_Top.v" "HEXDRV0" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680173020628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sp14 " "Found entity 1: altsyncram_sp14" {  } { { "db/altsyncram_sp14.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/altsyncram_sp14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173025331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173025331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l7c " "Found entity 1: mux_l7c" {  } { { "db/mux_l7c.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/mux_l7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173026083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173026083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173026281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173026281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4th.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4th.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4th " "Found entity 1: cntr_4th" {  } { { "db/cntr_4th.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_4th.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173026485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173026485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_krb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_krb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_krb " "Found entity 1: cmpr_krb" {  } { { "db/cmpr_krb.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_krb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173026662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173026662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eki " "Found entity 1: cntr_eki" {  } { { "db/cntr_eki.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_eki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173026818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173026818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8rh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8rh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8rh " "Found entity 1: cntr_8rh" {  } { { "db/cntr_8rh.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_8rh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173026948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173026948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173027013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173027013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173027127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173027127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173027196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173027196 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680173028092 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680173028487 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.03.30.13:43:57 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl " "2023.03.30.13:43:57 Progress: Loading sldf0979fd2/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173037430 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173044055 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173044423 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173050453 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173050644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173050837 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173051057 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173051092 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173051094 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1680173052096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0979fd2/alt_sld_fab.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173052521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173052521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173052670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173052670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173052674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173052674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173052797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173052797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173052944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173052944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173052944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/ip/sldf0979fd2/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173053065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173053065 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod0" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173057096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE10_LITE_Golden_Top.v" "Div0" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173057096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod1" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173057096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod2" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173057096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE10_LITE_Golden_Top.v" "Div1" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173057096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod3" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 105 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173057096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod4" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 111 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173057096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "DE10_LITE_Golden_Top.v" "Div2" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173057096 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "DE10_LITE_Golden_Top.v" "Mod5" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173057096 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1680173057096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680173057297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057298 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057298 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 93 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680173057298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_akl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_akl " "Found entity 1: lpm_divide_akl" {  } { { "db/lpm_divide_akl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_akl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173057390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173057390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173057415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173057415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_see.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_see " "Found entity 1: alt_u_div_see" {  } { { "db/alt_u_div_see.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/alt_u_div_see.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173057473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173057473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173057542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173057542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173057610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173057610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680173057688 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057688 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057688 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680173057688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7sl " "Found entity 1: lpm_divide_7sl" {  } { { "db/lpm_divide_7sl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_7sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173057760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173057760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod4 " "Elaborated megafunction instantiation \"lpm_divide:Mod4\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 111 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680173057832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod4 " "Instantiated megafunction \"lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173057832 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 111 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680173057832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9kl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9kl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9kl " "Found entity 1: lpm_divide_9kl" {  } { { "db/lpm_divide_9kl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_9kl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173057893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173057893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173057914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173057914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qee " "Found entity 1: alt_u_div_qee" {  } { { "db/alt_u_div_qee.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/alt_u_div_qee.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173057984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173057984 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680173058015 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173058015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173058015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173058015 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1680173058015 ""}  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 114 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1680173058015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6sl " "Found entity 1: lpm_divide_6sl" {  } { { "db/lpm_divide_6sl.tdf" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/db/lpm_divide_6sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1680173058073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173058073 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1680173058727 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 20 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 54 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 55 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 59 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[10\] " "bidirectional pin \"GPIO\[10\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[11\] " "bidirectional pin \"GPIO\[11\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[12\] " "bidirectional pin \"GPIO\[12\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1680173058986 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1680173058986 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[0\] " "Latch ClockProject:Clock\|outHour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680173058994 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680173058994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[1\] " "Latch ClockProject:Clock\|outHour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680173058994 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680173058994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[2\] " "Latch ClockProject:Clock\|outHour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680173058994 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680173058994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[3\] " "Latch ClockProject:Clock\|outHour\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680173058994 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680173058994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ClockProject:Clock\|outHour\[4\] " "Latch ClockProject:Clock\|outHour\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ClockProject:Clock\|present_state\[1\] " "Ports D and ENA on the latch are fed by the same signal ClockProject:Clock\|present_state\[1\]" {  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1680173058995 ""}  } { { "ClockProject.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/ClockProject.v" 104 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1680173058995 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1680173059190 "|DE10_LITE_Golden_Top|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1680173059190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680173059494 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 395 429 0 0 34 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 395 of its 429 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 34 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1680173063840 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1680173064455 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1680173064455 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "D:/Quartus17/DE10_LITE_Golden_Top/DE10_LITE_Golden_Top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1680173066787 "|DE10_LITE_Golden_Top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1680173066787 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7148 " "Implemented 7148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1680173066789 ""} { "Info" "ICUT_CUT_TM_OPINS" "98 " "Implemented 98 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1680173066789 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "71 " "Implemented 71 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1680173066789 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5374 " "Implemented 5374 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1680173066789 ""} { "Info" "ICUT_CUT_TM_RAMS" "1584 " "Implemented 1584 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1680173066789 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1680173066789 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1680173066872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 30 13:44:26 2023 " "Processing ended: Thu Mar 30 13:44:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1680173066872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:09 " "Elapsed time: 00:01:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1680173066872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1680173066872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1680173066872 ""}
>>>>>>> Merge-attempt
