# system info embedded_vpu_tb on 2025.07.15.11:11:37
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1752588671
#
#
# Files generated for embedded_vpu_tb on 2025.07.15.11:11:37
files:
filepath,kind,attributes,module,is_top
embedded_vpu/testbench/embedded_vpu_tb/simulation/embedded_vpu_tb.v,VERILOG,,embedded_vpu_tb,true
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu.v,VERILOG,,embedded_vpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_conduit_bfm.sv,SYSTEM_VERILOG,,altera_conduit_bfm,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_clock_source,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0002,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_conduit_bfm_0002.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0002,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0003,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_conduit_bfm_0003.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0003,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_conduit_bfm_0004,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_conduit_bfm_0004.sv,SYSTEM_VERILOG,,altera_conduit_bfm_0004,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,altera_avalon_reset_source,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_sdram_partner_module.v,VERILOG,,altera_sdram_partner_module,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_loader.v,VERILOG,,background_loader,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/master_interface.v,VERILOG,,background_loader,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/fifo_background.vhd,VHDL,,background_loader,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer.v,VERILOG,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/background_fifo_reader.v,VERILOG,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_composer.v,VERILOG,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/pixel_counter.v,VERILOG,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_pixel_fetcher.v,VERILOG,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/sprite_visibility_checker.v,VERILOG,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/top4_sprite_selector.v,VERILOG,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/composer_ctrl.v,VERILOG,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/border_analyzer.v,VERILOG,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/collision_sprite_analyzer.v,VERILOG,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/rom_sprites.vhd,VHDL,,composer,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_gamepad_pins.v,VERILOG,,embedded_vpu_gamepad_pins,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_pio_0.v,VERILOG,,embedded_vpu_pio_0,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor.v,VERILOG,,embedded_vpu_processor,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.hex,HEX,,embedded_vpu_ram_data,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_ram_data.v,VERILOG,,embedded_vpu_ram_data,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_sdram_controller.v,VERILOG,,embedded_vpu_sdram_controller,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_sdram_controller_test_component.v,VERILOG,,embedded_vpu_sdram_controller,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0.v,VERILOG,,embedded_vpu_mm_interconnect_0,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1.v,VERILOG,,embedded_vpu_mm_interconnect_1,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_irq_mapper.sv,SYSTEM_VERILOG,,embedded_vpu_irq_mapper,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.sdc,SDC,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu.v,VERILOG,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_debug_slave_sysclk.v,VERILOG,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_debug_slave_tck.v,VERILOG,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_debug_slave_wrapper.v,VERILOG,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_nios2_waves.do,OTHER,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_ociram_default_contents.dat,DAT,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_ociram_default_contents.hex,HEX,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_ociram_default_contents.mif,MIF,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_rf_ram_a.dat,DAT,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_rf_ram_a.hex,HEX,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_rf_ram_a.mif,MIF,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_rf_ram_b.dat,DAT,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_rf_ram_b.hex,HEX,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_rf_ram_b.mif,MIF,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_processor_cpu_test_bench.v,VERILOG,,embedded_vpu_processor_cpu,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_router,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_router_001,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_router_002,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_router_003,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_cmd_demux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_cmd_demux_001,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_cmd_mux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_cmd_mux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_cmd_mux_001,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_cmd_mux_001,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_rsp_demux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_rsp_mux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_rsp_mux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_rsp_mux_001,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_rsp_mux_001,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,embedded_vpu_mm_interconnect_0_avalon_st_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1_router.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_1_router,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1_router_001.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_1_router_001,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1_cmd_demux.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_1_cmd_demux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1_cmd_mux.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_1_cmd_mux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_1_cmd_mux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_1_rsp_mux.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_1_rsp_mux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_1_rsp_mux,false
embedded_vpu/testbench/embedded_vpu_tb/simulation/submodules/embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
embedded_vpu_tb.embedded_vpu_inst,embedded_vpu
embedded_vpu_tb.embedded_vpu_inst.background_loader,background_loader
embedded_vpu_tb.embedded_vpu_inst.composer,composer
embedded_vpu_tb.embedded_vpu_inst.gamepad_pins,embedded_vpu_gamepad_pins
embedded_vpu_tb.embedded_vpu_inst.pio_0,embedded_vpu_pio_0
embedded_vpu_tb.embedded_vpu_inst.processor,embedded_vpu_processor
embedded_vpu_tb.embedded_vpu_inst.processor.cpu,embedded_vpu_processor_cpu
embedded_vpu_tb.embedded_vpu_inst.ram_data,embedded_vpu_ram_data
embedded_vpu_tb.embedded_vpu_inst.sdram_controller,embedded_vpu_sdram_controller
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0,embedded_vpu_mm_interconnect_0
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.processor_data_master_translator,altera_merlin_master_translator
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.processor_instruction_master_translator,altera_merlin_master_translator
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.composer_avalon_translator,altera_merlin_slave_translator
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.processor_debug_mem_slave_translator,altera_merlin_slave_translator
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.ram_data_s1_translator,altera_merlin_slave_translator
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.gamepad_pins_s1_translator,altera_merlin_slave_translator
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.pio_0_s1_translator,altera_merlin_slave_translator
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.background_loader_slave_translator,altera_merlin_slave_translator
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.processor_data_master_agent,altera_merlin_master_agent
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.processor_instruction_master_agent,altera_merlin_master_agent
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.composer_avalon_agent,altera_merlin_slave_agent
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.processor_debug_mem_slave_agent,altera_merlin_slave_agent
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.ram_data_s1_agent,altera_merlin_slave_agent
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.gamepad_pins_s1_agent,altera_merlin_slave_agent
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.pio_0_s1_agent,altera_merlin_slave_agent
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.background_loader_slave_agent,altera_merlin_slave_agent
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.composer_avalon_agent_rsp_fifo,altera_avalon_sc_fifo
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.processor_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.ram_data_s1_agent_rsp_fifo,altera_avalon_sc_fifo
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.gamepad_pins_s1_agent_rsp_fifo,altera_avalon_sc_fifo
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.pio_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.background_loader_slave_agent_rsp_fifo,altera_avalon_sc_fifo
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.router,embedded_vpu_mm_interconnect_0_router
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.router_001,embedded_vpu_mm_interconnect_0_router_001
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.router_002,embedded_vpu_mm_interconnect_0_router_002
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.router_005,embedded_vpu_mm_interconnect_0_router_002
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.router_006,embedded_vpu_mm_interconnect_0_router_002
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.router_007,embedded_vpu_mm_interconnect_0_router_002
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.router_003,embedded_vpu_mm_interconnect_0_router_003
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.router_004,embedded_vpu_mm_interconnect_0_router_003
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.cmd_demux,embedded_vpu_mm_interconnect_0_cmd_demux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.cmd_demux_001,embedded_vpu_mm_interconnect_0_cmd_demux_001
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.rsp_demux_001,embedded_vpu_mm_interconnect_0_cmd_demux_001
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.rsp_demux_002,embedded_vpu_mm_interconnect_0_cmd_demux_001
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.cmd_mux,embedded_vpu_mm_interconnect_0_cmd_mux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.cmd_mux_003,embedded_vpu_mm_interconnect_0_cmd_mux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.cmd_mux_004,embedded_vpu_mm_interconnect_0_cmd_mux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.cmd_mux_005,embedded_vpu_mm_interconnect_0_cmd_mux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.cmd_mux_001,embedded_vpu_mm_interconnect_0_cmd_mux_001
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.cmd_mux_002,embedded_vpu_mm_interconnect_0_cmd_mux_001
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.rsp_demux,embedded_vpu_mm_interconnect_0_rsp_demux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.rsp_demux_003,embedded_vpu_mm_interconnect_0_rsp_demux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.rsp_demux_004,embedded_vpu_mm_interconnect_0_rsp_demux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.rsp_demux_005,embedded_vpu_mm_interconnect_0_rsp_demux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.rsp_mux,embedded_vpu_mm_interconnect_0_rsp_mux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.rsp_mux_001,embedded_vpu_mm_interconnect_0_rsp_mux_001
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter,embedded_vpu_mm_interconnect_0_avalon_st_adapter
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter.error_adapter_0,embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter_001,embedded_vpu_mm_interconnect_0_avalon_st_adapter
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter_002,embedded_vpu_mm_interconnect_0_avalon_st_adapter
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter_003,embedded_vpu_mm_interconnect_0_avalon_st_adapter
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter_004,embedded_vpu_mm_interconnect_0_avalon_st_adapter
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter_005,embedded_vpu_mm_interconnect_0_avalon_st_adapter
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1,embedded_vpu_mm_interconnect_1
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.background_loader_master_translator,altera_merlin_master_translator
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.sdram_controller_s1_translator,altera_merlin_slave_translator
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.background_loader_master_agent,altera_merlin_master_agent
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.sdram_controller_s1_agent,altera_merlin_slave_agent
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.sdram_controller_s1_agent_rsp_fifo,altera_avalon_sc_fifo
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.router,embedded_vpu_mm_interconnect_1_router
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.router_001,embedded_vpu_mm_interconnect_1_router_001
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.sdram_controller_s1_burst_adapter,altera_merlin_burst_adapter
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.cmd_demux,embedded_vpu_mm_interconnect_1_cmd_demux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.rsp_demux,embedded_vpu_mm_interconnect_1_cmd_demux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.cmd_mux,embedded_vpu_mm_interconnect_1_cmd_mux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.rsp_mux,embedded_vpu_mm_interconnect_1_rsp_mux
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.avalon_st_adapter,embedded_vpu_mm_interconnect_0_avalon_st_adapter
embedded_vpu_tb.embedded_vpu_inst.mm_interconnect_1.avalon_st_adapter.error_adapter_0,embedded_vpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0
embedded_vpu_tb.embedded_vpu_inst.irq_mapper,embedded_vpu_irq_mapper
embedded_vpu_tb.embedded_vpu_inst.rst_controller,altera_reset_controller
embedded_vpu_tb.embedded_vpu_inst.rst_controller_001,altera_reset_controller
embedded_vpu_tb.embedded_vpu_inst_background_loader_conduit_bfm,altera_conduit_bfm
embedded_vpu_tb.embedded_vpu_inst_clk_bfm,altera_avalon_clock_source
embedded_vpu_tb.embedded_vpu_inst_composer_conduit_bfm,altera_conduit_bfm_0002
embedded_vpu_tb.embedded_vpu_inst_gamepad_pins_external_connection_bfm,altera_conduit_bfm_0003
embedded_vpu_tb.embedded_vpu_inst_input_pio_bfm,altera_conduit_bfm_0004
embedded_vpu_tb.embedded_vpu_inst_reset_bfm,altera_avalon_reset_source
embedded_vpu_tb.sdram_controller_my_partner,altera_sdram_partner_module
