library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity EDGEDCTR is
    Port ( CLK : in STD_LOGIC;
        SYNC_IN : in STD_LOGIC;
        EDGE : out STD_LOGIC);
end EDGEDCTR;

architecture Behavioral of EDGEDCTR is
    signal sreg : std_logic_vector(2 downto 0);
    begin
        process (CLK)
        begin
            if rising_edge(CLK) then
                sreg <= sreg(1 downto 0) & SYNC_IN;    -- Desplaza los bits en el registro de desplazamiento
            end if; 
        end process;
    -- Selecciona la salida EDGE basÃ¡ndose en el valor actual del registro            
    with sreg select
    EDGE <= '1' when "100",
    '0' when others;
end Behavioral;
