var g_data = {"6":{"st":"inst","pa":0,"n":"/\\tb_top#slave /SPI_slave_inst","l":"Verilog","sn":2,"ln":66,"du":{"n":"work.SPI_slave_sva","s":2,"b":1},"bc":[{"n":"\\tb_top#slave ","s":5,"b":1},{"n":"SPI_slave_inst","s":6,"z":1}],"loc":{"cp":88.88,"data":{"s":[5,5,1],"b":[7,7,1],"fc":[3,2,1],"t":[104,104,1],"a":[18,14,1]}}},"5":{"st":"inst","pa":0,"n":"/\\tb_top#slave ","l":"Verilog","sn":2,"ln":32,"du":{"n":"work.SPI_slave","s":1,"b":1},"bc":[{"n":"\\tb_top#slave ","s":5,"z":1}],"children":[{"n":"SPI_slave_inst","id":6,"zf":1,"tc":88.88,"s":100.00,"b":100.00,"fc":66.66,"t":100.00,"a":77.77}],"rec":{"cp":89.60,"data":{"s":[66,60],"b":[51,49],"fc":[8,6],"fs":[5,5],"ft":[8,7],"t":[158,158],"a":[18,14]}},"loc":{"cp":92.18,"data":{"s":[61,55,1],"b":[44,42,1],"fc":[5,4,1],"fs":[5,5,1],"ft":[8,7,1],"t":[80,80,1]}}},"8":{"st":"inst","pa":0,"n":"/\\tb_top#RAM /RAM_sva_inst","l":"Verilog","sn":2,"ln":81,"du":{"n":"work.SPI_ram_sva","s":4,"b":1},"bc":[{"n":"\\tb_top#RAM ","s":7,"b":1},{"n":"RAM_sva_inst","s":8,"z":1}],"loc":{"cp":100.00,"data":{"s":[1,1,1],"t":[80,80,1],"a":[6,6,1]}}},"7":{"st":"inst","pa":0,"n":"/\\tb_top#RAM ","l":"Verilog","sn":2,"ln":47,"du":{"n":"work.RAM_Sync_Single_port","s":3,"b":1},"bc":[{"n":"\\tb_top#RAM ","s":7,"z":1}],"children":[{"n":"RAM_sva_inst","id":8,"zf":1,"tc":100.00,"s":100.00,"t":100.00,"a":100.00}],"rec":{"cp":93.02,"data":{"s":[13,11],"b":[8,7],"t":[114,114],"a":[6,6]}},"loc":{"cp":90.27,"data":{"s":[12,10,1],"b":[8,7,1],"t":[60,60,1]}}},"3":{"st":"du","pa":0,"n":"work.RAM_Sync_Single_port","l":"Verilog","sn":4,"ln":4,"one_inst":7,"loc":{"cp":90.27,"data":{"s":[12,10,1],"b":[8,7,1],"t":[60,60,1]}}},"4":{"st":"du","pa":0,"n":"work.SPI_ram_sva","l":"Verilog","sn":5,"ln":11,"one_inst":8,"loc":{"cp":100.00,"data":{"s":[1,1,1],"t":[80,80,1],"a":[6,6,1]}}},"1":{"st":"du","pa":0,"n":"work.SPI_slave","l":"Verilog","sn":1,"ln":4,"one_inst":5,"loc":{"cp":92.18,"data":{"s":[61,55,1],"b":[44,42,1],"fc":[5,4,1],"fs":[5,5,1],"ft":[8,7,1],"t":[80,80,1]}}},"2":{"st":"du","pa":0,"n":"work.SPI_slave_sva","l":"Verilog","sn":3,"ln":11,"one_inst":6,"loc":{"cp":88.88,"data":{"s":[5,5,1],"b":[7,7,1],"fc":[3,2,1],"t":[104,104,1],"a":[18,14,1]}}}};
processSummaryData(g_data);