#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec  2 21:58:42 2018
# Process ID: 9708
# Current directory: C:/Users/liujiashuo/Desktop/thinpad_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10916 C:\Users\liujiashuo\Desktop\thinpad_top\thinpad_top.xpr
# Log file: C:/Users/liujiashuo/Desktop/thinpad_top/vivado.log
# Journal file: C:/Users/liujiashuo/Desktop/thinpad_top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ram_we ]]
save_constraints
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
open_hw
connect_hw_server
open_hw_target -xvc_url 192.168.8.8:2542
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_0000 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
open_run synth_1 -name synth_1
set_property PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property CONTROL.TRIGGER_POSITION 100 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_20B4 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list ram_we ]]
save_constraints -force
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*new_pc*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*new_pc*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*branch_target*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*branch*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*target*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {openmips0/new_pc[0]} {openmips0/new_pc[1]} {openmips0/new_pc[2]} {openmips0/new_pc[3]} {openmips0/new_pc[4]} {openmips0/new_pc[5]} {openmips0/new_pc[6]} {openmips0/new_pc[7]} {openmips0/new_pc[8]} {openmips0/new_pc[9]} {openmips0/new_pc[10]} {openmips0/new_pc[11]} {openmips0/new_pc[12]} {openmips0/new_pc[13]} {openmips0/new_pc[14]} {openmips0/new_pc[15]} {openmips0/new_pc[16]} {openmips0/new_pc[17]} {openmips0/new_pc[18]} {openmips0/new_pc[19]} {openmips0/new_pc[20]} {openmips0/new_pc[21]} {openmips0/new_pc[22]} {openmips0/new_pc[23]} {openmips0/new_pc[24]} {openmips0/new_pc[25]} {openmips0/new_pc[26]} {openmips0/new_pc[27]} {openmips0/new_pc[28]} {openmips0/new_pc[29]} {openmips0/new_pc[30]} {openmips0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 26 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {openmips0/new_pc0[6]} {openmips0/new_pc0[7]} {openmips0/new_pc0[8]} {openmips0/new_pc0[9]} {openmips0/new_pc0[10]} {openmips0/new_pc0[11]} {openmips0/new_pc0[12]} {openmips0/new_pc0[13]} {openmips0/new_pc0[14]} {openmips0/new_pc0[15]} {openmips0/new_pc0[16]} {openmips0/new_pc0[17]} {openmips0/new_pc0[18]} {openmips0/new_pc0[19]} {openmips0/new_pc0[20]} {openmips0/new_pc0[21]} {openmips0/new_pc0[22]} {openmips0/new_pc0[23]} {openmips0/new_pc0[24]} {openmips0/new_pc0[25]} {openmips0/new_pc0[26]} {openmips0/new_pc0[27]} {openmips0/new_pc0[28]} {openmips0/new_pc0[29]} {openmips0/new_pc0[30]} {openmips0/new_pc0[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list ram_we ]]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
create_debug_core u_ila_1 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list mmu_memory_version1/n_9_33_BUFG ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list pause_signal ]]
set_property port_width 8 [get_debug_ports u_ila_1/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {openmips0/pc_reg0/new_pc[0]} {openmips0/pc_reg0/new_pc[1]} {openmips0/pc_reg0/new_pc[2]} {openmips0/pc_reg0/new_pc[3]} {openmips0/pc_reg0/new_pc[4]} {openmips0/pc_reg0/new_pc[5]} {openmips0/pc_reg0/new_pc[6]} {openmips0/pc_reg0/new_pc[7]} {openmips0/pc_reg0/new_pc[8]} {openmips0/pc_reg0/new_pc[9]} {openmips0/pc_reg0/new_pc[10]} {openmips0/pc_reg0/new_pc[11]} {openmips0/pc_reg0/new_pc[12]} {openmips0/pc_reg0/new_pc[13]} {openmips0/pc_reg0/new_pc[14]} {openmips0/pc_reg0/new_pc[15]} {openmips0/pc_reg0/new_pc[16]} {openmips0/pc_reg0/new_pc[17]} {openmips0/pc_reg0/new_pc[18]} {openmips0/pc_reg0/new_pc[19]} {openmips0/pc_reg0/new_pc[20]} {openmips0/pc_reg0/new_pc[21]} {openmips0/pc_reg0/new_pc[22]} {openmips0/pc_reg0/new_pc[23]} {openmips0/pc_reg0/new_pc[24]} {openmips0/pc_reg0/new_pc[25]} {openmips0/pc_reg0/new_pc[26]} {openmips0/pc_reg0/new_pc[27]} {openmips0/pc_reg0/new_pc[28]} {openmips0/pc_reg0/new_pc[29]} {openmips0/pc_reg0/new_pc[30]} {openmips0/pc_reg0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list pause_signal ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list ram_we ]]
save_constraints
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
connect_hw_server -url 166.111.227.237:4222
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/10.2.30.42:2542]
set_property PARAM.FREQUENCY 10000000 [get_hw_targets */xilinx_tcf/Xilinx/10.2.30.42:2542]
open_hw_target
set_property PROGRAM.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
connect_hw_server
open_hw_target -xvc_url 192.168.8.8:2542
set_property PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {openmips0/pc_reg0/new_pc[0]} {openmips0/pc_reg0/new_pc[1]} {openmips0/pc_reg0/new_pc[2]} {openmips0/pc_reg0/new_pc[3]} {openmips0/pc_reg0/new_pc[4]} {openmips0/pc_reg0/new_pc[5]} {openmips0/pc_reg0/new_pc[6]} {openmips0/pc_reg0/new_pc[7]} {openmips0/pc_reg0/new_pc[8]} {openmips0/pc_reg0/new_pc[9]} {openmips0/pc_reg0/new_pc[10]} {openmips0/pc_reg0/new_pc[11]} {openmips0/pc_reg0/new_pc[12]} {openmips0/pc_reg0/new_pc[13]} {openmips0/pc_reg0/new_pc[14]} {openmips0/pc_reg0/new_pc[15]} {openmips0/pc_reg0/new_pc[16]} {openmips0/pc_reg0/new_pc[17]} {openmips0/pc_reg0/new_pc[18]} {openmips0/pc_reg0/new_pc[19]} {openmips0/pc_reg0/new_pc[20]} {openmips0/pc_reg0/new_pc[21]} {openmips0/pc_reg0/new_pc[22]} {openmips0/pc_reg0/new_pc[23]} {openmips0/pc_reg0/new_pc[24]} {openmips0/pc_reg0/new_pc[25]} {openmips0/pc_reg0/new_pc[26]} {openmips0/pc_reg0/new_pc[27]} {openmips0/pc_reg0/new_pc[28]} {openmips0/pc_reg0/new_pc[29]} {openmips0/pc_reg0/new_pc[30]} {openmips0/pc_reg0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {openmips0/id0/reg1_o[0]} {openmips0/id0/reg1_o[1]} {openmips0/id0/reg1_o[2]} {openmips0/id0/reg1_o[3]} {openmips0/id0/reg1_o[4]} {openmips0/id0/reg1_o[5]} {openmips0/id0/reg1_o[6]} {openmips0/id0/reg1_o[7]} {openmips0/id0/reg1_o[8]} {openmips0/id0/reg1_o[9]} {openmips0/id0/reg1_o[10]} {openmips0/id0/reg1_o[11]} {openmips0/id0/reg1_o[12]} {openmips0/id0/reg1_o[13]} {openmips0/id0/reg1_o[14]} {openmips0/id0/reg1_o[15]} {openmips0/id0/reg1_o[16]} {openmips0/id0/reg1_o[17]} {openmips0/id0/reg1_o[18]} {openmips0/id0/reg1_o[19]} {openmips0/id0/reg1_o[20]} {openmips0/id0/reg1_o[21]} {openmips0/id0/reg1_o[22]} {openmips0/id0/reg1_o[23]} {openmips0/id0/reg1_o[24]} {openmips0/id0/reg1_o[25]} {openmips0/id0/reg1_o[26]} {openmips0/id0/reg1_o[27]} {openmips0/id0/reg1_o[28]} {openmips0/id0/reg1_o[29]} {openmips0/id0/reg1_o[30]} {openmips0/id0/reg1_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {openmips0/id0/pc_plus_4[0]} {openmips0/id0/pc_plus_4[1]} {openmips0/id0/pc_plus_4[2]} {openmips0/id0/pc_plus_4[3]} {openmips0/id0/pc_plus_4[4]} {openmips0/id0/pc_plus_4[5]} {openmips0/id0/pc_plus_4[6]} {openmips0/id0/pc_plus_4[7]} {openmips0/id0/pc_plus_4[8]} {openmips0/id0/pc_plus_4[9]} {openmips0/id0/pc_plus_4[10]} {openmips0/id0/pc_plus_4[11]} {openmips0/id0/pc_plus_4[12]} {openmips0/id0/pc_plus_4[13]} {openmips0/id0/pc_plus_4[14]} {openmips0/id0/pc_plus_4[15]} {openmips0/id0/pc_plus_4[16]} {openmips0/id0/pc_plus_4[17]} {openmips0/id0/pc_plus_4[18]} {openmips0/id0/pc_plus_4[19]} {openmips0/id0/pc_plus_4[20]} {openmips0/id0/pc_plus_4[21]} {openmips0/id0/pc_plus_4[22]} {openmips0/id0/pc_plus_4[23]} {openmips0/id0/pc_plus_4[24]} {openmips0/id0/pc_plus_4[25]} {openmips0/id0/pc_plus_4[26]} {openmips0/id0/pc_plus_4[27]} {openmips0/id0/pc_plus_4[28]} {openmips0/id0/pc_plus_4[29]} {openmips0/id0/pc_plus_4[30]} {openmips0/id0/pc_plus_4[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list openmips0/pc_reg0/branch_flag_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list pause_signal ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list ram_we ]]
save_constraints
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_design impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_hw
refresh_design
open_hw
connect_hw_server
open_hw_target -xvc_url 192.168.8.8:2542
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property -dict [list CONFIG.CLKOUT3_REQUESTED_PHASE {90.000} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKOUT2_PHASE {90.000}] [get_ips pll_example]
generate_target all [get_files  C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci]
catch { config_ip_cache -export [get_ips -all pll_example] }
export_ip_user_files -of_objects [get_files C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -no_script -sync -force -quiet
reset_run pll_example_synth_1
launch_runs -jobs 8 pll_example_synth_1
export_simulation -of_objects [get_files C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.srcs/sources_1/ip/pll_example/pll_example.xci] -directory C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.ip_user_files -ipstatic_source_dir C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.cache/compile_simlib/modelsim} {questa=C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.cache/compile_simlib/questa} {riviera=C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.cache/compile_simlib/riviera} {activehdl=C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb.tcl
restart
relaunch_sim
run 10 us
restart
run all
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {openmips0/id0/pc_plus_4[0]} {openmips0/id0/pc_plus_4[1]} {openmips0/id0/pc_plus_4[2]} {openmips0/id0/pc_plus_4[3]} {openmips0/id0/pc_plus_4[4]} {openmips0/id0/pc_plus_4[5]} {openmips0/id0/pc_plus_4[6]} {openmips0/id0/pc_plus_4[7]} {openmips0/id0/pc_plus_4[8]} {openmips0/id0/pc_plus_4[9]} {openmips0/id0/pc_plus_4[10]} {openmips0/id0/pc_plus_4[11]} {openmips0/id0/pc_plus_4[12]} {openmips0/id0/pc_plus_4[13]} {openmips0/id0/pc_plus_4[14]} {openmips0/id0/pc_plus_4[15]} {openmips0/id0/pc_plus_4[16]} {openmips0/id0/pc_plus_4[17]} {openmips0/id0/pc_plus_4[18]} {openmips0/id0/pc_plus_4[19]} {openmips0/id0/pc_plus_4[20]} {openmips0/id0/pc_plus_4[21]} {openmips0/id0/pc_plus_4[22]} {openmips0/id0/pc_plus_4[23]} {openmips0/id0/pc_plus_4[24]} {openmips0/id0/pc_plus_4[25]} {openmips0/id0/pc_plus_4[26]} {openmips0/id0/pc_plus_4[27]} {openmips0/id0/pc_plus_4[28]} {openmips0/id0/pc_plus_4[29]} {openmips0/id0/pc_plus_4[30]} {openmips0/id0/pc_plus_4[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {openmips0/id0/reg1_o[0]} {openmips0/id0/reg1_o[1]} {openmips0/id0/reg1_o[2]} {openmips0/id0/reg1_o[3]} {openmips0/id0/reg1_o[4]} {openmips0/id0/reg1_o[5]} {openmips0/id0/reg1_o[6]} {openmips0/id0/reg1_o[7]} {openmips0/id0/reg1_o[8]} {openmips0/id0/reg1_o[9]} {openmips0/id0/reg1_o[10]} {openmips0/id0/reg1_o[11]} {openmips0/id0/reg1_o[12]} {openmips0/id0/reg1_o[13]} {openmips0/id0/reg1_o[14]} {openmips0/id0/reg1_o[15]} {openmips0/id0/reg1_o[16]} {openmips0/id0/reg1_o[17]} {openmips0/id0/reg1_o[18]} {openmips0/id0/reg1_o[19]} {openmips0/id0/reg1_o[20]} {openmips0/id0/reg1_o[21]} {openmips0/id0/reg1_o[22]} {openmips0/id0/reg1_o[23]} {openmips0/id0/reg1_o[24]} {openmips0/id0/reg1_o[25]} {openmips0/id0/reg1_o[26]} {openmips0/id0/reg1_o[27]} {openmips0/id0/reg1_o[28]} {openmips0/id0/reg1_o[29]} {openmips0/id0/reg1_o[30]} {openmips0/id0/reg1_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {openmips0/pc_reg0/new_pc[0]} {openmips0/pc_reg0/new_pc[1]} {openmips0/pc_reg0/new_pc[2]} {openmips0/pc_reg0/new_pc[3]} {openmips0/pc_reg0/new_pc[4]} {openmips0/pc_reg0/new_pc[5]} {openmips0/pc_reg0/new_pc[6]} {openmips0/pc_reg0/new_pc[7]} {openmips0/pc_reg0/new_pc[8]} {openmips0/pc_reg0/new_pc[9]} {openmips0/pc_reg0/new_pc[10]} {openmips0/pc_reg0/new_pc[11]} {openmips0/pc_reg0/new_pc[12]} {openmips0/pc_reg0/new_pc[13]} {openmips0/pc_reg0/new_pc[14]} {openmips0/pc_reg0/new_pc[15]} {openmips0/pc_reg0/new_pc[16]} {openmips0/pc_reg0/new_pc[17]} {openmips0/pc_reg0/new_pc[18]} {openmips0/pc_reg0/new_pc[19]} {openmips0/pc_reg0/new_pc[20]} {openmips0/pc_reg0/new_pc[21]} {openmips0/pc_reg0/new_pc[22]} {openmips0/pc_reg0/new_pc[23]} {openmips0/pc_reg0/new_pc[24]} {openmips0/pc_reg0/new_pc[25]} {openmips0/pc_reg0/new_pc[26]} {openmips0/pc_reg0/new_pc[27]} {openmips0/pc_reg0/new_pc[28]} {openmips0/pc_reg0/new_pc[29]} {openmips0/pc_reg0/new_pc[30]} {openmips0/pc_reg0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list openmips0/pc_reg0/branch_flag_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list pause_signal ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ram_we ]]
save_constraints
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_2088 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clock_gen/inst/clk_out3 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {openmips0/id0/pc_plus_4[0]} {openmips0/id0/pc_plus_4[1]} {openmips0/id0/pc_plus_4[2]} {openmips0/id0/pc_plus_4[3]} {openmips0/id0/pc_plus_4[4]} {openmips0/id0/pc_plus_4[5]} {openmips0/id0/pc_plus_4[6]} {openmips0/id0/pc_plus_4[7]} {openmips0/id0/pc_plus_4[8]} {openmips0/id0/pc_plus_4[9]} {openmips0/id0/pc_plus_4[10]} {openmips0/id0/pc_plus_4[11]} {openmips0/id0/pc_plus_4[12]} {openmips0/id0/pc_plus_4[13]} {openmips0/id0/pc_plus_4[14]} {openmips0/id0/pc_plus_4[15]} {openmips0/id0/pc_plus_4[16]} {openmips0/id0/pc_plus_4[17]} {openmips0/id0/pc_plus_4[18]} {openmips0/id0/pc_plus_4[19]} {openmips0/id0/pc_plus_4[20]} {openmips0/id0/pc_plus_4[21]} {openmips0/id0/pc_plus_4[22]} {openmips0/id0/pc_plus_4[23]} {openmips0/id0/pc_plus_4[24]} {openmips0/id0/pc_plus_4[25]} {openmips0/id0/pc_plus_4[26]} {openmips0/id0/pc_plus_4[27]} {openmips0/id0/pc_plus_4[28]} {openmips0/id0/pc_plus_4[29]} {openmips0/id0/pc_plus_4[30]} {openmips0/id0/pc_plus_4[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {openmips0/id0/reg1_o[0]} {openmips0/id0/reg1_o[1]} {openmips0/id0/reg1_o[2]} {openmips0/id0/reg1_o[3]} {openmips0/id0/reg1_o[4]} {openmips0/id0/reg1_o[5]} {openmips0/id0/reg1_o[6]} {openmips0/id0/reg1_o[7]} {openmips0/id0/reg1_o[8]} {openmips0/id0/reg1_o[9]} {openmips0/id0/reg1_o[10]} {openmips0/id0/reg1_o[11]} {openmips0/id0/reg1_o[12]} {openmips0/id0/reg1_o[13]} {openmips0/id0/reg1_o[14]} {openmips0/id0/reg1_o[15]} {openmips0/id0/reg1_o[16]} {openmips0/id0/reg1_o[17]} {openmips0/id0/reg1_o[18]} {openmips0/id0/reg1_o[19]} {openmips0/id0/reg1_o[20]} {openmips0/id0/reg1_o[21]} {openmips0/id0/reg1_o[22]} {openmips0/id0/reg1_o[23]} {openmips0/id0/reg1_o[24]} {openmips0/id0/reg1_o[25]} {openmips0/id0/reg1_o[26]} {openmips0/id0/reg1_o[27]} {openmips0/id0/reg1_o[28]} {openmips0/id0/reg1_o[29]} {openmips0/id0/reg1_o[30]} {openmips0/id0/reg1_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {openmips0/pc_reg0/new_pc[0]} {openmips0/pc_reg0/new_pc[1]} {openmips0/pc_reg0/new_pc[2]} {openmips0/pc_reg0/new_pc[3]} {openmips0/pc_reg0/new_pc[4]} {openmips0/pc_reg0/new_pc[5]} {openmips0/pc_reg0/new_pc[6]} {openmips0/pc_reg0/new_pc[7]} {openmips0/pc_reg0/new_pc[8]} {openmips0/pc_reg0/new_pc[9]} {openmips0/pc_reg0/new_pc[10]} {openmips0/pc_reg0/new_pc[11]} {openmips0/pc_reg0/new_pc[12]} {openmips0/pc_reg0/new_pc[13]} {openmips0/pc_reg0/new_pc[14]} {openmips0/pc_reg0/new_pc[15]} {openmips0/pc_reg0/new_pc[16]} {openmips0/pc_reg0/new_pc[17]} {openmips0/pc_reg0/new_pc[18]} {openmips0/pc_reg0/new_pc[19]} {openmips0/pc_reg0/new_pc[20]} {openmips0/pc_reg0/new_pc[21]} {openmips0/pc_reg0/new_pc[22]} {openmips0/pc_reg0/new_pc[23]} {openmips0/pc_reg0/new_pc[24]} {openmips0/pc_reg0/new_pc[25]} {openmips0/pc_reg0/new_pc[26]} {openmips0/pc_reg0/new_pc[27]} {openmips0/pc_reg0/new_pc[28]} {openmips0/pc_reg0/new_pc[29]} {openmips0/pc_reg0/new_pc[30]} {openmips0/pc_reg0/new_pc[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {openmips0/pc_reg0/branch_target_address_i[0]} {openmips0/pc_reg0/branch_target_address_i[1]} {openmips0/pc_reg0/branch_target_address_i[2]} {openmips0/pc_reg0/branch_target_address_i[3]} {openmips0/pc_reg0/branch_target_address_i[4]} {openmips0/pc_reg0/branch_target_address_i[5]} {openmips0/pc_reg0/branch_target_address_i[6]} {openmips0/pc_reg0/branch_target_address_i[7]} {openmips0/pc_reg0/branch_target_address_i[8]} {openmips0/pc_reg0/branch_target_address_i[9]} {openmips0/pc_reg0/branch_target_address_i[10]} {openmips0/pc_reg0/branch_target_address_i[11]} {openmips0/pc_reg0/branch_target_address_i[12]} {openmips0/pc_reg0/branch_target_address_i[13]} {openmips0/pc_reg0/branch_target_address_i[14]} {openmips0/pc_reg0/branch_target_address_i[15]} {openmips0/pc_reg0/branch_target_address_i[16]} {openmips0/pc_reg0/branch_target_address_i[17]} {openmips0/pc_reg0/branch_target_address_i[18]} {openmips0/pc_reg0/branch_target_address_i[19]} {openmips0/pc_reg0/branch_target_address_i[20]} {openmips0/pc_reg0/branch_target_address_i[21]} {openmips0/pc_reg0/branch_target_address_i[22]} {openmips0/pc_reg0/branch_target_address_i[23]} {openmips0/pc_reg0/branch_target_address_i[24]} {openmips0/pc_reg0/branch_target_address_i[25]} {openmips0/pc_reg0/branch_target_address_i[26]} {openmips0/pc_reg0/branch_target_address_i[27]} {openmips0/pc_reg0/branch_target_address_i[28]} {openmips0/pc_reg0/branch_target_address_i[29]} {openmips0/pc_reg0/branch_target_address_i[30]} {openmips0/pc_reg0/branch_target_address_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {inst[27]} {inst[28]} {inst[29]} {inst[30]} {inst[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {inst_addr[0]} {inst_addr[1]} {inst_addr[2]} {inst_addr[3]} {inst_addr[4]} {inst_addr[5]} {inst_addr[6]} {inst_addr[7]} {inst_addr[8]} {inst_addr[9]} {inst_addr[10]} {inst_addr[11]} {inst_addr[12]} {inst_addr[13]} {inst_addr[14]} {inst_addr[15]} {inst_addr[16]} {inst_addr[17]} {inst_addr[18]} {inst_addr[19]} {inst_addr[20]} {inst_addr[21]} {inst_addr[22]} {inst_addr[23]} {inst_addr[24]} {inst_addr[25]} {inst_addr[26]} {inst_addr[27]} {inst_addr[28]} {inst_addr[29]} {inst_addr[30]} {inst_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {ram_data_i[0]} {ram_data_i[1]} {ram_data_i[2]} {ram_data_i[3]} {ram_data_i[4]} {ram_data_i[5]} {ram_data_i[6]} {ram_data_i[7]} {ram_data_i[8]} {ram_data_i[9]} {ram_data_i[10]} {ram_data_i[11]} {ram_data_i[12]} {ram_data_i[13]} {ram_data_i[14]} {ram_data_i[15]} {ram_data_i[16]} {ram_data_i[17]} {ram_data_i[18]} {ram_data_i[19]} {ram_data_i[20]} {ram_data_i[21]} {ram_data_i[22]} {ram_data_i[23]} {ram_data_i[24]} {ram_data_i[25]} {ram_data_i[26]} {ram_data_i[27]} {ram_data_i[28]} {ram_data_i[29]} {ram_data_i[30]} {ram_data_i[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {ram_addr[0]} {ram_addr[1]} {ram_addr[2]} {ram_addr[3]} {ram_addr[4]} {ram_addr[5]} {ram_addr[6]} {ram_addr[7]} {ram_addr[8]} {ram_addr[9]} {ram_addr[10]} {ram_addr[11]} {ram_addr[12]} {ram_addr[13]} {ram_addr[14]} {ram_addr[15]} {ram_addr[16]} {ram_addr[17]} {ram_addr[18]} {ram_addr[19]} {ram_addr[20]} {ram_addr[21]} {ram_addr[22]} {ram_addr[23]} {ram_addr[24]} {ram_addr[25]} {ram_addr[26]} {ram_addr[27]} {ram_addr[28]} {ram_addr[29]} {ram_addr[30]} {ram_addr[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {ram_sel[0]} {ram_sel[1]} {ram_sel[2]} {ram_sel[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {ram_data_o[0]} {ram_data_o[1]} {ram_data_o[2]} {ram_data_o[3]} {ram_data_o[4]} {ram_data_o[5]} {ram_data_o[6]} {ram_data_o[7]} {ram_data_o[8]} {ram_data_o[9]} {ram_data_o[10]} {ram_data_o[11]} {ram_data_o[12]} {ram_data_o[13]} {ram_data_o[14]} {ram_data_o[15]} {ram_data_o[16]} {ram_data_o[17]} {ram_data_o[18]} {ram_data_o[19]} {ram_data_o[20]} {ram_data_o[21]} {ram_data_o[22]} {ram_data_o[23]} {ram_data_o[24]} {ram_data_o[25]} {ram_data_o[26]} {ram_data_o[27]} {ram_data_o[28]} {ram_data_o[29]} {ram_data_o[30]} {ram_data_o[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {mmu_memory_version1/directUart/ext_uart_rx[0]} {mmu_memory_version1/directUart/ext_uart_rx[1]} {mmu_memory_version1/directUart/ext_uart_rx[2]} {mmu_memory_version1/directUart/ext_uart_rx[3]} {mmu_memory_version1/directUart/ext_uart_rx[4]} {mmu_memory_version1/directUart/ext_uart_rx[5]} {mmu_memory_version1/directUart/ext_uart_rx[6]} {mmu_memory_version1/directUart/ext_uart_rx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {mmu_memory_version1/directUart/ext_uart_tx[0]} {mmu_memory_version1/directUart/ext_uart_tx[1]} {mmu_memory_version1/directUart/ext_uart_tx[2]} {mmu_memory_version1/directUart/ext_uart_tx[3]} {mmu_memory_version1/directUart/ext_uart_tx[4]} {mmu_memory_version1/directUart/ext_uart_tx[5]} {mmu_memory_version1/directUart/ext_uart_tx[6]} {mmu_memory_version1/directUart/ext_uart_tx[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list openmips0/pc_reg0/branch_flag_i ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list mmu_memory_version1/directUart/ext_uart_busy ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list mmu_memory_version1/directUart/ext_uart_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list pause_signal ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list ram_we ]]
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
save_wave_config {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw
open_hw
connect_hw_server
open_hw_target -xvc_url 192.168.8.8:2542
set_property PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.ltx} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/liujiashuo/Desktop/thinpad_top/thinpad_top.runs/impl_1/thinpad_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq32'h8000_20B4 [get_hw_probes inst_addr -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7a100t_0] -filter {CELL_NAME=~"u_ila_0"}]]
