<?xml version="1.0"?>
<lib_catalogue>
	<name>DPA</name>
	
	<reg_clk_to_q>0.114</reg_clk_to_q>
	<reg_stall_clk_to_q>0.112</reg_stall_clk_to_q>
	<reg_setup_time>0.0655</reg_setup_time>
	<reg_stall_setup_time>0.1225</reg_stall_setup_time>
	<disable_gen_beh/>
	<cache_lib_path>/home/m109/m109061634/ee6470_mid/HLS_test/HLS_try/stratus/cachelib/cachelib.bdl</cache_lib_path>
	<param_table>
		<build_formal>
			<name>pname</name>
			<datatype>char*</datatype>
		</build_formal>
		<build_formal>
			<name>techlib</name>
			<datatype>file</datatype>
		</build_formal>
		<build_formal>
			<name>lef_library</name>
			<datatype>file</datatype>
		</build_formal>
		<build_formal>
			<name>cap_table_file</name>
			<datatype>file</datatype>
		</build_formal>
		<build_formal>
			<name>qrc_tech_file</name>
			<datatype>file</datatype>
		</build_formal>
		<build_formal>
			<name>clock_period</name>
			<datatype W="32">float</datatype>
		</build_formal>
		<build_formal>
			<name>interconnect_mode</name>
			<datatype>char*</datatype>
		</build_formal>
		<build_formal>
			<name>wireload</name>
			<datatype>char*</datatype>
		</build_formal>
		<build_formal>
			<name>number_of_routing_layers</name>
			<datatype W="32">int</datatype>
		</build_formal>
		<build_formal>
			<name>scale_of_cap_per_unit_len</name>
			<datatype W="32">float</datatype>
		</build_formal>
		<build_formal>
			<name>scale_of_res_per_unit_len</name>
			<datatype W="32">float</datatype>
		</build_formal>
		<build_formal>
			<name>dont_use</name>
			<datatype>char*</datatype>
		</build_formal>
		<build_formal>
			<name>ignore_scan_cells</name>
			<datatype W="32">int</datatype>
		</build_formal>
		<build_formal>
			<name>starc</name>
			<datatype>char*</datatype>
		</build_formal>
		<build_formal>
			<name>dpopt_ver</name>
			<datatype>char*</datatype>
		</build_formal>
		<build_formal>
			<name>bit_width</name>
			<datatype W="32">int</datatype>
		</build_formal>
		<build_formal>
			<name>num_inputs</name>
			<datatype W="32">int</datatype>
		</build_formal>
		<build_formal>
			<name>lef_library</name>
			<datatype>file</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>cap_table_file</name>
			<datatype>file</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>qrc_tech_file</name>
			<datatype>file</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>interconnect_mode</name>
			<datatype>char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>wireload</name>
			<datatype>char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>number_of_routing_layers</name>
			<datatype W="32">int</datatype>
			<value>-1</value>
		</build_formal>
		<build_formal>
			<name>scale_of_cap_per_unit_len</name>
			<datatype W="32">float</datatype>
			<value>1.000000</value>
		</build_formal>
		<build_formal>
			<name>scale_of_res_per_unit_len</name>
			<datatype W="32">float</datatype>
			<value>1.000000</value>
		</build_formal>
		<build_formal>
			<name>dont_use</name>
			<datatype>char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>ignore_scan_cells</name>
			<datatype W="32">int</datatype>
			<value>0</value>
		</build_formal>
		<build_formal>
			<name>input_delay</name>
			<datatype W="32">float</datatype>
			<value>0.0</value>
		</build_formal>
		<build_formal>
			<name>max_delay</name>
			<datatype W="32">float</datatype>
			<value>0.0</value>
		</build_formal>
		<build_formal>
			<name>latency</name>
			<datatype W="32">int</datatype>
			<value>0</value>
		</build_formal>
		<build_formal>
			<name>max_latency</name>
			<datatype W="32">int</datatype>
			<value>-1</value>
		</build_formal>
		<build_formal>
			<name>init_interval</name>
			<datatype W="32">int</datatype>
			<value>1</value>
		</build_formal>
		<build_formal>
			<name>optim</name>
			<datatype>char*</datatype>
			<value>ultra_fast</value>
		</build_formal>
		<build_formal>
			<name>starc</name>
			<datatype>char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>options_file</name>
			<datatype>file</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>dpopt_rtl</name>
			<datatype W="32">int</datatype>
			<value>0</value>
		</build_formal>
		<build_formal>
			<name>dpopt_arch</name>
			<datatype W="32">int</datatype>
			<value>0</value>
		</build_formal>
		<build_formal>
			<name>dpopt_ver</name>
			<datatype>char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>flopEdges</name>
			<datatype>char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>useDsp</name>
			<datatype W="32">int</datatype>
			<value>0</value>
		</build_formal>
		<build_formal>
			<name>verilog_dialect</name>
			<datatype>char*</datatype>
			<value>systemverilog</value>
		</build_formal>
		<build_formal>
			<name>output_delay_targ</name>
			<datatype W="32">int</datatype>
		</build_formal>
		<build_formal>
			<name>output_delay_max</name>
			<datatype W="32">int</datatype>
		</build_formal>
		<build_formal>
			<name>clock_period</name>
			<datatype W="1">float</datatype>
		</build_formal>
		<build_formal>
			<name>techlib</name>
			<datatype W="1">file</datatype>
		</build_formal>
		<build_formal>
			<name>lef_library</name>
			<datatype W="1">file</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>cap_table_file</name>
			<datatype W="1">file</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>qrc_tech_file</name>
			<datatype W="1">file</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>interconnect_mode</name>
			<datatype W="1">char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>wireload</name>
			<datatype W="1">char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>scale_of_cap_per_unit_len</name>
			<datatype W="1">float</datatype>
			<value>1.000000</value>
		</build_formal>
		<build_formal>
			<name>scale_of_res_per_unit_len</name>
			<datatype W="1">float</datatype>
			<value>1.000000</value>
		</build_formal>
		<build_formal>
			<name>dont_use</name>
			<datatype W="1">char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>input_delay</name>
			<datatype W="1">float</datatype>
			<value>0.0</value>
		</build_formal>
		<build_formal>
			<name>max_delay</name>
			<datatype W="1">float</datatype>
			<value>0.0</value>
		</build_formal>
		<build_formal>
			<name>optim</name>
			<datatype W="1">char*</datatype>
			<value>ultra_fast</value>
		</build_formal>
		<build_formal>
			<name>starc</name>
			<datatype W="1">char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>options_file</name>
			<datatype W="1">file</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>dpopt_ver</name>
			<datatype W="1">char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>flopEdges</name>
			<datatype W="1">char*</datatype>
			<value/>
		</build_formal>
		<build_formal>
			<name>verilog_dialect</name>
			<datatype W="1">char*</datatype>
			<value>systemverilog</value>
		</build_formal>
		<build_actual>
			<name>pname</name>
			<value>cyn_reg_estimate</value>
		</build_actual>
		<build_actual>
			<name>clock_period</name>
			<value>10</value>
		</build_actual>
		<build_actual>
			<name>techlib</name>
			<path>${STRATUS_HOME}/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib</path>
			<crc>739554468</crc>
		</build_actual>
		<build_actual>
			<name>lef_library</name>
			<value/>
		</build_actual>
		<build_actual>
			<name>cap_table_file</name>
			<value/>
		</build_actual>
		<build_actual>
			<name>qrc_tech_file</name>
			<value/>
		</build_actual>
		<build_actual>
			<name>interconnect_mode</name>
			<value>wireload</value>
		</build_actual>
		<build_actual>
			<name>wireload</name>
			<value>none</value>
		</build_actual>
		<build_actual>
			<name>number_of_routing_layers</name>
			<value>-1</value>
		</build_actual>
		<build_actual>
			<name>scale_of_cap_per_unit_len</name>
			<value>1.0</value>
		</build_actual>
		<build_actual>
			<name>scale_of_res_per_unit_len</name>
			<value>1.0</value>
		</build_actual>
		<build_actual>
			<name>dont_use</name>
			<value/>
		</build_actual>
		<build_actual>
			<name>ignore_scan_cells</name>
			<value>0</value>
		</build_actual>
		<build_actual>
			<name>starc</name>
			<value>S2.2.2.2,S2.2.3.1,S2.3.1.1</value>
		</build_actual>
		<build_actual>
			<name>dpopt_ver</name>
			<value>2019.1.01.8041scr217.11-s014_1scrE</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_as</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_as_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_sc</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_sc_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_sc_as</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_sc_as_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_ss</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_ss_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_ss_as</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_ss_as_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_ss_sc</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_ss_sc_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_ss_sc_as</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_ss_sc_as_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_as</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_as_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_sc</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_sc_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_sc_as</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_sc_as_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_ss</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_ss_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_ss_as</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_ss_as_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_ss_sc</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_ss_sc_ac</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_ss_sc_as</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>regr_en_ss_sc_as_ac</value>
		</build_actual>
		<build_actual>
			<name>bit_width</name>
			<value>1,2,4,8,16,32</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>cyn_mux_estimate</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_2</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>2</value>
		</build_actual>
		<build_actual>
			<name>bit_width</name>
			<value>1</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_2</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_3</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_4</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_5</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_8</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_9</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_16</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_17</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_32</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_33</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_64</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_65</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_128</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_129</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_256</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_257</value>
		</build_actual>
		<build_actual>
			<name>num_inputs</name>
			<value>257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_1_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_1_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_2</value>
		</build_actual>
		<build_actual>
			<name>bit_width</name>
			<value>2</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_2</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_2_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_2_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_2</value>
		</build_actual>
		<build_actual>
			<name>bit_width</name>
			<value>4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_2</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_4_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_4_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_2</value>
		</build_actual>
		<build_actual>
			<name>bit_width</name>
			<value>8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_2</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_8_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_8_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_2</value>
		</build_actual>
		<build_actual>
			<name>bit_width</name>
			<value>16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_2</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_16_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_16_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_2</value>
		</build_actual>
		<build_actual>
			<name>bit_width</name>
			<value>32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_2</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_3</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_4</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_5</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_8</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_9</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_16</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_17</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_32</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_33</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_64</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_65</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_128</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_129</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_256</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_257</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>mux_32_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>oneHotMux_32_512</value>
		</build_actual>
		<build_actual>
			<name>pname</name>
			<value>buffer_fo4</value>
		</build_actual>
		<build_actual>
			<name>clock_period</name>
			<value>10.000000</value>
		</build_actual>
		<build_actual>
			<name>scale_of_cap_per_unit_len</name>
			<value>1.000000</value>
		</build_actual>
		<build_actual>
			<name>scale_of_res_per_unit_len</name>
			<value>1.000000</value>
		</build_actual>
		<build_actual>
			<name>input_delay</name>
			<value>0.114000</value>
		</build_actual>
		<build_actual>
			<name>output_delay_targ</name>
			<value>9.873000</value>
		</build_actual>
		<build_actual>
			<name>output_delay_max</name>
			<value>9.873000</value>
		</build_actual>
		<build_actual>
			<name>latency</name>
			<value>0</value>
		</build_actual>
		<build_actual>
			<name>init_interval</name>
			<value>1</value>
		</build_actual>
		<build_actual>
			<name>optim</name>
			<value>ultra_fast</value>
		</build_actual>
		<build_actual>
			<name>max_latency</name>
			<value>0</value>
		</build_actual>
		<build_actual>
			<name>options_file</name>
			<value/>
		</build_actual>
		<build_actual>
			<name>dpopt_rtl</name>
			<value>1</value>
		</build_actual>
		<build_actual>
			<name>dpopt_arch</name>
			<value>20</value>
		</build_actual>
		<build_actual>
			<name>flopEdges</name>
			<value>,,,,,,,,,</value>
		</build_actual>
		<build_actual>
			<name>useDsp</name>
			<value>0</value>
		</build_actual>
		<build_actual>
			<name>verilog_dialect</name>
			<value>1995</value>
		</build_actual>
		<build_actual>
			<name>max_delay</name>
			<value>0.0</value>
		</build_actual>
		<build_actual>
			<name>max_latency</name>
			<value>2147483647</value>
		</build_actual>
		<build_actual>
			<name>flopEdges</name>
			<value>clk,0,,,,,,,,</value>
		</build_actual>
		<build_actual>
			<name>flopEdges</name>
			<value>clk,0,stall,0,,,,,,</value>
		</build_actual>
		<build_actual>
			<name>clock_period</name>
			<value>0.000000</value>
		</build_actual>
		<build_actual>
			<name>output_delay_targ</name>
			<value>0.000000</value>
		</build_actual>
		<build_actual>
			<name>output_delay_max</name>
			<value>0.000000</value>
		</build_actual>
		<build_actual>
			<name>dpopt_arch</name>
			<value>17</value>
		</build_actual>
	</param_table>
	<module>
		<name>cyn_reg_estimate</name>
		<crc>0</crc>
		<resource_kind>UNKNOWN</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<build_formal_list>0 1 2 3 4 5 6 7 8 9 10 11 12 13 14</build_formal_list>
		<build_actual_list>0 1 2 3 4 5 6 7 8 9 10 11 12 13 14</build_actual_list>
	</module>
	<module>
		<name>regr</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>5.472</area>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>0</comb_area>
		<seq_area>5.472</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>15</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>6.156</area>
		<delay>0.1313</delay>
		<setup_time>0.0672</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>0</comb_area>
		<seq_area>6.156</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>16</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_as</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>6.498</area>
		<delay>0.1272</delay>
		<setup_time>0.0672</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>0</comb_area>
		<seq_area>6.498</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>17</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_as_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>11.97</area>
		<delay>0.1409</delay>
		<setup_time>0.098</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>0.684</comb_area>
		<seq_area>11.286</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>18</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_sc</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>6.84</area>
		<delay>0.114</delay>
		<setup_time>0.1231</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.368</comb_area>
		<seq_area>5.472</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>19</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_sc_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7.524</area>
		<delay>0.1313</delay>
		<setup_time>0.1248</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.368</comb_area>
		<seq_area>6.156</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>20</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_sc_as</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7.866</area>
		<delay>0.1609</delay>
		<setup_time>0.0888</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.026</comb_area>
		<seq_area>6.84</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>21</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_sc_as_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>12.312</area>
		<delay>0.1409</delay>
		<setup_time>0.1061</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.026</comb_area>
		<seq_area>11.286</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>22</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_ss</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>6.84</area>
		<delay>0.114</delay>
		<setup_time>0.1038</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.368</comb_area>
		<seq_area>5.472</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>23</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_ss_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7.524</area>
		<delay>0.1313</delay>
		<setup_time>0.1055</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.368</comb_area>
		<seq_area>6.156</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>24</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_ss_as</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7.866</area>
		<delay>0.1609</delay>
		<setup_time>0.0996</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.026</comb_area>
		<seq_area>6.84</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>25</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_ss_as_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>12.312</area>
		<delay>0.1409</delay>
		<setup_time>0.1149</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.026</comb_area>
		<seq_area>11.286</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>26</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_ss_sc</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7.524</area>
		<delay>0.114</delay>
		<setup_time>0.1471</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2.052</comb_area>
		<seq_area>5.472</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>27</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_ss_sc_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>8.208</area>
		<delay>0.1313</delay>
		<setup_time>0.1488</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2.052</comb_area>
		<seq_area>6.156</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>28</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_ss_sc_as</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>8.55</area>
		<delay>0.1609</delay>
		<setup_time>0.1113</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.71</comb_area>
		<seq_area>6.84</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>29</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_ss_sc_as_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>12.996</area>
		<delay>0.1409</delay>
		<setup_time>0.1266</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.71</comb_area>
		<seq_area>11.286</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>30</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7.524</area>
		<delay>0.112</delay>
		<setup_time>0.1225</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>0</comb_area>
		<seq_area>7.524</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>31</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>8.208</area>
		<delay>0.1342</delay>
		<setup_time>0.1095</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>0</comb_area>
		<seq_area>8.208</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>32</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_as</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>8.892</area>
		<delay>0.1288</delay>
		<setup_time>0.1429</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2.394</comb_area>
		<seq_area>6.498</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>33</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_as_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>13.68</area>
		<delay>0.1434</delay>
		<setup_time>0.1334</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2.394</comb_area>
		<seq_area>11.286</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>34</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_sc</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>8.892</area>
		<delay>0.112</delay>
		<setup_time>0.1771</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.368</comb_area>
		<seq_area>7.524</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>35</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_sc_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>9.576</area>
		<delay>0.1342</delay>
		<setup_time>0.1689</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.368</comb_area>
		<seq_area>8.208</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>36</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_sc_as</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>9.918</area>
		<delay>0.1527</delay>
		<setup_time>0.1314</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.71</comb_area>
		<seq_area>8.208</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>37</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_sc_as_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>14.364</area>
		<delay>0.1486</delay>
		<setup_time>0.1642</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.71</comb_area>
		<seq_area>12.654</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>38</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_ss</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>8.892</area>
		<delay>0.112</delay>
		<setup_time>0.1578</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.368</comb_area>
		<seq_area>7.524</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>39</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_ss_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>9.576</area>
		<delay>0.1342</delay>
		<setup_time>0.1496</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.368</comb_area>
		<seq_area>8.208</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>40</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_ss_as</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>9.918</area>
		<delay>0.1527</delay>
		<setup_time>0.1447</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.71</comb_area>
		<seq_area>8.208</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>41</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_ss_as_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>14.364</area>
		<delay>0.1486</delay>
		<setup_time>0.1751</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1.71</comb_area>
		<seq_area>12.654</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>42</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_ss_sc</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>9.576</area>
		<delay>0.112</delay>
		<setup_time>0.2021</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2.052</comb_area>
		<seq_area>7.524</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>43</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_ss_sc_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>10.26</area>
		<delay>0.1342</delay>
		<setup_time>0.1919</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2.052</comb_area>
		<seq_area>8.208</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>44</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_ss_sc_as</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>10.602</area>
		<delay>0.1527</delay>
		<setup_time>0.1564</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2.394</comb_area>
		<seq_area>8.208</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>45</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>regr_en_ss_sc_as_ac</name>
		<crc>0</crc>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>15.048</area>
		<delay>0.1486</delay>
		<setup_time>0.1871</setup_time>
		<slack>0</slack>
		<latency>1</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2.394</comb_area>
		<seq_area>12.654</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>46</build_actual_list>
		<parent_module>cyn_reg_estimate</parent_module>
	</module>
	<module>
		<name>cyn_mux_estimate</name>
		<crc>0</crc>
		<resource_kind>UNKNOWN</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<build_formal_list>0 15 16 1 2 3 4 5 6 7 8 9 10 11 12 13 14</build_formal_list>
		<build_actual_list>47 48 49 1 2 3 4 5 6 7 8 9 10 11 12 13 14</build_actual_list>
	</module>
	<module>
		<name>mux_1_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2.86169</area>
		<delay>0.0615</delay>
		<control_delay>0.0615</control_delay>
		<data_delay>0.0615</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2.86169</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>50 51 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>3.10451</area>
		<delay>0.06147</delay>
		<control_delay>0.06147</control_delay>
		<data_delay>0.06147</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>3.10451</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>53 51 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>4.77579</area>
		<delay>0.119885</delay>
		<control_delay>0.119885</control_delay>
		<data_delay>0.11675</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>4.77579</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>54 55 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>4.1502</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>4.1502</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>56 55 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7.2333</area>
		<delay>0.119885</delay>
		<control_delay>0.119885</control_delay>
		<data_delay>0.11675</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>7.2333</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>57 58 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>5.5746</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>5.5746</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>59 58 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>9.69081</area>
		<delay>0.178362</delay>
		<control_delay>0.178362</control_delay>
		<data_delay>0.175315</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>9.69081</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>60 61 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>6.999</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>6.999</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>62 61 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>17.0634</area>
		<delay>0.178362</delay>
		<control_delay>0.178362</control_delay>
		<data_delay>0.175315</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>17.0634</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>63 64 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>11.2722</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>11.2722</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>65 64 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>19.5209</area>
		<delay>0.236838</delay>
		<control_delay>0.236838</control_delay>
		<data_delay>0.23388</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>19.5209</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>66 67 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>12.6966</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>12.6966</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>68 67 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>36.7235</area>
		<delay>0.236838</delay>
		<control_delay>0.236838</control_delay>
		<data_delay>0.23388</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>36.7235</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>69 70 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>22.6674</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>22.6674</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>71 70 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>39.181</area>
		<delay>0.295315</delay>
		<control_delay>0.295315</control_delay>
		<data_delay>0.292445</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>39.181</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>72 73 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>24.0918</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>24.0918</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>74 73 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>76.0437</area>
		<delay>0.295315</delay>
		<control_delay>0.295315</control_delay>
		<data_delay>0.292445</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>76.0437</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>75 76 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>45.4578</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>45.4578</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>77 76 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>78.5012</area>
		<delay>0.353792</delay>
		<control_delay>0.353792</control_delay>
		<data_delay>0.35101</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>78.5012</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>78 79 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>46.8822</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>46.8822</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>80 79 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>154.684</area>
		<delay>0.353792</delay>
		<control_delay>0.353792</control_delay>
		<data_delay>0.35101</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>154.684</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>81 82 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>91.0386</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>91.0386</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>83 82 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>157.142</area>
		<delay>0.412268</delay>
		<control_delay>0.412268</control_delay>
		<data_delay>0.409575</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>157.142</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>84 85 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>92.463</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>92.463</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>86 85 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>311.965</area>
		<delay>0.412268</delay>
		<control_delay>0.412268</control_delay>
		<data_delay>0.409575</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>311.965</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>87 88 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>182.2</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>182.2</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>89 88 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>314.423</area>
		<delay>0.470745</delay>
		<control_delay>0.470745</control_delay>
		<data_delay>0.46814</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>314.423</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>90 91 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>183.625</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>183.625</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>92 91 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>626.527</area>
		<delay>0.470745</delay>
		<control_delay>0.470745</control_delay>
		<data_delay>0.46814</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>626.527</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>93 94 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>364.523</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>364.523</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>95 94 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>628.984</area>
		<delay>0.529222</delay>
		<control_delay>0.529222</control_delay>
		<data_delay>0.526705</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>628.984</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>96 97 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>365.948</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>365.948</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>98 97 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_1_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1255.65</area>
		<delay>0.529222</delay>
		<control_delay>0.529222</control_delay>
		<data_delay>0.526705</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1255.65</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>99 48 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_1_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>729.17</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>729.17</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>100 48 52</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>5.72337</area>
		<delay>0.0615</delay>
		<control_delay>0.0615</control_delay>
		<data_delay>0.0615</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>5.72337</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>101 51 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>6.20901</area>
		<delay>0.06147</delay>
		<control_delay>0.06147</control_delay>
		<data_delay>0.06147</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>6.20901</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>103 51 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>8.35763</area>
		<delay>0.129294</delay>
		<control_delay>0.129294</control_delay>
		<data_delay>0.11673</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>8.35763</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>104 55 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7.26285</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>7.26285</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>105 55 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>12.6583</area>
		<delay>0.129294</delay>
		<control_delay>0.129294</control_delay>
		<data_delay>0.11673</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>12.6583</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>106 58 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>9.75555</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>9.75555</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>107 58 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>16.9589</area>
		<delay>0.18777</delay>
		<control_delay>0.18777</control_delay>
		<data_delay>0.175295</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>16.9589</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>108 61 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>12.2482</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>12.2482</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>109 61 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>29.8609</area>
		<delay>0.18777</delay>
		<control_delay>0.18777</control_delay>
		<data_delay>0.175295</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>29.8609</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>110 64 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>19.7263</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>19.7263</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>111 64 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>34.1615</area>
		<delay>0.246247</delay>
		<control_delay>0.246247</control_delay>
		<data_delay>0.23386</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>34.1615</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>112 67 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>22.219</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>22.219</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>113 67 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>64.2661</area>
		<delay>0.246247</delay>
		<control_delay>0.246247</control_delay>
		<data_delay>0.23386</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>64.2661</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>114 70 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>39.6679</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>39.6679</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>115 70 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>68.5667</area>
		<delay>0.304724</delay>
		<control_delay>0.304724</control_delay>
		<data_delay>0.292425</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>68.5667</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>116 73 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>42.1606</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>42.1606</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>117 73 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>133.076</area>
		<delay>0.304724</delay>
		<control_delay>0.304724</control_delay>
		<data_delay>0.292425</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>133.076</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>118 76 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>79.5511</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>79.5511</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>119 76 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>137.377</area>
		<delay>0.3632</delay>
		<control_delay>0.3632</control_delay>
		<data_delay>0.35099</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>137.377</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>120 79 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>82.0438</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>82.0438</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>121 79 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>270.697</area>
		<delay>0.3632</delay>
		<control_delay>0.3632</control_delay>
		<data_delay>0.35099</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>270.697</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>122 82 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>159.317</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>159.317</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>123 82 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>274.998</area>
		<delay>0.421677</delay>
		<control_delay>0.421677</control_delay>
		<data_delay>0.409555</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>274.998</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>124 85 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>161.81</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>161.81</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>125 85 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>545.939</area>
		<delay>0.421677</delay>
		<control_delay>0.421677</control_delay>
		<data_delay>0.409555</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>545.939</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>126 88 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>318.85</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>318.85</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>127 88 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>550.24</area>
		<delay>0.480154</delay>
		<control_delay>0.480154</control_delay>
		<data_delay>0.46812</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>550.24</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>128 91 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>321.343</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>321.343</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>129 91 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1096.42</area>
		<delay>0.480154</delay>
		<control_delay>0.480154</control_delay>
		<data_delay>0.46812</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1096.42</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>130 94 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>637.916</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>637.916</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>131 94 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1100.72</area>
		<delay>0.53863</delay>
		<control_delay>0.53863</control_delay>
		<data_delay>0.526685</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1100.72</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>132 97 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>640.408</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>640.408</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>133 97 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_2_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2197.39</area>
		<delay>0.53863</delay>
		<control_delay>0.53863</control_delay>
		<data_delay>0.526685</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2197.39</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>134 48 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_2_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1276.05</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1276.05</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>135 48 102</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>11.4467</area>
		<delay>0.0615</delay>
		<control_delay>0.0615</control_delay>
		<data_delay>0.0615</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>11.4467</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>136 51 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>12.418</area>
		<delay>0.06147</delay>
		<control_delay>0.06147</control_delay>
		<data_delay>0.06147</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>12.418</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>138 51 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>16.7153</area>
		<delay>0.138703</delay>
		<control_delay>0.138703</control_delay>
		<data_delay>0.11671</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>16.7153</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>139 55 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>14.5257</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>14.5257</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>140 55 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>25.3166</area>
		<delay>0.138703</delay>
		<control_delay>0.138703</control_delay>
		<data_delay>0.11671</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>25.3166</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>141 58 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>19.5111</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>19.5111</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>142 58 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>33.9179</area>
		<delay>0.197179</delay>
		<control_delay>0.197179</control_delay>
		<data_delay>0.175275</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>33.9179</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>143 61 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>24.4965</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>24.4965</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>144 61 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>59.7218</area>
		<delay>0.197179</delay>
		<control_delay>0.197179</control_delay>
		<data_delay>0.175275</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>59.7218</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>145 64 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>39.4527</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>39.4527</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>146 64 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>68.323</area>
		<delay>0.255656</delay>
		<control_delay>0.255656</control_delay>
		<data_delay>0.23384</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>68.323</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>147 67 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>44.4381</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>44.4381</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>148 67 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>128.532</area>
		<delay>0.255656</delay>
		<control_delay>0.255656</control_delay>
		<data_delay>0.23384</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>128.532</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>149 70 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>79.3359</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>79.3359</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>150 70 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>137.133</area>
		<delay>0.314132</delay>
		<control_delay>0.314132</control_delay>
		<data_delay>0.292405</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>137.133</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>151 73 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>84.3213</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>84.3213</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>152 73 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>266.153</area>
		<delay>0.314132</delay>
		<control_delay>0.314132</control_delay>
		<data_delay>0.292405</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>266.153</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>153 76 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>159.102</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>159.102</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>154 76 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>274.754</area>
		<delay>0.372609</delay>
		<control_delay>0.372609</control_delay>
		<data_delay>0.35097</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>274.754</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>155 79 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>164.088</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>164.088</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>156 79 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>541.395</area>
		<delay>0.372609</delay>
		<control_delay>0.372609</control_delay>
		<data_delay>0.35097</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>541.395</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>157 82 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>318.635</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>318.635</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>158 82 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>549.996</area>
		<delay>0.431086</delay>
		<control_delay>0.431086</control_delay>
		<data_delay>0.409535</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>549.996</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>159 85 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>323.62</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>323.62</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>160 85 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1091.88</area>
		<delay>0.431086</delay>
		<control_delay>0.431086</control_delay>
		<data_delay>0.409535</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1091.88</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>161 88 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>637.7</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>637.7</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>162 88 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1100.48</area>
		<delay>0.489562</delay>
		<control_delay>0.489562</control_delay>
		<data_delay>0.4681</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1100.48</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>163 91 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>642.686</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>642.686</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>164 91 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2192.84</area>
		<delay>0.489562</delay>
		<control_delay>0.489562</control_delay>
		<data_delay>0.4681</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2192.84</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>165 94 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1275.83</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1275.83</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>166 94 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2201.45</area>
		<delay>0.548039</delay>
		<control_delay>0.548039</control_delay>
		<data_delay>0.526665</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2201.45</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>167 97 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1280.82</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1280.82</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>168 97 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_4_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>4394.78</area>
		<delay>0.548039</delay>
		<control_delay>0.548039</control_delay>
		<data_delay>0.526665</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>4394.78</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>169 48 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_4_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2552.09</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2552.09</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>170 48 137</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>22.8935</area>
		<delay>0.0615</delay>
		<control_delay>0.0615</control_delay>
		<data_delay>0.0615</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>22.8935</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>171 51 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>24.836</area>
		<delay>0.06147</delay>
		<control_delay>0.06147</control_delay>
		<data_delay>0.06147</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>24.836</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>173 51 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>31.0426</area>
		<delay>0.148111</delay>
		<control_delay>0.148111</control_delay>
		<data_delay>0.11669</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>31.0426</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>174 55 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>26.9763</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>26.9763</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>175 55 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>47.0165</area>
		<delay>0.148111</delay>
		<control_delay>0.148111</control_delay>
		<data_delay>0.11669</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>47.0165</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>176 58 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>36.2349</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>36.2349</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>177 58 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>62.9903</area>
		<delay>0.206588</delay>
		<control_delay>0.206588</control_delay>
		<data_delay>0.175255</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>62.9903</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>178 61 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>45.4935</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>45.4935</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>179 61 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>110.912</area>
		<delay>0.206588</delay>
		<control_delay>0.206588</control_delay>
		<data_delay>0.175255</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>110.912</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>180 64 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>73.2693</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>73.2693</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>181 64 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>126.886</area>
		<delay>0.265065</delay>
		<control_delay>0.265065</control_delay>
		<data_delay>0.23382</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>126.886</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>182 67 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>82.5279</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>82.5279</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>183 67 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>238.703</area>
		<delay>0.265065</delay>
		<control_delay>0.265065</control_delay>
		<data_delay>0.23382</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>238.703</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>184 70 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>147.338</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>147.338</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>185 70 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>254.676</area>
		<delay>0.323541</delay>
		<control_delay>0.323541</control_delay>
		<data_delay>0.292385</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>254.676</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>186 73 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>156.597</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>156.597</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>187 73 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>494.284</area>
		<delay>0.323541</delay>
		<control_delay>0.323541</control_delay>
		<data_delay>0.292385</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>494.284</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>188 76 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>295.476</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>295.476</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>189 76 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>510.258</area>
		<delay>0.382018</delay>
		<control_delay>0.382018</control_delay>
		<data_delay>0.35095</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>510.258</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>190 79 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>304.734</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>304.734</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>191 79 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1005.45</area>
		<delay>0.382018</delay>
		<control_delay>0.382018</control_delay>
		<data_delay>0.35095</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1005.45</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>192 82 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>591.751</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>591.751</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>193 82 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1021.42</area>
		<delay>0.440495</delay>
		<control_delay>0.440495</control_delay>
		<data_delay>0.409515</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1021.42</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>194 85 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>601.009</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>601.009</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>195 85 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2027.77</area>
		<delay>0.440495</delay>
		<control_delay>0.440495</control_delay>
		<data_delay>0.409515</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2027.77</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>196 88 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1184.3</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1184.3</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>197 88 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2043.75</area>
		<delay>0.498971</delay>
		<control_delay>0.498971</control_delay>
		<data_delay>0.46808</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2043.75</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>198 91 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1193.56</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1193.56</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>199 91 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>4072.42</area>
		<delay>0.498971</delay>
		<control_delay>0.498971</control_delay>
		<data_delay>0.46808</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>4072.42</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>200 94 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2369.4</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2369.4</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>201 94 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>4088.4</area>
		<delay>0.557448</delay>
		<control_delay>0.557448</control_delay>
		<data_delay>0.526645</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>4088.4</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>202 97 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2378.66</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2378.66</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>203 97 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_8_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>8161.73</area>
		<delay>0.557448</delay>
		<control_delay>0.557448</control_delay>
		<data_delay>0.526645</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>8161.73</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>204 48 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_8_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>4739.6</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>4739.6</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>205 48 172</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>45.787</area>
		<delay>0.0615</delay>
		<control_delay>0.0615</control_delay>
		<data_delay>0.0615</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>45.787</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>206 51 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>49.6721</area>
		<delay>0.06147</delay>
		<control_delay>0.06147</control_delay>
		<data_delay>0.06147</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>49.6721</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>208 51 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>59.6973</area>
		<delay>0.15752</delay>
		<control_delay>0.15752</control_delay>
		<data_delay>0.11667</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>59.6973</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>209 55 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>51.8775</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>51.8775</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>210 55 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>90.4163</area>
		<delay>0.15752</delay>
		<control_delay>0.15752</control_delay>
		<data_delay>0.11667</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>90.4163</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>211 58 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>69.6825</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>69.6825</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>212 58 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>121.135</area>
		<delay>0.215997</delay>
		<control_delay>0.215997</control_delay>
		<data_delay>0.175235</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>121.135</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>213 61 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>87.4875</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>87.4875</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>214 61 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>213.292</area>
		<delay>0.215997</delay>
		<control_delay>0.215997</control_delay>
		<data_delay>0.175235</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>213.292</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>215 64 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>140.902</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>140.902</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>216 64 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>244.011</area>
		<delay>0.274473</delay>
		<control_delay>0.274473</control_delay>
		<data_delay>0.2338</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>244.011</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>217 67 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>158.707</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>158.707</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>218 67 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>459.043</area>
		<delay>0.274473</delay>
		<control_delay>0.274473</control_delay>
		<data_delay>0.2338</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>459.043</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>219 70 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>283.342</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>283.342</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>220 70 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>489.762</area>
		<delay>0.33295</delay>
		<control_delay>0.33295</control_delay>
		<data_delay>0.292365</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>489.762</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>221 73 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>301.147</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>301.147</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>222 73 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>950.546</area>
		<delay>0.33295</delay>
		<control_delay>0.33295</control_delay>
		<data_delay>0.292365</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>950.546</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>223 76 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>568.222</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>568.222</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>224 76 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>981.265</area>
		<delay>0.391427</delay>
		<control_delay>0.391427</control_delay>
		<data_delay>0.35093</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>981.265</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>225 79 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>586.027</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>586.027</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>226 79 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1933.55</area>
		<delay>0.391427</delay>
		<control_delay>0.391427</control_delay>
		<data_delay>0.35093</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1933.55</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>227 82 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1137.98</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1137.98</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>228 82 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1964.27</area>
		<delay>0.449903</delay>
		<control_delay>0.449903</control_delay>
		<data_delay>0.409495</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1964.27</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>229 85 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1155.79</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1155.79</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>230 85 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>3899.56</area>
		<delay>0.449903</delay>
		<control_delay>0.449903</control_delay>
		<data_delay>0.409495</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>3899.56</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>231 88 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2277.5</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2277.5</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>232 88 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>3930.28</area>
		<delay>0.50838</delay>
		<control_delay>0.50838</control_delay>
		<data_delay>0.46806</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>3930.28</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>233 91 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2295.31</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2295.31</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>234 91 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7831.59</area>
		<delay>0.50838</delay>
		<control_delay>0.50838</control_delay>
		<data_delay>0.46806</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>7831.59</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>235 94 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>4556.54</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>4556.54</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>236 94 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7862.31</area>
		<delay>0.566857</delay>
		<control_delay>0.566857</control_delay>
		<data_delay>0.526625</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>7862.31</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>237 97 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>4574.35</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>4574.35</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>238 97 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_16_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>15695.6</area>
		<delay>0.566857</delay>
		<control_delay>0.566857</control_delay>
		<data_delay>0.526625</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>15695.6</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>239 48 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_16_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>9114.62</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>9114.62</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>240 48 207</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>91.5739</area>
		<delay>0.0615</delay>
		<control_delay>0.0615</control_delay>
		<data_delay>0.0615</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>91.5739</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>241 51 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_2</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>99.3442</area>
		<delay>0.06147</delay>
		<control_delay>0.06147</control_delay>
		<data_delay>0.06147</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>99.3442</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>243 51 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>117.007</area>
		<delay>0.166929</delay>
		<control_delay>0.166929</control_delay>
		<data_delay>0.11665</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>117.007</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>244 55 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_3</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>101.68</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>101.68</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>245 55 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>177.216</area>
		<delay>0.166929</delay>
		<control_delay>0.166929</control_delay>
		<data_delay>0.11665</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>177.216</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>246 58 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_4</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>136.578</area>
		<delay>0.09452</delay>
		<control_delay>0.09452</control_delay>
		<data_delay>0.09452</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>136.578</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>247 58 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>237.425</area>
		<delay>0.225405</delay>
		<control_delay>0.225405</control_delay>
		<data_delay>0.175215</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>237.425</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>248 61 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_5</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>171.475</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>171.475</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>249 61 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>418.052</area>
		<delay>0.225405</delay>
		<control_delay>0.225405</control_delay>
		<data_delay>0.175215</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>418.052</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>250 64 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_8</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>276.169</area>
		<delay>0.133133</delay>
		<control_delay>0.133133</control_delay>
		<data_delay>0.133133</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>276.169</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>251 64 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>478.261</area>
		<delay>0.283882</delay>
		<control_delay>0.283882</control_delay>
		<data_delay>0.23378</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>478.261</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>252 67 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_9</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>311.067</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>311.067</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>253 67 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>899.725</area>
		<delay>0.283882</delay>
		<control_delay>0.283882</control_delay>
		<data_delay>0.23378</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>899.725</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>254 70 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_16</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>555.351</area>
		<delay>0.171747</delay>
		<control_delay>0.171747</control_delay>
		<data_delay>0.171747</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>555.351</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>255 70 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>959.934</area>
		<delay>0.342359</delay>
		<control_delay>0.342359</control_delay>
		<data_delay>0.292345</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>959.934</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>256 73 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_17</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>590.249</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>590.249</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>257 73 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1863.07</area>
		<delay>0.342359</delay>
		<control_delay>0.342359</control_delay>
		<data_delay>0.292345</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1863.07</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>258 76 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_32</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1113.72</area>
		<delay>0.21036</delay>
		<control_delay>0.21036</control_delay>
		<data_delay>0.21036</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1113.72</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>259 76 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1923.28</area>
		<delay>0.400835</delay>
		<control_delay>0.400835</control_delay>
		<data_delay>0.35091</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1923.28</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>260 79 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_33</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>1148.61</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>1148.61</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>261 79 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>3789.76</area>
		<delay>0.400835</delay>
		<control_delay>0.400835</control_delay>
		<data_delay>0.35091</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>3789.76</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>262 82 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_64</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2230.44</area>
		<delay>0.248973</delay>
		<control_delay>0.248973</control_delay>
		<data_delay>0.248973</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2230.44</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>263 82 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>3849.97</area>
		<delay>0.459312</delay>
		<control_delay>0.459312</control_delay>
		<data_delay>0.409475</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>3849.97</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>264 85 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_65</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>2265.34</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>2265.34</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>265 85 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7643.14</area>
		<delay>0.459312</delay>
		<control_delay>0.459312</control_delay>
		<data_delay>0.409475</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>7643.14</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>266 88 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_128</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>4463.9</area>
		<delay>0.287587</delay>
		<control_delay>0.287587</control_delay>
		<data_delay>0.287587</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>4463.9</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>267 88 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>7703.35</area>
		<delay>0.517789</delay>
		<control_delay>0.517789</control_delay>
		<data_delay>0.46804</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>7703.35</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>268 91 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_129</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>4498.8</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>4498.8</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>269 91 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>15349.9</area>
		<delay>0.517789</delay>
		<control_delay>0.517789</control_delay>
		<data_delay>0.46804</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>15349.9</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>270 94 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_256</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>8930.82</area>
		<delay>0.3262</delay>
		<control_delay>0.3262</control_delay>
		<data_delay>0.3262</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>8930.82</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>271 94 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>15410.1</area>
		<delay>0.576265</delay>
		<control_delay>0.576265</control_delay>
		<data_delay>0.526605</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>15410.1</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>272 97 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_257</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>8965.72</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>8965.72</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>273 97 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>mux_32_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>30763.4</area>
		<delay>0.576265</delay>
		<control_delay>0.576265</control_delay>
		<data_delay>0.526605</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>30763.4</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>274 48 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>oneHotMux_32_512</name>
		<crc>0</crc>
		<resource_kind>MUX</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>17864.7</area>
		<delay>0.364813</delay>
		<control_delay>0.364813</control_delay>
		<data_delay>0.364813</data_delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>17864.7</comb_area>
		<seq_area>0</seq_area>
		<total_bits>0</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>275 48 242</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>
	<module>
		<name>buffer_fo4</name>
		<crc>0</crc>
		<resource_kind>BUFFER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<impermanent/>
		<area>0</area>
		<delay>0.0318</delay>
		<setup_time>0</setup_time>
		<slack>0</slack>
		<latency>0</latency>
		<pipelined>0</pipelined>
		<stallable>0</stallable>
		<word_count>0</word_count>
		<comb_area>0</comb_area>
		<seq_area>0</seq_area>
		<total_bits>1</total_bits>
		<config_realized/>
		<build_realized/>
		<build_actual_list>276</build_actual_list>
		<parent_module>cyn_mux_estimate</parent_module>
	</module>

	<lib_type>COMBO</lib_type>
	<tool_log>
		<tool_kind>BehavioralSynthesis</tool_kind>
		<tool_name>stratus_hls</tool_name>
		<gen_time>Wed May  5 00:32:01 2021</gen_time>
		<version>19.12-s100  (91710.131054)</version>
		<hostname>ws28</hostname>
		<uname>Linux ws28 3.10.0-1127.19.1.el7.x86_64 #1 SMP Tue Aug 25 17:23:54 UTC 2020 x86_64</uname>
		<user>m109061634</user>
		<cwd>/home/m109/m109061634/ee6470_mid/HLS_test/HLS_try/stratus</cwd>
		<tech_lib>/usr/cadtool/cadence/STRATUS/cur/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib</tech_lib>
		<env_var>
			<name>STRATUS_HOME</name>
			<value>/usr/cadtool/cadence/STRATUS/cur</value>
		</env_var>
		<env_var>
			<name>BDW_CYNTH_CONFIG</name>
			<value>DPA</value>
		</env_var>
	</tool_log>
	<time_units>ns</time_units>
	<cycle_time>10.0000</cycle_time>
	<cycle_slack>0.0000</cycle_slack>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_0_4.v</path>
		<module_name>DC_Filter_Add_12U_0_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_0_4.v</path>
		<module_name>DC_Filter_Add_12U_0_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_1_4.v</path>
		<module_name>DC_Filter_Add_12U_1_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_1_4.v</path>
		<module_name>DC_Filter_Add_12U_1_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_2_4.v</path>
		<module_name>DC_Filter_Add_12U_2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_2_4.v</path>
		<module_name>DC_Filter_Add_12U_2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_3_4.v</path>
		<module_name>DC_Filter_Add_12U_3_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_3_4.v</path>
		<module_name>DC_Filter_Add_12U_3_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_4_4.v</path>
		<module_name>DC_Filter_Add_12U_4_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_4_4.v</path>
		<module_name>DC_Filter_Add_12U_4_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_5_4.v</path>
		<module_name>DC_Filter_Add_12U_5_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_5_4.v</path>
		<module_name>DC_Filter_Add_12U_5_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_6_4.v</path>
		<module_name>DC_Filter_Add_12U_6_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_6_4.v</path>
		<module_name>DC_Filter_Add_12U_6_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_7_4.v</path>
		<module_name>DC_Filter_Add_12U_7_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_7_4.v</path>
		<module_name>DC_Filter_Add_12U_7_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_8_4.v</path>
		<module_name>DC_Filter_Add_12U_8_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_8_4.v</path>
		<module_name>DC_Filter_Add_12U_8_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_10_4.v</path>
		<module_name>DC_Filter_Add_12U_10_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_10_4.v</path>
		<module_name>DC_Filter_Add_12U_10_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_11_4.v</path>
		<module_name>DC_Filter_Add_12U_11_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_11_4.v</path>
		<module_name>DC_Filter_Add_12U_11_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_12_4.v</path>
		<module_name>DC_Filter_Add_12U_12_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_12_4.v</path>
		<module_name>DC_Filter_Add_12U_12_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_13_4.v</path>
		<module_name>DC_Filter_Add_12U_13_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_13_4.v</path>
		<module_name>DC_Filter_Add_12U_13_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_14_4.v</path>
		<module_name>DC_Filter_Add_12U_14_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_14_4.v</path>
		<module_name>DC_Filter_Add_12U_14_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_15_4.v</path>
		<module_name>DC_Filter_Add_12U_15_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_15_4.v</path>
		<module_name>DC_Filter_Add_12U_15_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_16_4.v</path>
		<module_name>DC_Filter_Add_12U_16_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_16_4.v</path>
		<module_name>DC_Filter_Add_12U_16_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_17_4.v</path>
		<module_name>DC_Filter_Add_12U_17_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_17_4.v</path>
		<module_name>DC_Filter_Add_12U_17_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_18_4.v</path>
		<module_name>DC_Filter_Add_12U_18_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_18_4.v</path>
		<module_name>DC_Filter_Add_12U_18_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_19_4.v</path>
		<module_name>DC_Filter_Add_12U_19_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_19_4.v</path>
		<module_name>DC_Filter_Add_12U_19_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_20_4.v</path>
		<module_name>DC_Filter_Add_12U_20_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_20_4.v</path>
		<module_name>DC_Filter_Add_12U_20_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_21_4.v</path>
		<module_name>DC_Filter_Add_12U_21_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_21_4.v</path>
		<module_name>DC_Filter_Add_12U_21_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_22_4.v</path>
		<module_name>DC_Filter_Add_12U_22_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_22_4.v</path>
		<module_name>DC_Filter_Add_12U_22_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_23_4.v</path>
		<module_name>DC_Filter_Add_12U_23_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_23_4.v</path>
		<module_name>DC_Filter_Add_12U_23_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_24_4.v</path>
		<module_name>DC_Filter_Add_12U_24_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_24_4.v</path>
		<module_name>DC_Filter_Add_12U_24_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_25_4.v</path>
		<module_name>DC_Filter_Add_12U_25_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_25_4.v</path>
		<module_name>DC_Filter_Add_12U_25_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_26_4.v</path>
		<module_name>DC_Filter_Add_12U_26_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_26_4.v</path>
		<module_name>DC_Filter_Add_12U_26_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_27_4.v</path>
		<module_name>DC_Filter_Add_12U_27_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_27_4.v</path>
		<module_name>DC_Filter_Add_12U_27_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_28_4.v</path>
		<module_name>DC_Filter_Add_12U_28_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_28_4.v</path>
		<module_name>DC_Filter_Add_12U_28_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_29_4.v</path>
		<module_name>DC_Filter_Add_12U_29_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_29_4.v</path>
		<module_name>DC_Filter_Add_12U_29_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_30_4.v</path>
		<module_name>DC_Filter_Add_12U_30_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_30_4.v</path>
		<module_name>DC_Filter_Add_12U_30_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_31_4.v</path>
		<module_name>DC_Filter_Add_12U_31_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_31_4.v</path>
		<module_name>DC_Filter_Add_12U_31_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_32_4.v</path>
		<module_name>DC_Filter_Add_12U_32_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_32_4.v</path>
		<module_name>DC_Filter_Add_12U_32_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_33_4.v</path>
		<module_name>DC_Filter_Add_12U_33_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_33_4.v</path>
		<module_name>DC_Filter_Add_12U_33_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_34_4.v</path>
		<module_name>DC_Filter_Add_12U_34_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_34_4.v</path>
		<module_name>DC_Filter_Add_12U_34_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_35_4.v</path>
		<module_name>DC_Filter_Add_12U_35_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_35_4.v</path>
		<module_name>DC_Filter_Add_12U_35_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_36_4.v</path>
		<module_name>DC_Filter_Add_12U_36_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_36_4.v</path>
		<module_name>DC_Filter_Add_12U_36_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_37_4.v</path>
		<module_name>DC_Filter_Add_12U_37_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_37_4.v</path>
		<module_name>DC_Filter_Add_12U_37_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_38_4.v</path>
		<module_name>DC_Filter_Add_12U_38_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_38_4.v</path>
		<module_name>DC_Filter_Add_12U_38_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_39_4.v</path>
		<module_name>DC_Filter_Add_12U_39_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_39_4.v</path>
		<module_name>DC_Filter_Add_12U_39_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_40_4.v</path>
		<module_name>DC_Filter_Add_12U_40_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_40_4.v</path>
		<module_name>DC_Filter_Add_12U_40_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_41_4.v</path>
		<module_name>DC_Filter_Add_12U_41_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_41_4.v</path>
		<module_name>DC_Filter_Add_12U_41_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_42_4.v</path>
		<module_name>DC_Filter_Add_12U_42_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_42_4.v</path>
		<module_name>DC_Filter_Add_12U_42_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_43_4.v</path>
		<module_name>DC_Filter_Add_12U_43_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_43_4.v</path>
		<module_name>DC_Filter_Add_12U_43_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_44_4.v</path>
		<module_name>DC_Filter_Add_12U_44_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_44_4.v</path>
		<module_name>DC_Filter_Add_12U_44_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_45_4.v</path>
		<module_name>DC_Filter_Add_12U_45_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_45_4.v</path>
		<module_name>DC_Filter_Add_12U_45_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_46_4.v</path>
		<module_name>DC_Filter_Add_12U_46_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_46_4.v</path>
		<module_name>DC_Filter_Add_12U_46_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_47_4.v</path>
		<module_name>DC_Filter_Add_12U_47_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_47_4.v</path>
		<module_name>DC_Filter_Add_12U_47_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_48_4.v</path>
		<module_name>DC_Filter_Add_12U_48_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_48_4.v</path>
		<module_name>DC_Filter_Add_12U_48_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_49_4.v</path>
		<module_name>DC_Filter_Add_12U_49_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_49_4.v</path>
		<module_name>DC_Filter_Add_12U_49_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_50_4.v</path>
		<module_name>DC_Filter_Add_12U_50_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_50_4.v</path>
		<module_name>DC_Filter_Add_12U_50_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_51_4.v</path>
		<module_name>DC_Filter_Add_12U_51_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_51_4.v</path>
		<module_name>DC_Filter_Add_12U_51_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_52_4.v</path>
		<module_name>DC_Filter_Add_12U_52_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_52_4.v</path>
		<module_name>DC_Filter_Add_12U_52_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_53_4.v</path>
		<module_name>DC_Filter_Add_12U_53_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_53_4.v</path>
		<module_name>DC_Filter_Add_12U_53_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_54_4.v</path>
		<module_name>DC_Filter_Add_12U_54_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_54_4.v</path>
		<module_name>DC_Filter_Add_12U_54_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_55_4.v</path>
		<module_name>DC_Filter_Add_12U_55_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_55_4.v</path>
		<module_name>DC_Filter_Add_12U_55_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_56_4.v</path>
		<module_name>DC_Filter_Add_12U_56_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_56_4.v</path>
		<module_name>DC_Filter_Add_12U_56_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_57_4.v</path>
		<module_name>DC_Filter_Add_12U_57_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_57_4.v</path>
		<module_name>DC_Filter_Add_12U_57_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_58_4.v</path>
		<module_name>DC_Filter_Add_12U_58_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_58_4.v</path>
		<module_name>DC_Filter_Add_12U_58_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_59_4.v</path>
		<module_name>DC_Filter_Add_12U_59_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_59_4.v</path>
		<module_name>DC_Filter_Add_12U_59_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_60_4.v</path>
		<module_name>DC_Filter_Add_12U_60_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_60_4.v</path>
		<module_name>DC_Filter_Add_12U_60_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_61_4.v</path>
		<module_name>DC_Filter_Add_12U_61_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_61_4.v</path>
		<module_name>DC_Filter_Add_12U_61_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_62_4.v</path>
		<module_name>DC_Filter_Add_12U_62_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_62_4.v</path>
		<module_name>DC_Filter_Add_12U_62_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_63_4.v</path>
		<module_name>DC_Filter_Add_12U_63_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_63_4.v</path>
		<module_name>DC_Filter_Add_12U_63_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_64_4.v</path>
		<module_name>DC_Filter_Add_12U_64_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_64_4.v</path>
		<module_name>DC_Filter_Add_12U_64_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_65_4.v</path>
		<module_name>DC_Filter_Add_12U_65_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_65_4.v</path>
		<module_name>DC_Filter_Add_12U_65_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_66_4.v</path>
		<module_name>DC_Filter_Add_12U_66_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_66_4.v</path>
		<module_name>DC_Filter_Add_12U_66_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_67_4.v</path>
		<module_name>DC_Filter_Add_12U_67_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_67_4.v</path>
		<module_name>DC_Filter_Add_12U_67_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_68_4.v</path>
		<module_name>DC_Filter_Add_12U_68_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_68_4.v</path>
		<module_name>DC_Filter_Add_12U_68_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_69_4.v</path>
		<module_name>DC_Filter_Add_12U_69_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_69_4.v</path>
		<module_name>DC_Filter_Add_12U_69_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_70_4.v</path>
		<module_name>DC_Filter_Add_12U_70_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_70_4.v</path>
		<module_name>DC_Filter_Add_12U_70_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_71_4.v</path>
		<module_name>DC_Filter_Add_12U_71_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_71_4.v</path>
		<module_name>DC_Filter_Add_12U_71_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_72_4.v</path>
		<module_name>DC_Filter_Add_12U_72_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_72_4.v</path>
		<module_name>DC_Filter_Add_12U_72_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_73_4.v</path>
		<module_name>DC_Filter_Add_12U_73_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_73_4.v</path>
		<module_name>DC_Filter_Add_12U_73_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_74_4.v</path>
		<module_name>DC_Filter_Add_12U_74_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_74_4.v</path>
		<module_name>DC_Filter_Add_12U_74_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_75_4.v</path>
		<module_name>DC_Filter_Add_12U_75_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_75_4.v</path>
		<module_name>DC_Filter_Add_12U_75_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_77_4.v</path>
		<module_name>DC_Filter_Add_12U_77_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_77_4.v</path>
		<module_name>DC_Filter_Add_12U_77_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_78_4.v</path>
		<module_name>DC_Filter_Add_12U_78_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_78_4.v</path>
		<module_name>DC_Filter_Add_12U_78_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul_12U_79_4.v</path>
		<module_name>DC_Filter_Mul_12U_79_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul_12U_79_4.v</path>
		<module_name>DC_Filter_Mul_12U_79_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_80_4.v</path>
		<module_name>DC_Filter_Add_12U_80_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_80_4.v</path>
		<module_name>DC_Filter_Add_12U_80_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul_12U_81_4.v</path>
		<module_name>DC_Filter_Mul_12U_81_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul_12U_81_4.v</path>
		<module_name>DC_Filter_Mul_12U_81_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_82_4.v</path>
		<module_name>DC_Filter_Add_12U_82_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_82_4.v</path>
		<module_name>DC_Filter_Add_12U_82_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_4U_100_4.v</path>
		<module_name>DC_Filter_Add_4U_100_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_4U_100_4.v</path>
		<module_name>DC_Filter_Add_4U_100_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_108_4.v</path>
		<module_name>DC_Filter_Add_12U_108_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_108_4.v</path>
		<module_name>DC_Filter_Add_12U_108_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_110_4.v</path>
		<module_name>DC_Filter_Add_12U_110_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_110_4.v</path>
		<module_name>DC_Filter_Add_12U_110_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_111_4.v</path>
		<module_name>DC_Filter_Add_12U_111_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_111_4.v</path>
		<module_name>DC_Filter_Add_12U_111_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_113_4.v</path>
		<module_name>DC_Filter_Add_12U_113_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_113_4.v</path>
		<module_name>DC_Filter_Add_12U_113_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_114_4.v</path>
		<module_name>DC_Filter_Add_12U_114_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_114_4.v</path>
		<module_name>DC_Filter_Add_12U_114_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_116_4.v</path>
		<module_name>DC_Filter_Add_12U_116_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_116_4.v</path>
		<module_name>DC_Filter_Add_12U_116_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_118_4.v</path>
		<module_name>DC_Filter_Add_12U_118_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_118_4.v</path>
		<module_name>DC_Filter_Add_12U_118_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_120_4.v</path>
		<module_name>DC_Filter_Add_12U_120_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_120_4.v</path>
		<module_name>DC_Filter_Add_12U_120_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_121_4.v</path>
		<module_name>DC_Filter_Add_12U_121_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_121_4.v</path>
		<module_name>DC_Filter_Add_12U_121_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_122_4.v</path>
		<module_name>DC_Filter_Add_12U_122_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_122_4.v</path>
		<module_name>DC_Filter_Add_12U_122_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_123_4.v</path>
		<module_name>DC_Filter_Add_12U_123_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_123_4.v</path>
		<module_name>DC_Filter_Add_12U_123_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_124_4.v</path>
		<module_name>DC_Filter_Add_12U_124_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_124_4.v</path>
		<module_name>DC_Filter_Add_12U_124_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_125_4.v</path>
		<module_name>DC_Filter_Add_12U_125_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_125_4.v</path>
		<module_name>DC_Filter_Add_12U_125_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_126_4.v</path>
		<module_name>DC_Filter_Add_12U_126_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_126_4.v</path>
		<module_name>DC_Filter_Add_12U_126_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_127_4.v</path>
		<module_name>DC_Filter_Add_12U_127_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_127_4.v</path>
		<module_name>DC_Filter_Add_12U_127_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_128_4.v</path>
		<module_name>DC_Filter_Add_12U_128_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_128_4.v</path>
		<module_name>DC_Filter_Add_12U_128_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_129_4.v</path>
		<module_name>DC_Filter_Add_12U_129_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_129_4.v</path>
		<module_name>DC_Filter_Add_12U_129_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_130_4.v</path>
		<module_name>DC_Filter_Add_12U_130_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_130_4.v</path>
		<module_name>DC_Filter_Add_12U_130_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_131_4.v</path>
		<module_name>DC_Filter_Add_12U_131_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_131_4.v</path>
		<module_name>DC_Filter_Add_12U_131_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_132_4.v</path>
		<module_name>DC_Filter_Add_12U_132_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_132_4.v</path>
		<module_name>DC_Filter_Add_12U_132_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_133_4.v</path>
		<module_name>DC_Filter_Add_12U_133_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_133_4.v</path>
		<module_name>DC_Filter_Add_12U_133_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_134_4.v</path>
		<module_name>DC_Filter_Add_12U_134_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_134_4.v</path>
		<module_name>DC_Filter_Add_12U_134_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_135_4.v</path>
		<module_name>DC_Filter_Add_12U_135_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_135_4.v</path>
		<module_name>DC_Filter_Add_12U_135_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_136_4.v</path>
		<module_name>DC_Filter_Add_12U_136_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_136_4.v</path>
		<module_name>DC_Filter_Add_12U_136_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_137_4.v</path>
		<module_name>DC_Filter_Add_12U_137_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_137_4.v</path>
		<module_name>DC_Filter_Add_12U_137_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_138_4.v</path>
		<module_name>DC_Filter_Add_12U_138_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_138_4.v</path>
		<module_name>DC_Filter_Add_12U_138_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_139_4.v</path>
		<module_name>DC_Filter_Add_12U_139_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_139_4.v</path>
		<module_name>DC_Filter_Add_12U_139_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_140_4.v</path>
		<module_name>DC_Filter_Add_12U_140_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_140_4.v</path>
		<module_name>DC_Filter_Add_12U_140_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_143_4.v</path>
		<module_name>DC_Filter_Add_12U_143_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_143_4.v</path>
		<module_name>DC_Filter_Add_12U_143_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_144_4.v</path>
		<module_name>DC_Filter_Add_12U_144_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_144_4.v</path>
		<module_name>DC_Filter_Add_12U_144_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_145_4.v</path>
		<module_name>DC_Filter_Add_12U_145_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_145_4.v</path>
		<module_name>DC_Filter_Add_12U_145_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_146_4.v</path>
		<module_name>DC_Filter_Add_12U_146_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_146_4.v</path>
		<module_name>DC_Filter_Add_12U_146_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_147_4.v</path>
		<module_name>DC_Filter_Add_12U_147_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_147_4.v</path>
		<module_name>DC_Filter_Add_12U_147_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_148_4.v</path>
		<module_name>DC_Filter_Add_12U_148_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_148_4.v</path>
		<module_name>DC_Filter_Add_12U_148_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_149_4.v</path>
		<module_name>DC_Filter_Add_12U_149_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_149_4.v</path>
		<module_name>DC_Filter_Add_12U_149_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_150_4.v</path>
		<module_name>DC_Filter_Add_12U_150_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_150_4.v</path>
		<module_name>DC_Filter_Add_12U_150_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_151_4.v</path>
		<module_name>DC_Filter_Add_12U_151_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_151_4.v</path>
		<module_name>DC_Filter_Add_12U_151_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_152_4.v</path>
		<module_name>DC_Filter_Add_12U_152_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_152_4.v</path>
		<module_name>DC_Filter_Add_12U_152_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_154_4.v</path>
		<module_name>DC_Filter_Add_12U_154_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_154_4.v</path>
		<module_name>DC_Filter_Add_12U_154_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_155_4.v</path>
		<module_name>DC_Filter_Add_12U_155_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_155_4.v</path>
		<module_name>DC_Filter_Add_12U_155_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_156_4.v</path>
		<module_name>DC_Filter_Add_12U_156_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_156_4.v</path>
		<module_name>DC_Filter_Add_12U_156_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_157_4.v</path>
		<module_name>DC_Filter_Add_12U_157_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_157_4.v</path>
		<module_name>DC_Filter_Add_12U_157_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_158_4.v</path>
		<module_name>DC_Filter_Add_12U_158_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_158_4.v</path>
		<module_name>DC_Filter_Add_12U_158_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_159_4.v</path>
		<module_name>DC_Filter_Add_12U_159_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_159_4.v</path>
		<module_name>DC_Filter_Add_12U_159_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_160_4.v</path>
		<module_name>DC_Filter_Add_12U_160_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_160_4.v</path>
		<module_name>DC_Filter_Add_12U_160_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_161_4.v</path>
		<module_name>DC_Filter_Add_12U_161_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_161_4.v</path>
		<module_name>DC_Filter_Add_12U_161_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_162_4.v</path>
		<module_name>DC_Filter_Add_12U_162_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_162_4.v</path>
		<module_name>DC_Filter_Add_12U_162_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_163_4.v</path>
		<module_name>DC_Filter_Add_12U_163_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_163_4.v</path>
		<module_name>DC_Filter_Add_12U_163_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_164_4.v</path>
		<module_name>DC_Filter_Add_12U_164_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_164_4.v</path>
		<module_name>DC_Filter_Add_12U_164_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_165_4.v</path>
		<module_name>DC_Filter_Add_12U_165_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_165_4.v</path>
		<module_name>DC_Filter_Add_12U_165_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_166_4.v</path>
		<module_name>DC_Filter_Add_12U_166_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_166_4.v</path>
		<module_name>DC_Filter_Add_12U_166_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_167_4.v</path>
		<module_name>DC_Filter_Add_12U_167_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_167_4.v</path>
		<module_name>DC_Filter_Add_12U_167_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_168_4.v</path>
		<module_name>DC_Filter_Add_12U_168_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_168_4.v</path>
		<module_name>DC_Filter_Add_12U_168_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_169_4.v</path>
		<module_name>DC_Filter_Add_12U_169_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_169_4.v</path>
		<module_name>DC_Filter_Add_12U_169_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_170_4.v</path>
		<module_name>DC_Filter_Add_12U_170_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_170_4.v</path>
		<module_name>DC_Filter_Add_12U_170_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_171_4.v</path>
		<module_name>DC_Filter_Add_12U_171_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_171_4.v</path>
		<module_name>DC_Filter_Add_12U_171_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_172_4.v</path>
		<module_name>DC_Filter_Add_12U_172_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_172_4.v</path>
		<module_name>DC_Filter_Add_12U_172_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_173_4.v</path>
		<module_name>DC_Filter_Add_12U_173_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_173_4.v</path>
		<module_name>DC_Filter_Add_12U_173_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_174_4.v</path>
		<module_name>DC_Filter_Add_12U_174_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_174_4.v</path>
		<module_name>DC_Filter_Add_12U_174_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_175_4.v</path>
		<module_name>DC_Filter_Add_12U_175_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_175_4.v</path>
		<module_name>DC_Filter_Add_12U_175_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_176_4.v</path>
		<module_name>DC_Filter_Add_12U_176_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_176_4.v</path>
		<module_name>DC_Filter_Add_12U_176_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_177_4.v</path>
		<module_name>DC_Filter_Add_12U_177_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_177_4.v</path>
		<module_name>DC_Filter_Add_12U_177_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_178_4.v</path>
		<module_name>DC_Filter_Add_12U_178_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_178_4.v</path>
		<module_name>DC_Filter_Add_12U_178_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_179_4.v</path>
		<module_name>DC_Filter_Add_12U_179_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_179_4.v</path>
		<module_name>DC_Filter_Add_12U_179_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_180_4.v</path>
		<module_name>DC_Filter_Add_12U_180_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_180_4.v</path>
		<module_name>DC_Filter_Add_12U_180_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_181_4.v</path>
		<module_name>DC_Filter_Add_12U_181_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_181_4.v</path>
		<module_name>DC_Filter_Add_12U_181_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_182_4.v</path>
		<module_name>DC_Filter_Add_12U_182_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_182_4.v</path>
		<module_name>DC_Filter_Add_12U_182_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_183_4.v</path>
		<module_name>DC_Filter_Add_12U_183_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_183_4.v</path>
		<module_name>DC_Filter_Add_12U_183_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_184_4.v</path>
		<module_name>DC_Filter_Add_12U_184_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_184_4.v</path>
		<module_name>DC_Filter_Add_12U_184_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_185_4.v</path>
		<module_name>DC_Filter_Add_12U_185_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_185_4.v</path>
		<module_name>DC_Filter_Add_12U_185_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_186_4.v</path>
		<module_name>DC_Filter_Add_12U_186_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_186_4.v</path>
		<module_name>DC_Filter_Add_12U_186_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_187_4.v</path>
		<module_name>DC_Filter_Add_12U_187_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_187_4.v</path>
		<module_name>DC_Filter_Add_12U_187_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_188_4.v</path>
		<module_name>DC_Filter_Add_12U_188_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_188_4.v</path>
		<module_name>DC_Filter_Add_12U_188_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_189_4.v</path>
		<module_name>DC_Filter_Add_12U_189_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_189_4.v</path>
		<module_name>DC_Filter_Add_12U_189_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_190_4.v</path>
		<module_name>DC_Filter_Add_12U_190_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_190_4.v</path>
		<module_name>DC_Filter_Add_12U_190_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_191_4.v</path>
		<module_name>DC_Filter_Add_12U_191_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_191_4.v</path>
		<module_name>DC_Filter_Add_12U_191_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_192_4.v</path>
		<module_name>DC_Filter_Add_12U_192_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_192_4.v</path>
		<module_name>DC_Filter_Add_12U_192_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_193_4.v</path>
		<module_name>DC_Filter_Add_12U_193_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_193_4.v</path>
		<module_name>DC_Filter_Add_12U_193_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_194_4.v</path>
		<module_name>DC_Filter_Add_12U_194_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_194_4.v</path>
		<module_name>DC_Filter_Add_12U_194_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_195_4.v</path>
		<module_name>DC_Filter_Add_12U_195_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_195_4.v</path>
		<module_name>DC_Filter_Add_12U_195_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_196_4.v</path>
		<module_name>DC_Filter_Add_12U_196_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_196_4.v</path>
		<module_name>DC_Filter_Add_12U_196_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_197_4.v</path>
		<module_name>DC_Filter_Add_12U_197_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_197_4.v</path>
		<module_name>DC_Filter_Add_12U_197_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_198_4.v</path>
		<module_name>DC_Filter_Add_12U_198_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_198_4.v</path>
		<module_name>DC_Filter_Add_12U_198_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_199_4.v</path>
		<module_name>DC_Filter_Add_12U_199_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_199_4.v</path>
		<module_name>DC_Filter_Add_12U_199_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_200_4.v</path>
		<module_name>DC_Filter_Add_12U_200_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_200_4.v</path>
		<module_name>DC_Filter_Add_12U_200_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_201_4.v</path>
		<module_name>DC_Filter_Add_12U_201_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_201_4.v</path>
		<module_name>DC_Filter_Add_12U_201_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_202_4.v</path>
		<module_name>DC_Filter_Add_12U_202_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_202_4.v</path>
		<module_name>DC_Filter_Add_12U_202_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_203_4.v</path>
		<module_name>DC_Filter_Add_12U_203_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_203_4.v</path>
		<module_name>DC_Filter_Add_12U_203_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_204_4.v</path>
		<module_name>DC_Filter_Add_12U_204_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_204_4.v</path>
		<module_name>DC_Filter_Add_12U_204_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_205_4.v</path>
		<module_name>DC_Filter_Add_12U_205_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_205_4.v</path>
		<module_name>DC_Filter_Add_12U_205_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_206_4.v</path>
		<module_name>DC_Filter_Add_12U_206_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_206_4.v</path>
		<module_name>DC_Filter_Add_12U_206_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_207_4.v</path>
		<module_name>DC_Filter_Add_12U_207_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_207_4.v</path>
		<module_name>DC_Filter_Add_12U_207_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_208_4.v</path>
		<module_name>DC_Filter_Add_12U_208_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_208_4.v</path>
		<module_name>DC_Filter_Add_12U_208_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_209_4.v</path>
		<module_name>DC_Filter_Add_12U_209_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_209_4.v</path>
		<module_name>DC_Filter_Add_12U_209_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_210_4.v</path>
		<module_name>DC_Filter_Add_12U_210_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_210_4.v</path>
		<module_name>DC_Filter_Add_12U_210_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_211_4.v</path>
		<module_name>DC_Filter_Add_12U_211_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_211_4.v</path>
		<module_name>DC_Filter_Add_12U_211_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_212_4.v</path>
		<module_name>DC_Filter_Add_12U_212_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_212_4.v</path>
		<module_name>DC_Filter_Add_12U_212_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_213_4.v</path>
		<module_name>DC_Filter_Add_12U_213_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_213_4.v</path>
		<module_name>DC_Filter_Add_12U_213_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_214_4.v</path>
		<module_name>DC_Filter_Add_12U_214_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_214_4.v</path>
		<module_name>DC_Filter_Add_12U_214_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_215_4.v</path>
		<module_name>DC_Filter_Add_12U_215_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_215_4.v</path>
		<module_name>DC_Filter_Add_12U_215_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_216_4.v</path>
		<module_name>DC_Filter_Add_12U_216_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_216_4.v</path>
		<module_name>DC_Filter_Add_12U_216_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_217_4.v</path>
		<module_name>DC_Filter_Add_12U_217_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_217_4.v</path>
		<module_name>DC_Filter_Add_12U_217_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_219_4.v</path>
		<module_name>DC_Filter_Add_12U_219_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_219_4.v</path>
		<module_name>DC_Filter_Add_12U_219_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_220_4.v</path>
		<module_name>DC_Filter_Add_12U_220_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_220_4.v</path>
		<module_name>DC_Filter_Add_12U_220_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_221_4.v</path>
		<module_name>DC_Filter_Add_12U_221_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_221_4.v</path>
		<module_name>DC_Filter_Add_12U_221_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_222_4.v</path>
		<module_name>DC_Filter_Add_12U_222_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_222_4.v</path>
		<module_name>DC_Filter_Add_12U_222_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_223_4.v</path>
		<module_name>DC_Filter_Add_12U_223_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_223_4.v</path>
		<module_name>DC_Filter_Add_12U_223_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_224_4.v</path>
		<module_name>DC_Filter_Add_12U_224_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_224_4.v</path>
		<module_name>DC_Filter_Add_12U_224_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_225_4.v</path>
		<module_name>DC_Filter_Add_12U_225_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_225_4.v</path>
		<module_name>DC_Filter_Add_12U_225_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_226_4.v</path>
		<module_name>DC_Filter_Add_12U_226_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_226_4.v</path>
		<module_name>DC_Filter_Add_12U_226_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_227_4.v</path>
		<module_name>DC_Filter_Add_12U_227_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_227_4.v</path>
		<module_name>DC_Filter_Add_12U_227_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_228_4.v</path>
		<module_name>DC_Filter_Add_12U_228_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_228_4.v</path>
		<module_name>DC_Filter_Add_12U_228_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_229_4.v</path>
		<module_name>DC_Filter_Add_12U_229_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_229_4.v</path>
		<module_name>DC_Filter_Add_12U_229_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_230_4.v</path>
		<module_name>DC_Filter_Add_12U_230_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_230_4.v</path>
		<module_name>DC_Filter_Add_12U_230_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_231_4.v</path>
		<module_name>DC_Filter_Add_12U_231_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_231_4.v</path>
		<module_name>DC_Filter_Add_12U_231_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_232_4.v</path>
		<module_name>DC_Filter_Add_12U_232_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_232_4.v</path>
		<module_name>DC_Filter_Add_12U_232_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_233_4.v</path>
		<module_name>DC_Filter_Add_12U_233_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_233_4.v</path>
		<module_name>DC_Filter_Add_12U_233_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_234_4.v</path>
		<module_name>DC_Filter_Add_12U_234_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_234_4.v</path>
		<module_name>DC_Filter_Add_12U_234_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_235_4.v</path>
		<module_name>DC_Filter_Add_12U_235_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_235_4.v</path>
		<module_name>DC_Filter_Add_12U_235_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_236_4.v</path>
		<module_name>DC_Filter_Add_12U_236_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_236_4.v</path>
		<module_name>DC_Filter_Add_12U_236_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_237_4.v</path>
		<module_name>DC_Filter_Add_12U_237_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_237_4.v</path>
		<module_name>DC_Filter_Add_12U_237_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_238_4.v</path>
		<module_name>DC_Filter_Add_12U_238_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_238_4.v</path>
		<module_name>DC_Filter_Add_12U_238_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_239_4.v</path>
		<module_name>DC_Filter_Add_12U_239_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_239_4.v</path>
		<module_name>DC_Filter_Add_12U_239_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_240_4.v</path>
		<module_name>DC_Filter_Add_12U_240_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_240_4.v</path>
		<module_name>DC_Filter_Add_12U_240_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_241_4.v</path>
		<module_name>DC_Filter_Add_12U_241_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_241_4.v</path>
		<module_name>DC_Filter_Add_12U_241_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_242_4.v</path>
		<module_name>DC_Filter_Add_12U_242_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_242_4.v</path>
		<module_name>DC_Filter_Add_12U_242_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_243_4.v</path>
		<module_name>DC_Filter_Add_12U_243_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_243_4.v</path>
		<module_name>DC_Filter_Add_12U_243_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_244_4.v</path>
		<module_name>DC_Filter_Add_12U_244_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_244_4.v</path>
		<module_name>DC_Filter_Add_12U_244_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_245_4.v</path>
		<module_name>DC_Filter_Add_12U_245_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_245_4.v</path>
		<module_name>DC_Filter_Add_12U_245_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_246_4.v</path>
		<module_name>DC_Filter_Add_12U_246_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_246_4.v</path>
		<module_name>DC_Filter_Add_12U_246_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_247_4.v</path>
		<module_name>DC_Filter_Add_12U_247_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_247_4.v</path>
		<module_name>DC_Filter_Add_12U_247_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_248_4.v</path>
		<module_name>DC_Filter_Add_12U_248_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_248_4.v</path>
		<module_name>DC_Filter_Add_12U_248_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_249_4.v</path>
		<module_name>DC_Filter_Add_12U_249_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_249_4.v</path>
		<module_name>DC_Filter_Add_12U_249_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_250_4.v</path>
		<module_name>DC_Filter_Add_12U_250_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_250_4.v</path>
		<module_name>DC_Filter_Add_12U_250_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_251_4.v</path>
		<module_name>DC_Filter_Add_12U_251_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_251_4.v</path>
		<module_name>DC_Filter_Add_12U_251_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_252_4.v</path>
		<module_name>DC_Filter_Add_12U_252_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_252_4.v</path>
		<module_name>DC_Filter_Add_12U_252_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_253_4.v</path>
		<module_name>DC_Filter_Add_12U_253_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_253_4.v</path>
		<module_name>DC_Filter_Add_12U_253_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_254_4.v</path>
		<module_name>DC_Filter_Add_12U_254_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_254_4.v</path>
		<module_name>DC_Filter_Add_12U_254_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_255_4.v</path>
		<module_name>DC_Filter_Add_12U_255_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_255_4.v</path>
		<module_name>DC_Filter_Add_12U_255_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_256_4.v</path>
		<module_name>DC_Filter_Add_12U_256_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_256_4.v</path>
		<module_name>DC_Filter_Add_12U_256_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_257_4.v</path>
		<module_name>DC_Filter_Add_12U_257_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_257_4.v</path>
		<module_name>DC_Filter_Add_12U_257_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_258_4.v</path>
		<module_name>DC_Filter_Add_12U_258_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_258_4.v</path>
		<module_name>DC_Filter_Add_12U_258_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_259_4.v</path>
		<module_name>DC_Filter_Add_12U_259_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_259_4.v</path>
		<module_name>DC_Filter_Add_12U_259_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_260_4.v</path>
		<module_name>DC_Filter_Add_12U_260_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_260_4.v</path>
		<module_name>DC_Filter_Add_12U_260_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_261_4.v</path>
		<module_name>DC_Filter_Add_12U_261_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_261_4.v</path>
		<module_name>DC_Filter_Add_12U_261_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_262_4.v</path>
		<module_name>DC_Filter_Add_12U_262_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_262_4.v</path>
		<module_name>DC_Filter_Add_12U_262_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_263_4.v</path>
		<module_name>DC_Filter_Add_12U_263_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_263_4.v</path>
		<module_name>DC_Filter_Add_12U_263_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_264_4.v</path>
		<module_name>DC_Filter_Add_12U_264_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_264_4.v</path>
		<module_name>DC_Filter_Add_12U_264_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_265_4.v</path>
		<module_name>DC_Filter_Add_12U_265_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_265_4.v</path>
		<module_name>DC_Filter_Add_12U_265_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_266_4.v</path>
		<module_name>DC_Filter_Add_12U_266_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_266_4.v</path>
		<module_name>DC_Filter_Add_12U_266_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_267_4.v</path>
		<module_name>DC_Filter_Add_12U_267_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_267_4.v</path>
		<module_name>DC_Filter_Add_12U_267_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_268_4.v</path>
		<module_name>DC_Filter_Add_12U_268_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_268_4.v</path>
		<module_name>DC_Filter_Add_12U_268_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_269_4.v</path>
		<module_name>DC_Filter_Add_12U_269_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_269_4.v</path>
		<module_name>DC_Filter_Add_12U_269_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_270_4.v</path>
		<module_name>DC_Filter_Add_12U_270_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_270_4.v</path>
		<module_name>DC_Filter_Add_12U_270_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_271_4.v</path>
		<module_name>DC_Filter_Add_12U_271_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_271_4.v</path>
		<module_name>DC_Filter_Add_12U_271_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_272_4.v</path>
		<module_name>DC_Filter_Add_12U_272_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_272_4.v</path>
		<module_name>DC_Filter_Add_12U_272_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_273_4.v</path>
		<module_name>DC_Filter_Add_12U_273_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_273_4.v</path>
		<module_name>DC_Filter_Add_12U_273_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_274_4.v</path>
		<module_name>DC_Filter_Add_12U_274_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_274_4.v</path>
		<module_name>DC_Filter_Add_12U_274_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_275_4.v</path>
		<module_name>DC_Filter_Add_12U_275_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_275_4.v</path>
		<module_name>DC_Filter_Add_12U_275_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_276_4.v</path>
		<module_name>DC_Filter_Add_12U_276_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_276_4.v</path>
		<module_name>DC_Filter_Add_12U_276_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_277_4.v</path>
		<module_name>DC_Filter_Add_12U_277_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_277_4.v</path>
		<module_name>DC_Filter_Add_12U_277_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_278_4.v</path>
		<module_name>DC_Filter_Add_12U_278_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_278_4.v</path>
		<module_name>DC_Filter_Add_12U_278_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_279_4.v</path>
		<module_name>DC_Filter_Add_12U_279_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_279_4.v</path>
		<module_name>DC_Filter_Add_12U_279_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_280_4.v</path>
		<module_name>DC_Filter_Add_12U_280_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_280_4.v</path>
		<module_name>DC_Filter_Add_12U_280_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_281_4.v</path>
		<module_name>DC_Filter_Add_12U_281_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_281_4.v</path>
		<module_name>DC_Filter_Add_12U_281_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_282_4.v</path>
		<module_name>DC_Filter_Add_12U_282_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_282_4.v</path>
		<module_name>DC_Filter_Add_12U_282_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_283_4.v</path>
		<module_name>DC_Filter_Add_12U_283_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_283_4.v</path>
		<module_name>DC_Filter_Add_12U_283_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_284_4.v</path>
		<module_name>DC_Filter_Add_12U_284_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_284_4.v</path>
		<module_name>DC_Filter_Add_12U_284_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_285_4.v</path>
		<module_name>DC_Filter_Add_12U_285_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_285_4.v</path>
		<module_name>DC_Filter_Add_12U_285_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_286_4.v</path>
		<module_name>DC_Filter_Add_12U_286_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_286_4.v</path>
		<module_name>DC_Filter_Add_12U_286_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_287_4.v</path>
		<module_name>DC_Filter_Add_12U_287_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_287_4.v</path>
		<module_name>DC_Filter_Add_12U_287_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_288_4.v</path>
		<module_name>DC_Filter_Add_12U_288_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_288_4.v</path>
		<module_name>DC_Filter_Add_12U_288_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_289_4.v</path>
		<module_name>DC_Filter_Add_12U_289_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_289_4.v</path>
		<module_name>DC_Filter_Add_12U_289_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_290_4.v</path>
		<module_name>DC_Filter_Add_12U_290_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_290_4.v</path>
		<module_name>DC_Filter_Add_12U_290_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_291_4.v</path>
		<module_name>DC_Filter_Add_12U_291_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_291_4.v</path>
		<module_name>DC_Filter_Add_12U_291_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_292_4.v</path>
		<module_name>DC_Filter_Add_12U_292_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_292_4.v</path>
		<module_name>DC_Filter_Add_12U_292_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u1_4.v</path>
		<module_name>DC_Filter_Add2i1u1_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i1u1_4.v</path>
		<module_name>DC_Filter_Add2i1u1_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add2u2Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add2u2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add2u2Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i159Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i159Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i159Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i159Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i158Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i158Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i158Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i158Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i157Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i157Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i157Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i157Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i156Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i156Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i156Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i156Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i155Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i155Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i155Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i155Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i154Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i154Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i154Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i154Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i153Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i153Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i153Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i153Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i152Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i152Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i152Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i152Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i151Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i151Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i151Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i151Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i150Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i150Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i150Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i150Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i149Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i149Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i149Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i149Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i148Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i148Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i148Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i148Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i147Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i147Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i147Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i147Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i146Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i146Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i146Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i146Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i145Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i145Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i145Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i145Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i144Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i144Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i144Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i144Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i143Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i143Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i143Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i143Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i142Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i142Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i142Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i142Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i141Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i141Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i141Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i141Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i140Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i140Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i140Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i140Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i139Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i139Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i139Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i139Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i138Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i138Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i138Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i138Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i137Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i137Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i137Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i137Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i136Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i136Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i136Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i136Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i135Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i135Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i135Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i135Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i134Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i134Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i134Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i134Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i133Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i133Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i133Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i133Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i132Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i132Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i132Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i132Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i131Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i131Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i131Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i131Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i130Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i130Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i130Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i130Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i129Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i129Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i129Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i129Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i128Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i128Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i128Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i128Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i127Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i127Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i127Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i127Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i126Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i126Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i126Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i126Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i125Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i125Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i125Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i125Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i124Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i124Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i124Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i124Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i123Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i123Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i123Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i123Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i122Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i122Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i122Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i122Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i121Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i121Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i121Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i121Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i120Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i120Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i120Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i120Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i119Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i119Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i119Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i119Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i118Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i118Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i118Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i118Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i117Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i117Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i117Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i117Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i116Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i116Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i116Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i116Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i115Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i115Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i115Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i115Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i114Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i114Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i114Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i114Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i113Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i113Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i113Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i113Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i112Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i112Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i112Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i112Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i111Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i111Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i111Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i111Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i110Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i110Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i110Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i110Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i109Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i109Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i109Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i109Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i108Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i108Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i108Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i108Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i107Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i107Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i107Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i107Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i106Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i106Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i106Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i106Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i105Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i105Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i105Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i105Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i104Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i104Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i104Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i104Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i103Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i103Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i103Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i103Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i102Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i102Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i102Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i102Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i101Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i101Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i101Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i101Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i100Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i100Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i100Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i100Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i99Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i99Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i99Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i99Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i98Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i98Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i98Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i98Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i97Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i97Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i97Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i97Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i96Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i96Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i96Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i96Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i95Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i95Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i95Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i95Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i94Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i94Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i94Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i94Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i93Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i93Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i93Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i93Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i92Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i92Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i92Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i92Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i91Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i91Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i91Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i91Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i90Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i90Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i90Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i90Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i89Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i89Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i89Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i89Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i88Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i88Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i88Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i88Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i87Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i87Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i87Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i87Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i86Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i86Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i86Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i86Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i85Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i85Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i85Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i85Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i84Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i84Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i84Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i84Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i83Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i83Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i83Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i83Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i82Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i82Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i82Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i82Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i81Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i81Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i81Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i81Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i80Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i80Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i80Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i80Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i79Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i79Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i79Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i79Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i78Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i78Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i78Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i78Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i77Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i77Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i77Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i77Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i76Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i76Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i76Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i76Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i75Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i75Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i75Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i75Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i74Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i74Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i74Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i74Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i73Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i73Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i73Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i73Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i72Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i72Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i72Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i72Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i71Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i71Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i71Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i71Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i70Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i70Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i70Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i70Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i69Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i69Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i69Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i69Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i68Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i68Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i68Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i68Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i67Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i67Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i67Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i67Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i66Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i66Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i66Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i66Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i65Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i65Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i65Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i65Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i64Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i64Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i64Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i64Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i63Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i63Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i63Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i63Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i62Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i62Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i62Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i62Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i61Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i61Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i61Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i61Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i60Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i60Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i60Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i60Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i59Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i59Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i59Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i59Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i58Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i58Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i58Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i58Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i57Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i57Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i57Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i57Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i56Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i56Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i56Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i56Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i55Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i55Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i55Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i55Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i54Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i54Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i54Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i54Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i53Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i53Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i53Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i53Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i52Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i52Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i52Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i52Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i51Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i51Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i51Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i51Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i50Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i50Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i50Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i50Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i49Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i49Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i49Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i49Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i48Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i48Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i48Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i48Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i47Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i47Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i47Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i47Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i46Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i46Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i46Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i46Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i45Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i45Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i45Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i45Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i44Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i44Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i44Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i44Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i43Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i43Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i43Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i43Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i42Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i42Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i42Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i42Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i41Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i41Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i41Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i41Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i40Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i40Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i40Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i40Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i39Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i39Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i39Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i39Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i38Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i38Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i38Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i38Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i37Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i37Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i37Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i37Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i36Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i36Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i36Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i36Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i35Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i35Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i35Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i35Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i34Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i34Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i34Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i34Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i33Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i33Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i33Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i33Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i32Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i32Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i32Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i32Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i31Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i31Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i31Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i31Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i30Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i30Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i30Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i30Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i29Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i29Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i29Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i29Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i28Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i28Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i28Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i28Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i27Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i27Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i27Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i27Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i26Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i26Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i26Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i26Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i25Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i25Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i25Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i25Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i24Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i24Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i24Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i24Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i23Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i23Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i23Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i23Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i22Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i22Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i22Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i22Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i21Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i21Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i21Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i21Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i20Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i20Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i20Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i20Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i19Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i19Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i19Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i19Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i18Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i18Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i18Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i18Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i17Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i17Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i17Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i17Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i16Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i16Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i16Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i16Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i15Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i15Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i15Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i15Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i14Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i14Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i14Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i14Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i13Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i13Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i13Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i13Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i12Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i12Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i12Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i12Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i11Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i11Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i11Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i11Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i10Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i10Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i10Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i10Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i9Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i9Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i9Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i8Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i8Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i8Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i8Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i7Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i7Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i7Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i7Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i6Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i6Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i6Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i6Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i5Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i5Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i5Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i5Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i4Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i4Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i4Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i4Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i3Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i3Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i3Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i3Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i2Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i2Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i2Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i2Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i1Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i1Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i1Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i256Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i256Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i256Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i256Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i255Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i255Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i255Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i255Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i254Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i254Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i254Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i254Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i253Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i253Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i253Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i253Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i252Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i252Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i252Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i252Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i251Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i251Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i251Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i251Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i250Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i250Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i250Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i250Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i249Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i249Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i249Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i249Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i248Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i248Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i248Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i248Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i247Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i247Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i247Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i247Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i246Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i246Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i246Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i246Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i245Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i245Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i245Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i245Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i244Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i244Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i244Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i244Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i243Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i243Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i243Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i243Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i242Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i242Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i242Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i242Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i241Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i241Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i241Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i241Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i240Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i240Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i240Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i240Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i239Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i239Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i239Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i239Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i238Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i238Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i238Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i238Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i237Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i237Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i237Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i237Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i236Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i236Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i236Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i236Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i235Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i235Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i235Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i235Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i234Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i234Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i234Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i234Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i233Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i233Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i233Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i233Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i232Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i232Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i232Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i232Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i231Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i231Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i231Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i231Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i230Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i230Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i230Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i230Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i229Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i229Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i229Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i229Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i228Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i228Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i228Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i228Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i227Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i227Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i227Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i227Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i226Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i226Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i226Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i226Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i225Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i225Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i225Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i225Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i224Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i224Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i224Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i224Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i223Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i223Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i223Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i223Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i222Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i222Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i222Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i222Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i221Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i221Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i221Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i221Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i220Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i220Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i220Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i220Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i219Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i219Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i219Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i219Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i218Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i218Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i218Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i218Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i217Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i217Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i217Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i217Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i216Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i216Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i216Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i216Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i215Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i215Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i215Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i215Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i214Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i214Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i214Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i214Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i213Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i213Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i213Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i213Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i212Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i212Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i212Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i212Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i211Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i211Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i211Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i211Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i210Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i210Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i210Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i210Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i209Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i209Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i209Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i209Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i208Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i208Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i208Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i208Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i207Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i207Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i207Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i207Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i206Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i206Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i206Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i206Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i205Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i205Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i205Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i205Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i204Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i204Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i204Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i204Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i203Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i203Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i203Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i203Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i202Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i202Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i202Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i202Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i201Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i201Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i201Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i201Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i200Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i200Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i200Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i200Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i199Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i199Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i199Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i199Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i198Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i198Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i198Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i198Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i197Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i197Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i197Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i197Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i196Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i196Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i196Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i196Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i195Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i195Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i195Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i195Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i194Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i194Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i194Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i194Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i193Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i193Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i193Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i193Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i192Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i192Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i192Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i192Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i191Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i191Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i191Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i191Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i190Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i190Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i190Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i190Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i189Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i189Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i189Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i189Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i188Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i188Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i188Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i188Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i187Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i187Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i187Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i187Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i186Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i186Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i186Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i186Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i185Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i185Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i185Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i185Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i184Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i184Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i184Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i184Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i183Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i183Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i183Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i183Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i182Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i182Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i182Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i182Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i181Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i181Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i181Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i181Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i180Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i180Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i180Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i180Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i179Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i179Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i179Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i179Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i178Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i178Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i178Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i178Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i177Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i177Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i177Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i177Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i176Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i176Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i176Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i176Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i175Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i175Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i175Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i175Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i174Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i174Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i174Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i174Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i173Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i173Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i173Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i173Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i172Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i172Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i172Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i172Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i171Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i171Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i171Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i171Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i170Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i170Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i170Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i170Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i169Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i169Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i169Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i169Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i168Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i168Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i168Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i168Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i167Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i167Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i167Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i167Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i166Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i166Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i166Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i166Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i165Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i165Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i165Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i165Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i164Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i164Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i164Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i164Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i163Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i163Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i163Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i163Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i162Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i162Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i162Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i162Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i161Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i161Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i161Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i161Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i160Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i160Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i160Mul2i258Add3i1u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i160Mul2i258Add3i1u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i22Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i22Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i22Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i22Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i21Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i21Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i21Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i21Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i20Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i20Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i20Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i20Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i19Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i19Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i19Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i19Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i18Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i18Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i18Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i18Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i17Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i17Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i17Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i17Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i16Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i16Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i16Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i16Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i15Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i15Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i15Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i15Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i14Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i14Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i14Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i14Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i13Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i13Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i13Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i13Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i12Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i12Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i12Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i12Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i11Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i11Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i11Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i11Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i10Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i10Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i10Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i10Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i9Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i9Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i9Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i9Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i8Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i8Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i8Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i8Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i7Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i7Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i7Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i7Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i6Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i6Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i6Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i6Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i5Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i5Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i5Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i5Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i4Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i4Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i4Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i4Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i3Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i3Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i3Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i3Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i2Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i2Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i2Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i2Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i1Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i1Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i1Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i256Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i256Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i256Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i256Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i255Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i255Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i255Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i255Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i254Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i254Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i254Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i254Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i253Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i253Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i253Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i253Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i252Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i252Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i252Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i252Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i251Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i251Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i251Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i251Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i250Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i250Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i250Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i250Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i249Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i249Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i249Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i249Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i248Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i248Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i248Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i248Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i247Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i247Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i247Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i247Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i246Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i246Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i246Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i246Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i245Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i245Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i245Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i245Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i244Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i244Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i244Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i244Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i243Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i243Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i243Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i243Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i242Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i242Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i242Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i242Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i241Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i241Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i241Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i241Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i240Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i240Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i240Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i240Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i239Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i239Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i239Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i239Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i238Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i238Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i238Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i238Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i237Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i237Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i237Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i237Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i236Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i236Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i236Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i236Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i235Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i235Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i235Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i235Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i234Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i234Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i234Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i234Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i233Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i233Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i233Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i233Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i232Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i232Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i232Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i232Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i231Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i231Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i231Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i231Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i230Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i230Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i230Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i230Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i229Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i229Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i229Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i229Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i228Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i228Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i228Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i228Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i227Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i227Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i227Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i227Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i226Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i226Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i226Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i226Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i225Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i225Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i225Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i225Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i224Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i224Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i224Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i224Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i223Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i223Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i223Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i223Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i222Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i222Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i222Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i222Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i221Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i221Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i221Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i221Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i220Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i220Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i220Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i220Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i219Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i219Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i219Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i219Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i218Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i218Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i218Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i218Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i217Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i217Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i217Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i217Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i216Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i216Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i216Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i216Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i215Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i215Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i215Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i215Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i214Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i214Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i214Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i214Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i213Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i213Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i213Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i213Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i212Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i212Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i212Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i212Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i211Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i211Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i211Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i211Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i210Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i210Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i210Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i210Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i209Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i209Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i209Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i209Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i208Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i208Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i208Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i208Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i207Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i207Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i207Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i207Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i206Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i206Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i206Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i206Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i205Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i205Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i205Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i205Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i204Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i204Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i204Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i204Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i203Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i203Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i203Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i203Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i202Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i202Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i202Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i202Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i201Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i201Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i201Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i201Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i200Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i200Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i200Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i200Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i199Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i199Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i199Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i199Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i198Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i198Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i198Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i198Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i197Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i197Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i197Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i197Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i196Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i196Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i196Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i196Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i195Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i195Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i195Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i195Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i194Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i194Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i194Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i194Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i193Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i193Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i193Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i193Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i192Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i192Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i192Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i192Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i191Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i191Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i191Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i191Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i190Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i190Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i190Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i190Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i189Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i189Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i189Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i189Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i188Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i188Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i188Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i188Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i187Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i187Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i187Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i187Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i186Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i186Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i186Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i186Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i185Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i185Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i185Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i185Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i184Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i184Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i184Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i184Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i183Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i183Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i183Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i183Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i182Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i182Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i182Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i182Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i181Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i181Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i181Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i181Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i180Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i180Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i180Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i180Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i179Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i179Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i179Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i179Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i178Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i178Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i178Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i178Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i177Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i177Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i177Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i177Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i176Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i176Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i176Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i176Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i175Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i175Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i175Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i175Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i174Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i174Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i174Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i174Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i173Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i173Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i173Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i173Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i172Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i172Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i172Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i172Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i171Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i171Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i171Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i171Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i170Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i170Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i170Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i170Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i169Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i169Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i169Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i169Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i168Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i168Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i168Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i168Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i167Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i167Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i167Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i167Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i166Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i166Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i166Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i166Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i165Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i165Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i165Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i165Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i164Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i164Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i164Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i164Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i163Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i163Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i163Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i163Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i162Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i162Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i162Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i162Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i161Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i161Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i161Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i161Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i160Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i160Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i160Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i160Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i159Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i159Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i159Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i159Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i158Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i158Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i158Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i158Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i157Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i157Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i157Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i157Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i156Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i156Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i156Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i156Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i155Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i155Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i155Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i155Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i154Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i154Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i154Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i154Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i153Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i153Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i153Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i153Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i152Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i152Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i152Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i152Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i151Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i151Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i151Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i151Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i150Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i150Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i150Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i150Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i149Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i149Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i149Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i149Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i148Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i148Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i148Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i148Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i147Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i147Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i147Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i147Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i146Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i146Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i146Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i146Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i145Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i145Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i145Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i145Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i144Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i144Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i144Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i144Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i143Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i143Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i143Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i143Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i142Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i142Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i142Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i142Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i141Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i141Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i141Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i141Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i140Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i140Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i140Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i140Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i139Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i139Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i139Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i139Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i138Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i138Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i138Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i138Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i137Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i137Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i137Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i137Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i136Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i136Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i136Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i136Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i135Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i135Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i135Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i135Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i134Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i134Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i134Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i134Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i133Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i133Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i133Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i133Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i132Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i132Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i132Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i132Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i131Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i131Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i131Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i131Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i130Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i130Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i130Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i130Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i129Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i129Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i129Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i129Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i128Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i128Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i128Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i128Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i127Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i127Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i127Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i127Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i126Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i126Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i126Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i126Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i125Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i125Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i125Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i125Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i124Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i124Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i124Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i124Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i123Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i123Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i123Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i123Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i122Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i122Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i122Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i122Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i121Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i121Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i121Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i121Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i120Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i120Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i120Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i120Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i119Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i119Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i119Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i119Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i118Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i118Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i118Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i118Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i117Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i117Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i117Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i117Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i116Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i116Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i116Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i116Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i115Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i115Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i115Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i115Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i114Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i114Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i114Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i114Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i113Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i113Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i113Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i113Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i112Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i112Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i112Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i112Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i111Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i111Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i111Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i111Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i110Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i110Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i110Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i110Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i109Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i109Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i109Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i109Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i108Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i108Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i108Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i108Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i107Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i107Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i107Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i107Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i106Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i106Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i106Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i106Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i105Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i105Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i105Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i105Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i104Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i104Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i104Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i104Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i103Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i103Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i103Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i103Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i102Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i102Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i102Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i102Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i101Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i101Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i101Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i101Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i100Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i100Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i100Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i100Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i99Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i99Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i99Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i99Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i98Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i98Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i98Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i98Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i97Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i97Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i97Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i97Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i96Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i96Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i96Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i96Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i95Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i95Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i95Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i95Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i94Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i94Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i94Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i94Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i93Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i93Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i93Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i93Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i92Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i92Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i92Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i92Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i91Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i91Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i91Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i91Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i90Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i90Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i90Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i90Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i89Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i89Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i89Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i89Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i88Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i88Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i88Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i88Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i87Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i87Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i87Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i87Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i86Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i86Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i86Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i86Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i85Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i85Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i85Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i85Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i84Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i84Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i84Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i84Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i83Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i83Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i83Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i83Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i82Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i82Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i82Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i82Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i81Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i81Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i81Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i81Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i80Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i80Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i80Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i80Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i79Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i79Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i79Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i79Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i78Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i78Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i78Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i78Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i77Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i77Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i77Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i77Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i76Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i76Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i76Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i76Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i75Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i75Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i75Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i75Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i74Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i74Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i74Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i74Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i73Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i73Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i73Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i73Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i72Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i72Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i72Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i72Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i71Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i71Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i71Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i71Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i70Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i70Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i70Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i70Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i69Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i69Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i69Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i69Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i68Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i68Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i68Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i68Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i67Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i67Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i67Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i67Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i66Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i66Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i66Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i66Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i65Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i65Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i65Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i65Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i64Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i64Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i64Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i64Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i63Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i63Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i63Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i63Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i62Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i62Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i62Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i62Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i61Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i61Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i61Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i61Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i60Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i60Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i60Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i60Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i59Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i59Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i59Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i59Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i58Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i58Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i58Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i58Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i57Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i57Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i57Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i57Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i56Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i56Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i56Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i56Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i55Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i55Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i55Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i55Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i54Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i54Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i54Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i54Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i53Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i53Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i53Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i53Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i52Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i52Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i52Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i52Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i51Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i51Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i51Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i51Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i50Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i50Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i50Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i50Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i49Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i49Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i49Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i49Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i48Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i48Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i48Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i48Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i47Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i47Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i47Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i47Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i46Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i46Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i46Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i46Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i45Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i45Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i45Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i45Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i44Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i44Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i44Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i44Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i43Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i43Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i43Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i43Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i42Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i42Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i42Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i42Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i41Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i41Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i41Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i41Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i40Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i40Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i40Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i40Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i39Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i39Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i39Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i39Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i38Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i38Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i38Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i38Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i37Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i37Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i37Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i37Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i36Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i36Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i36Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i36Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i35Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i35Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i35Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i35Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i34Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i34Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i34Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i34Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i33Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i33Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i33Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i33Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i32Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i32Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i32Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i32Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i31Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i31Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i31Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i31Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i30Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i30Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i30Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i30Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i29Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i29Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i29Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i29Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i28Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i28Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i28Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i28Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i27Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i27Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i27Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i27Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i26Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i26Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i26Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i26Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i25Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i25Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i25Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i25Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i24Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i24Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i24Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i24Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i23Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i23Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i23Mul2i258Add2u1Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i23Mul2i258Add2u1Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add2i2Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add2i2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add2i2Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add3u8u2Mul2i258Add2u2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add3u8u2Mul2i258Add2u2Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add3u8u2Mul2i258Add2u2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add3u8u2Mul2i258Add2u2Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i6u2_4.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u9Mul2i258Add2i6u2_4.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i3u2_4.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u9Mul2i258Add2i3u2_4.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i6u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add2i6u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add2i6u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add2i6u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add2i3u2_4.v</path>
		<module_name>DC_Filter_Mul2i258Add2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u12_4.v</path>
		<module_name>DC_Filter_Add2i1u12_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i1u12_4.v</path>
		<module_name>DC_Filter_Add2i1u12_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi2u2_4.v</path>
		<module_name>DC_Filter_Eqi2u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Eqi2u2_4.v</path>
		<module_name>DC_Filter_Eqi2u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi1u2_4.v</path>
		<module_name>DC_Filter_Eqi1u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Eqi1u2_4.v</path>
		<module_name>DC_Filter_Eqi1u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i2Mul2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i2Mul2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i2Mul2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258u2_4.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u9Mul2i258u2_4.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2iLLu9_4.v</path>
		<module_name>DC_Filter_Add2iLLu9_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2iLLu9_4.v</path>
		<module_name>DC_Filter_Add2iLLu9_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u8_4.v</path>
		<module_name>DC_Filter_Add2i1u8_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i1u8_4.v</path>
		<module_name>DC_Filter_Add2i1u8_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i6u2_4.v</path>
		<module_name>DC_Filter_Add2i6u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i6u2_4.v</path>
		<module_name>DC_Filter_Add2i6u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i3u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i3u2_4.v</path>
		<module_name>DC_Filter_Add2i3u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000001_4.v</path>
		<module_name>DC_Filter_gen000001_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_gen000001_4.v</path>
		<module_name>DC_Filter_gen000001_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Lti258u12_4.v</path>
		<module_name>DC_Filter_Lti258u12_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Lti258u12_4.v</path>
		<module_name>DC_Filter_Lti258u12_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Lti257u12_4.v</path>
		<module_name>DC_Filter_Lti257u12_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Lti257u12_4.v</path>
		<module_name>DC_Filter_Lti257u12_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258u2_4.v</path>
		<module_name>DC_Filter_Mul2i258u2_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258u2_4.v</path>
		<module_name>DC_Filter_Mul2i258u2_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000002_4.v</path>
		<module_name>DC_Filter_gen000002_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_gen000002_4.v</path>
		<module_name>DC_Filter_gen000002_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2Mul2u4u8u12_4.v</path>
		<module_name>DC_Filter_Add2Mul2u4u8u12_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2Mul2u4u8u12_4.v</path>
		<module_name>DC_Filter_Add2Mul2u4u8u12_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_0_1.v</path>
		<module_name>DC_Filter_Add_12U_0_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_0_1.v</path>
		<module_name>DC_Filter_Add_12U_0_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_1_1.v</path>
		<module_name>DC_Filter_Add_12U_1_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_1_1.v</path>
		<module_name>DC_Filter_Add_12U_1_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_2_1.v</path>
		<module_name>DC_Filter_Add_12U_2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_2_1.v</path>
		<module_name>DC_Filter_Add_12U_2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_3_1.v</path>
		<module_name>DC_Filter_Add_12U_3_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_3_1.v</path>
		<module_name>DC_Filter_Add_12U_3_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_4_1.v</path>
		<module_name>DC_Filter_Add_12U_4_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_4_1.v</path>
		<module_name>DC_Filter_Add_12U_4_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_5_1.v</path>
		<module_name>DC_Filter_Add_12U_5_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_5_1.v</path>
		<module_name>DC_Filter_Add_12U_5_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_6_1.v</path>
		<module_name>DC_Filter_Add_12U_6_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_6_1.v</path>
		<module_name>DC_Filter_Add_12U_6_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_7_1.v</path>
		<module_name>DC_Filter_Add_12U_7_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_7_1.v</path>
		<module_name>DC_Filter_Add_12U_7_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_8_1.v</path>
		<module_name>DC_Filter_Add_12U_8_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_8_1.v</path>
		<module_name>DC_Filter_Add_12U_8_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_10_1.v</path>
		<module_name>DC_Filter_Add_12U_10_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_10_1.v</path>
		<module_name>DC_Filter_Add_12U_10_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_11_1.v</path>
		<module_name>DC_Filter_Add_12U_11_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_11_1.v</path>
		<module_name>DC_Filter_Add_12U_11_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_12_1.v</path>
		<module_name>DC_Filter_Add_12U_12_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_12_1.v</path>
		<module_name>DC_Filter_Add_12U_12_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_13_1.v</path>
		<module_name>DC_Filter_Add_12U_13_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_13_1.v</path>
		<module_name>DC_Filter_Add_12U_13_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_14_1.v</path>
		<module_name>DC_Filter_Add_12U_14_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_14_1.v</path>
		<module_name>DC_Filter_Add_12U_14_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_15_1.v</path>
		<module_name>DC_Filter_Add_12U_15_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_15_1.v</path>
		<module_name>DC_Filter_Add_12U_15_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_16_1.v</path>
		<module_name>DC_Filter_Add_12U_16_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_16_1.v</path>
		<module_name>DC_Filter_Add_12U_16_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_17_1.v</path>
		<module_name>DC_Filter_Add_12U_17_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_17_1.v</path>
		<module_name>DC_Filter_Add_12U_17_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_18_1.v</path>
		<module_name>DC_Filter_Add_12U_18_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_18_1.v</path>
		<module_name>DC_Filter_Add_12U_18_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_19_1.v</path>
		<module_name>DC_Filter_Add_12U_19_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_19_1.v</path>
		<module_name>DC_Filter_Add_12U_19_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_20_1.v</path>
		<module_name>DC_Filter_Add_12U_20_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_20_1.v</path>
		<module_name>DC_Filter_Add_12U_20_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_21_1.v</path>
		<module_name>DC_Filter_Add_12U_21_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_21_1.v</path>
		<module_name>DC_Filter_Add_12U_21_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_22_1.v</path>
		<module_name>DC_Filter_Add_12U_22_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_22_1.v</path>
		<module_name>DC_Filter_Add_12U_22_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_23_1.v</path>
		<module_name>DC_Filter_Add_12U_23_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_23_1.v</path>
		<module_name>DC_Filter_Add_12U_23_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_24_1.v</path>
		<module_name>DC_Filter_Add_12U_24_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_24_1.v</path>
		<module_name>DC_Filter_Add_12U_24_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_25_1.v</path>
		<module_name>DC_Filter_Add_12U_25_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_25_1.v</path>
		<module_name>DC_Filter_Add_12U_25_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_26_1.v</path>
		<module_name>DC_Filter_Add_12U_26_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_26_1.v</path>
		<module_name>DC_Filter_Add_12U_26_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_27_1.v</path>
		<module_name>DC_Filter_Add_12U_27_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_27_1.v</path>
		<module_name>DC_Filter_Add_12U_27_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_28_1.v</path>
		<module_name>DC_Filter_Add_12U_28_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_28_1.v</path>
		<module_name>DC_Filter_Add_12U_28_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_29_1.v</path>
		<module_name>DC_Filter_Add_12U_29_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_29_1.v</path>
		<module_name>DC_Filter_Add_12U_29_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_30_1.v</path>
		<module_name>DC_Filter_Add_12U_30_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_30_1.v</path>
		<module_name>DC_Filter_Add_12U_30_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_31_1.v</path>
		<module_name>DC_Filter_Add_12U_31_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_31_1.v</path>
		<module_name>DC_Filter_Add_12U_31_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_32_1.v</path>
		<module_name>DC_Filter_Add_12U_32_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_32_1.v</path>
		<module_name>DC_Filter_Add_12U_32_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_33_1.v</path>
		<module_name>DC_Filter_Add_12U_33_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_33_1.v</path>
		<module_name>DC_Filter_Add_12U_33_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_34_1.v</path>
		<module_name>DC_Filter_Add_12U_34_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_34_1.v</path>
		<module_name>DC_Filter_Add_12U_34_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_35_1.v</path>
		<module_name>DC_Filter_Add_12U_35_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_35_1.v</path>
		<module_name>DC_Filter_Add_12U_35_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_36_1.v</path>
		<module_name>DC_Filter_Add_12U_36_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_36_1.v</path>
		<module_name>DC_Filter_Add_12U_36_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_37_1.v</path>
		<module_name>DC_Filter_Add_12U_37_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_37_1.v</path>
		<module_name>DC_Filter_Add_12U_37_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_38_1.v</path>
		<module_name>DC_Filter_Add_12U_38_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_38_1.v</path>
		<module_name>DC_Filter_Add_12U_38_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_39_1.v</path>
		<module_name>DC_Filter_Add_12U_39_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_39_1.v</path>
		<module_name>DC_Filter_Add_12U_39_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_40_1.v</path>
		<module_name>DC_Filter_Add_12U_40_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_40_1.v</path>
		<module_name>DC_Filter_Add_12U_40_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_41_1.v</path>
		<module_name>DC_Filter_Add_12U_41_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_41_1.v</path>
		<module_name>DC_Filter_Add_12U_41_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_42_1.v</path>
		<module_name>DC_Filter_Add_12U_42_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_42_1.v</path>
		<module_name>DC_Filter_Add_12U_42_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_43_1.v</path>
		<module_name>DC_Filter_Add_12U_43_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_43_1.v</path>
		<module_name>DC_Filter_Add_12U_43_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_44_1.v</path>
		<module_name>DC_Filter_Add_12U_44_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_44_1.v</path>
		<module_name>DC_Filter_Add_12U_44_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_45_1.v</path>
		<module_name>DC_Filter_Add_12U_45_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_45_1.v</path>
		<module_name>DC_Filter_Add_12U_45_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_46_1.v</path>
		<module_name>DC_Filter_Add_12U_46_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_46_1.v</path>
		<module_name>DC_Filter_Add_12U_46_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_47_1.v</path>
		<module_name>DC_Filter_Add_12U_47_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_47_1.v</path>
		<module_name>DC_Filter_Add_12U_47_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_48_1.v</path>
		<module_name>DC_Filter_Add_12U_48_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_48_1.v</path>
		<module_name>DC_Filter_Add_12U_48_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_49_1.v</path>
		<module_name>DC_Filter_Add_12U_49_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_49_1.v</path>
		<module_name>DC_Filter_Add_12U_49_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_50_1.v</path>
		<module_name>DC_Filter_Add_12U_50_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_50_1.v</path>
		<module_name>DC_Filter_Add_12U_50_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_51_1.v</path>
		<module_name>DC_Filter_Add_12U_51_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_51_1.v</path>
		<module_name>DC_Filter_Add_12U_51_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_52_1.v</path>
		<module_name>DC_Filter_Add_12U_52_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_52_1.v</path>
		<module_name>DC_Filter_Add_12U_52_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_53_1.v</path>
		<module_name>DC_Filter_Add_12U_53_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_53_1.v</path>
		<module_name>DC_Filter_Add_12U_53_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_54_1.v</path>
		<module_name>DC_Filter_Add_12U_54_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_54_1.v</path>
		<module_name>DC_Filter_Add_12U_54_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_55_1.v</path>
		<module_name>DC_Filter_Add_12U_55_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_55_1.v</path>
		<module_name>DC_Filter_Add_12U_55_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_56_1.v</path>
		<module_name>DC_Filter_Add_12U_56_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_56_1.v</path>
		<module_name>DC_Filter_Add_12U_56_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_57_1.v</path>
		<module_name>DC_Filter_Add_12U_57_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_57_1.v</path>
		<module_name>DC_Filter_Add_12U_57_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_58_1.v</path>
		<module_name>DC_Filter_Add_12U_58_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_58_1.v</path>
		<module_name>DC_Filter_Add_12U_58_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_59_1.v</path>
		<module_name>DC_Filter_Add_12U_59_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_59_1.v</path>
		<module_name>DC_Filter_Add_12U_59_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_60_1.v</path>
		<module_name>DC_Filter_Add_12U_60_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_60_1.v</path>
		<module_name>DC_Filter_Add_12U_60_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_61_1.v</path>
		<module_name>DC_Filter_Add_12U_61_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_61_1.v</path>
		<module_name>DC_Filter_Add_12U_61_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_62_1.v</path>
		<module_name>DC_Filter_Add_12U_62_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_62_1.v</path>
		<module_name>DC_Filter_Add_12U_62_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_63_1.v</path>
		<module_name>DC_Filter_Add_12U_63_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_63_1.v</path>
		<module_name>DC_Filter_Add_12U_63_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_64_1.v</path>
		<module_name>DC_Filter_Add_12U_64_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_64_1.v</path>
		<module_name>DC_Filter_Add_12U_64_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_65_1.v</path>
		<module_name>DC_Filter_Add_12U_65_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_65_1.v</path>
		<module_name>DC_Filter_Add_12U_65_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_66_1.v</path>
		<module_name>DC_Filter_Add_12U_66_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_66_1.v</path>
		<module_name>DC_Filter_Add_12U_66_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_67_1.v</path>
		<module_name>DC_Filter_Add_12U_67_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_67_1.v</path>
		<module_name>DC_Filter_Add_12U_67_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_68_1.v</path>
		<module_name>DC_Filter_Add_12U_68_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_68_1.v</path>
		<module_name>DC_Filter_Add_12U_68_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_69_1.v</path>
		<module_name>DC_Filter_Add_12U_69_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_69_1.v</path>
		<module_name>DC_Filter_Add_12U_69_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_70_1.v</path>
		<module_name>DC_Filter_Add_12U_70_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_70_1.v</path>
		<module_name>DC_Filter_Add_12U_70_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_71_1.v</path>
		<module_name>DC_Filter_Add_12U_71_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_71_1.v</path>
		<module_name>DC_Filter_Add_12U_71_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_72_1.v</path>
		<module_name>DC_Filter_Add_12U_72_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_72_1.v</path>
		<module_name>DC_Filter_Add_12U_72_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_73_1.v</path>
		<module_name>DC_Filter_Add_12U_73_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_73_1.v</path>
		<module_name>DC_Filter_Add_12U_73_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_74_1.v</path>
		<module_name>DC_Filter_Add_12U_74_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_74_1.v</path>
		<module_name>DC_Filter_Add_12U_74_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_75_1.v</path>
		<module_name>DC_Filter_Add_12U_75_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_75_1.v</path>
		<module_name>DC_Filter_Add_12U_75_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_77_1.v</path>
		<module_name>DC_Filter_Add_12U_77_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_77_1.v</path>
		<module_name>DC_Filter_Add_12U_77_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_78_1.v</path>
		<module_name>DC_Filter_Add_12U_78_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_78_1.v</path>
		<module_name>DC_Filter_Add_12U_78_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_80_1.v</path>
		<module_name>DC_Filter_Add_12U_80_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_80_1.v</path>
		<module_name>DC_Filter_Add_12U_80_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_82_1.v</path>
		<module_name>DC_Filter_Add_12U_82_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_82_1.v</path>
		<module_name>DC_Filter_Add_12U_82_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_4U_100_1.v</path>
		<module_name>DC_Filter_Add_4U_100_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_4U_100_1.v</path>
		<module_name>DC_Filter_Add_4U_100_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_108_1.v</path>
		<module_name>DC_Filter_Add_12U_108_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_108_1.v</path>
		<module_name>DC_Filter_Add_12U_108_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_110_1.v</path>
		<module_name>DC_Filter_Add_12U_110_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_110_1.v</path>
		<module_name>DC_Filter_Add_12U_110_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_111_1.v</path>
		<module_name>DC_Filter_Add_12U_111_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_111_1.v</path>
		<module_name>DC_Filter_Add_12U_111_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_113_1.v</path>
		<module_name>DC_Filter_Add_12U_113_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_113_1.v</path>
		<module_name>DC_Filter_Add_12U_113_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_114_1.v</path>
		<module_name>DC_Filter_Add_12U_114_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_114_1.v</path>
		<module_name>DC_Filter_Add_12U_114_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_116_1.v</path>
		<module_name>DC_Filter_Add_12U_116_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_116_1.v</path>
		<module_name>DC_Filter_Add_12U_116_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_118_1.v</path>
		<module_name>DC_Filter_Add_12U_118_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_118_1.v</path>
		<module_name>DC_Filter_Add_12U_118_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_120_1.v</path>
		<module_name>DC_Filter_Add_12U_120_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_120_1.v</path>
		<module_name>DC_Filter_Add_12U_120_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_121_1.v</path>
		<module_name>DC_Filter_Add_12U_121_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_121_1.v</path>
		<module_name>DC_Filter_Add_12U_121_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_122_1.v</path>
		<module_name>DC_Filter_Add_12U_122_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_122_1.v</path>
		<module_name>DC_Filter_Add_12U_122_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_123_1.v</path>
		<module_name>DC_Filter_Add_12U_123_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_123_1.v</path>
		<module_name>DC_Filter_Add_12U_123_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_124_1.v</path>
		<module_name>DC_Filter_Add_12U_124_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_124_1.v</path>
		<module_name>DC_Filter_Add_12U_124_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_125_1.v</path>
		<module_name>DC_Filter_Add_12U_125_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_125_1.v</path>
		<module_name>DC_Filter_Add_12U_125_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_126_1.v</path>
		<module_name>DC_Filter_Add_12U_126_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_126_1.v</path>
		<module_name>DC_Filter_Add_12U_126_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_127_1.v</path>
		<module_name>DC_Filter_Add_12U_127_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_127_1.v</path>
		<module_name>DC_Filter_Add_12U_127_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_128_1.v</path>
		<module_name>DC_Filter_Add_12U_128_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_128_1.v</path>
		<module_name>DC_Filter_Add_12U_128_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_129_1.v</path>
		<module_name>DC_Filter_Add_12U_129_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_129_1.v</path>
		<module_name>DC_Filter_Add_12U_129_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_130_1.v</path>
		<module_name>DC_Filter_Add_12U_130_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_130_1.v</path>
		<module_name>DC_Filter_Add_12U_130_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_131_1.v</path>
		<module_name>DC_Filter_Add_12U_131_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_131_1.v</path>
		<module_name>DC_Filter_Add_12U_131_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_132_1.v</path>
		<module_name>DC_Filter_Add_12U_132_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_132_1.v</path>
		<module_name>DC_Filter_Add_12U_132_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_133_1.v</path>
		<module_name>DC_Filter_Add_12U_133_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_133_1.v</path>
		<module_name>DC_Filter_Add_12U_133_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_134_1.v</path>
		<module_name>DC_Filter_Add_12U_134_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_134_1.v</path>
		<module_name>DC_Filter_Add_12U_134_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_135_1.v</path>
		<module_name>DC_Filter_Add_12U_135_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_135_1.v</path>
		<module_name>DC_Filter_Add_12U_135_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_136_1.v</path>
		<module_name>DC_Filter_Add_12U_136_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_136_1.v</path>
		<module_name>DC_Filter_Add_12U_136_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_137_1.v</path>
		<module_name>DC_Filter_Add_12U_137_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_137_1.v</path>
		<module_name>DC_Filter_Add_12U_137_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_138_1.v</path>
		<module_name>DC_Filter_Add_12U_138_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_138_1.v</path>
		<module_name>DC_Filter_Add_12U_138_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_139_1.v</path>
		<module_name>DC_Filter_Add_12U_139_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_139_1.v</path>
		<module_name>DC_Filter_Add_12U_139_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_140_1.v</path>
		<module_name>DC_Filter_Add_12U_140_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_140_1.v</path>
		<module_name>DC_Filter_Add_12U_140_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_143_1.v</path>
		<module_name>DC_Filter_Add_12U_143_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_143_1.v</path>
		<module_name>DC_Filter_Add_12U_143_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_144_1.v</path>
		<module_name>DC_Filter_Add_12U_144_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_144_1.v</path>
		<module_name>DC_Filter_Add_12U_144_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_145_1.v</path>
		<module_name>DC_Filter_Add_12U_145_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_145_1.v</path>
		<module_name>DC_Filter_Add_12U_145_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_146_1.v</path>
		<module_name>DC_Filter_Add_12U_146_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_146_1.v</path>
		<module_name>DC_Filter_Add_12U_146_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_147_1.v</path>
		<module_name>DC_Filter_Add_12U_147_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_147_1.v</path>
		<module_name>DC_Filter_Add_12U_147_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_148_1.v</path>
		<module_name>DC_Filter_Add_12U_148_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_148_1.v</path>
		<module_name>DC_Filter_Add_12U_148_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_149_1.v</path>
		<module_name>DC_Filter_Add_12U_149_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_149_1.v</path>
		<module_name>DC_Filter_Add_12U_149_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_150_1.v</path>
		<module_name>DC_Filter_Add_12U_150_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_150_1.v</path>
		<module_name>DC_Filter_Add_12U_150_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_151_1.v</path>
		<module_name>DC_Filter_Add_12U_151_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_151_1.v</path>
		<module_name>DC_Filter_Add_12U_151_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_152_1.v</path>
		<module_name>DC_Filter_Add_12U_152_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_152_1.v</path>
		<module_name>DC_Filter_Add_12U_152_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_154_1.v</path>
		<module_name>DC_Filter_Add_12U_154_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_154_1.v</path>
		<module_name>DC_Filter_Add_12U_154_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_155_1.v</path>
		<module_name>DC_Filter_Add_12U_155_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_155_1.v</path>
		<module_name>DC_Filter_Add_12U_155_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_156_1.v</path>
		<module_name>DC_Filter_Add_12U_156_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_156_1.v</path>
		<module_name>DC_Filter_Add_12U_156_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_157_1.v</path>
		<module_name>DC_Filter_Add_12U_157_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_157_1.v</path>
		<module_name>DC_Filter_Add_12U_157_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_158_1.v</path>
		<module_name>DC_Filter_Add_12U_158_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_158_1.v</path>
		<module_name>DC_Filter_Add_12U_158_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_159_1.v</path>
		<module_name>DC_Filter_Add_12U_159_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_159_1.v</path>
		<module_name>DC_Filter_Add_12U_159_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_160_1.v</path>
		<module_name>DC_Filter_Add_12U_160_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_160_1.v</path>
		<module_name>DC_Filter_Add_12U_160_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_161_1.v</path>
		<module_name>DC_Filter_Add_12U_161_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_161_1.v</path>
		<module_name>DC_Filter_Add_12U_161_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_162_1.v</path>
		<module_name>DC_Filter_Add_12U_162_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_162_1.v</path>
		<module_name>DC_Filter_Add_12U_162_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_163_1.v</path>
		<module_name>DC_Filter_Add_12U_163_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_163_1.v</path>
		<module_name>DC_Filter_Add_12U_163_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_164_1.v</path>
		<module_name>DC_Filter_Add_12U_164_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_164_1.v</path>
		<module_name>DC_Filter_Add_12U_164_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_165_1.v</path>
		<module_name>DC_Filter_Add_12U_165_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_165_1.v</path>
		<module_name>DC_Filter_Add_12U_165_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_166_1.v</path>
		<module_name>DC_Filter_Add_12U_166_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_166_1.v</path>
		<module_name>DC_Filter_Add_12U_166_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_167_1.v</path>
		<module_name>DC_Filter_Add_12U_167_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_167_1.v</path>
		<module_name>DC_Filter_Add_12U_167_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_168_1.v</path>
		<module_name>DC_Filter_Add_12U_168_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_168_1.v</path>
		<module_name>DC_Filter_Add_12U_168_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_169_1.v</path>
		<module_name>DC_Filter_Add_12U_169_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_169_1.v</path>
		<module_name>DC_Filter_Add_12U_169_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_170_1.v</path>
		<module_name>DC_Filter_Add_12U_170_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_170_1.v</path>
		<module_name>DC_Filter_Add_12U_170_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_171_1.v</path>
		<module_name>DC_Filter_Add_12U_171_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_171_1.v</path>
		<module_name>DC_Filter_Add_12U_171_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_172_1.v</path>
		<module_name>DC_Filter_Add_12U_172_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_172_1.v</path>
		<module_name>DC_Filter_Add_12U_172_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_173_1.v</path>
		<module_name>DC_Filter_Add_12U_173_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_173_1.v</path>
		<module_name>DC_Filter_Add_12U_173_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_174_1.v</path>
		<module_name>DC_Filter_Add_12U_174_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_174_1.v</path>
		<module_name>DC_Filter_Add_12U_174_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_175_1.v</path>
		<module_name>DC_Filter_Add_12U_175_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_175_1.v</path>
		<module_name>DC_Filter_Add_12U_175_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_176_1.v</path>
		<module_name>DC_Filter_Add_12U_176_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_176_1.v</path>
		<module_name>DC_Filter_Add_12U_176_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_177_1.v</path>
		<module_name>DC_Filter_Add_12U_177_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_177_1.v</path>
		<module_name>DC_Filter_Add_12U_177_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_178_1.v</path>
		<module_name>DC_Filter_Add_12U_178_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_178_1.v</path>
		<module_name>DC_Filter_Add_12U_178_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_179_1.v</path>
		<module_name>DC_Filter_Add_12U_179_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_179_1.v</path>
		<module_name>DC_Filter_Add_12U_179_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_180_1.v</path>
		<module_name>DC_Filter_Add_12U_180_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_180_1.v</path>
		<module_name>DC_Filter_Add_12U_180_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_181_1.v</path>
		<module_name>DC_Filter_Add_12U_181_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_181_1.v</path>
		<module_name>DC_Filter_Add_12U_181_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_182_1.v</path>
		<module_name>DC_Filter_Add_12U_182_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_182_1.v</path>
		<module_name>DC_Filter_Add_12U_182_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_183_1.v</path>
		<module_name>DC_Filter_Add_12U_183_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_183_1.v</path>
		<module_name>DC_Filter_Add_12U_183_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_184_1.v</path>
		<module_name>DC_Filter_Add_12U_184_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_184_1.v</path>
		<module_name>DC_Filter_Add_12U_184_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_185_1.v</path>
		<module_name>DC_Filter_Add_12U_185_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_185_1.v</path>
		<module_name>DC_Filter_Add_12U_185_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_186_1.v</path>
		<module_name>DC_Filter_Add_12U_186_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_186_1.v</path>
		<module_name>DC_Filter_Add_12U_186_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_187_1.v</path>
		<module_name>DC_Filter_Add_12U_187_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_187_1.v</path>
		<module_name>DC_Filter_Add_12U_187_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_188_1.v</path>
		<module_name>DC_Filter_Add_12U_188_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_188_1.v</path>
		<module_name>DC_Filter_Add_12U_188_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_189_1.v</path>
		<module_name>DC_Filter_Add_12U_189_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_189_1.v</path>
		<module_name>DC_Filter_Add_12U_189_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_190_1.v</path>
		<module_name>DC_Filter_Add_12U_190_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_190_1.v</path>
		<module_name>DC_Filter_Add_12U_190_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_191_1.v</path>
		<module_name>DC_Filter_Add_12U_191_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_191_1.v</path>
		<module_name>DC_Filter_Add_12U_191_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_192_1.v</path>
		<module_name>DC_Filter_Add_12U_192_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_192_1.v</path>
		<module_name>DC_Filter_Add_12U_192_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_193_1.v</path>
		<module_name>DC_Filter_Add_12U_193_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_193_1.v</path>
		<module_name>DC_Filter_Add_12U_193_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_194_1.v</path>
		<module_name>DC_Filter_Add_12U_194_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_194_1.v</path>
		<module_name>DC_Filter_Add_12U_194_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_195_1.v</path>
		<module_name>DC_Filter_Add_12U_195_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_195_1.v</path>
		<module_name>DC_Filter_Add_12U_195_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_196_1.v</path>
		<module_name>DC_Filter_Add_12U_196_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_196_1.v</path>
		<module_name>DC_Filter_Add_12U_196_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_197_1.v</path>
		<module_name>DC_Filter_Add_12U_197_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_197_1.v</path>
		<module_name>DC_Filter_Add_12U_197_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_198_1.v</path>
		<module_name>DC_Filter_Add_12U_198_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_198_1.v</path>
		<module_name>DC_Filter_Add_12U_198_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_199_1.v</path>
		<module_name>DC_Filter_Add_12U_199_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_199_1.v</path>
		<module_name>DC_Filter_Add_12U_199_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_200_1.v</path>
		<module_name>DC_Filter_Add_12U_200_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_200_1.v</path>
		<module_name>DC_Filter_Add_12U_200_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_201_1.v</path>
		<module_name>DC_Filter_Add_12U_201_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_201_1.v</path>
		<module_name>DC_Filter_Add_12U_201_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_202_1.v</path>
		<module_name>DC_Filter_Add_12U_202_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_202_1.v</path>
		<module_name>DC_Filter_Add_12U_202_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_203_1.v</path>
		<module_name>DC_Filter_Add_12U_203_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_203_1.v</path>
		<module_name>DC_Filter_Add_12U_203_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_204_1.v</path>
		<module_name>DC_Filter_Add_12U_204_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_204_1.v</path>
		<module_name>DC_Filter_Add_12U_204_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_205_1.v</path>
		<module_name>DC_Filter_Add_12U_205_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_205_1.v</path>
		<module_name>DC_Filter_Add_12U_205_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_206_1.v</path>
		<module_name>DC_Filter_Add_12U_206_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_206_1.v</path>
		<module_name>DC_Filter_Add_12U_206_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_207_1.v</path>
		<module_name>DC_Filter_Add_12U_207_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_207_1.v</path>
		<module_name>DC_Filter_Add_12U_207_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_208_1.v</path>
		<module_name>DC_Filter_Add_12U_208_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_208_1.v</path>
		<module_name>DC_Filter_Add_12U_208_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_209_1.v</path>
		<module_name>DC_Filter_Add_12U_209_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_209_1.v</path>
		<module_name>DC_Filter_Add_12U_209_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_210_1.v</path>
		<module_name>DC_Filter_Add_12U_210_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_210_1.v</path>
		<module_name>DC_Filter_Add_12U_210_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_211_1.v</path>
		<module_name>DC_Filter_Add_12U_211_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_211_1.v</path>
		<module_name>DC_Filter_Add_12U_211_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_212_1.v</path>
		<module_name>DC_Filter_Add_12U_212_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_212_1.v</path>
		<module_name>DC_Filter_Add_12U_212_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_213_1.v</path>
		<module_name>DC_Filter_Add_12U_213_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_213_1.v</path>
		<module_name>DC_Filter_Add_12U_213_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_214_1.v</path>
		<module_name>DC_Filter_Add_12U_214_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_214_1.v</path>
		<module_name>DC_Filter_Add_12U_214_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_215_1.v</path>
		<module_name>DC_Filter_Add_12U_215_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_215_1.v</path>
		<module_name>DC_Filter_Add_12U_215_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_216_1.v</path>
		<module_name>DC_Filter_Add_12U_216_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_216_1.v</path>
		<module_name>DC_Filter_Add_12U_216_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_217_1.v</path>
		<module_name>DC_Filter_Add_12U_217_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_217_1.v</path>
		<module_name>DC_Filter_Add_12U_217_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_219_1.v</path>
		<module_name>DC_Filter_Add_12U_219_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_219_1.v</path>
		<module_name>DC_Filter_Add_12U_219_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_220_1.v</path>
		<module_name>DC_Filter_Add_12U_220_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_220_1.v</path>
		<module_name>DC_Filter_Add_12U_220_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_221_1.v</path>
		<module_name>DC_Filter_Add_12U_221_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_221_1.v</path>
		<module_name>DC_Filter_Add_12U_221_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_222_1.v</path>
		<module_name>DC_Filter_Add_12U_222_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_222_1.v</path>
		<module_name>DC_Filter_Add_12U_222_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_223_1.v</path>
		<module_name>DC_Filter_Add_12U_223_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_223_1.v</path>
		<module_name>DC_Filter_Add_12U_223_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_224_1.v</path>
		<module_name>DC_Filter_Add_12U_224_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_224_1.v</path>
		<module_name>DC_Filter_Add_12U_224_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_225_1.v</path>
		<module_name>DC_Filter_Add_12U_225_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_225_1.v</path>
		<module_name>DC_Filter_Add_12U_225_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_226_1.v</path>
		<module_name>DC_Filter_Add_12U_226_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_226_1.v</path>
		<module_name>DC_Filter_Add_12U_226_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_227_1.v</path>
		<module_name>DC_Filter_Add_12U_227_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_227_1.v</path>
		<module_name>DC_Filter_Add_12U_227_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_228_1.v</path>
		<module_name>DC_Filter_Add_12U_228_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_228_1.v</path>
		<module_name>DC_Filter_Add_12U_228_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_229_1.v</path>
		<module_name>DC_Filter_Add_12U_229_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_229_1.v</path>
		<module_name>DC_Filter_Add_12U_229_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_230_1.v</path>
		<module_name>DC_Filter_Add_12U_230_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_230_1.v</path>
		<module_name>DC_Filter_Add_12U_230_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_231_1.v</path>
		<module_name>DC_Filter_Add_12U_231_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_231_1.v</path>
		<module_name>DC_Filter_Add_12U_231_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_232_1.v</path>
		<module_name>DC_Filter_Add_12U_232_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_232_1.v</path>
		<module_name>DC_Filter_Add_12U_232_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_233_1.v</path>
		<module_name>DC_Filter_Add_12U_233_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_233_1.v</path>
		<module_name>DC_Filter_Add_12U_233_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_234_1.v</path>
		<module_name>DC_Filter_Add_12U_234_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_234_1.v</path>
		<module_name>DC_Filter_Add_12U_234_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_235_1.v</path>
		<module_name>DC_Filter_Add_12U_235_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_235_1.v</path>
		<module_name>DC_Filter_Add_12U_235_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_236_1.v</path>
		<module_name>DC_Filter_Add_12U_236_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_236_1.v</path>
		<module_name>DC_Filter_Add_12U_236_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_237_1.v</path>
		<module_name>DC_Filter_Add_12U_237_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_237_1.v</path>
		<module_name>DC_Filter_Add_12U_237_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_238_1.v</path>
		<module_name>DC_Filter_Add_12U_238_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_238_1.v</path>
		<module_name>DC_Filter_Add_12U_238_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_239_1.v</path>
		<module_name>DC_Filter_Add_12U_239_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_239_1.v</path>
		<module_name>DC_Filter_Add_12U_239_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_240_1.v</path>
		<module_name>DC_Filter_Add_12U_240_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_240_1.v</path>
		<module_name>DC_Filter_Add_12U_240_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_241_1.v</path>
		<module_name>DC_Filter_Add_12U_241_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_241_1.v</path>
		<module_name>DC_Filter_Add_12U_241_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_242_1.v</path>
		<module_name>DC_Filter_Add_12U_242_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_242_1.v</path>
		<module_name>DC_Filter_Add_12U_242_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_243_1.v</path>
		<module_name>DC_Filter_Add_12U_243_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_243_1.v</path>
		<module_name>DC_Filter_Add_12U_243_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_244_1.v</path>
		<module_name>DC_Filter_Add_12U_244_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_244_1.v</path>
		<module_name>DC_Filter_Add_12U_244_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_245_1.v</path>
		<module_name>DC_Filter_Add_12U_245_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_245_1.v</path>
		<module_name>DC_Filter_Add_12U_245_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_246_1.v</path>
		<module_name>DC_Filter_Add_12U_246_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_246_1.v</path>
		<module_name>DC_Filter_Add_12U_246_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_247_1.v</path>
		<module_name>DC_Filter_Add_12U_247_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_247_1.v</path>
		<module_name>DC_Filter_Add_12U_247_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_248_1.v</path>
		<module_name>DC_Filter_Add_12U_248_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_248_1.v</path>
		<module_name>DC_Filter_Add_12U_248_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_249_1.v</path>
		<module_name>DC_Filter_Add_12U_249_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_249_1.v</path>
		<module_name>DC_Filter_Add_12U_249_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_250_1.v</path>
		<module_name>DC_Filter_Add_12U_250_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_250_1.v</path>
		<module_name>DC_Filter_Add_12U_250_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_251_1.v</path>
		<module_name>DC_Filter_Add_12U_251_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_251_1.v</path>
		<module_name>DC_Filter_Add_12U_251_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_252_1.v</path>
		<module_name>DC_Filter_Add_12U_252_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_252_1.v</path>
		<module_name>DC_Filter_Add_12U_252_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_253_1.v</path>
		<module_name>DC_Filter_Add_12U_253_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_253_1.v</path>
		<module_name>DC_Filter_Add_12U_253_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_254_1.v</path>
		<module_name>DC_Filter_Add_12U_254_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_254_1.v</path>
		<module_name>DC_Filter_Add_12U_254_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_255_1.v</path>
		<module_name>DC_Filter_Add_12U_255_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_255_1.v</path>
		<module_name>DC_Filter_Add_12U_255_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_256_1.v</path>
		<module_name>DC_Filter_Add_12U_256_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_256_1.v</path>
		<module_name>DC_Filter_Add_12U_256_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_257_1.v</path>
		<module_name>DC_Filter_Add_12U_257_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_257_1.v</path>
		<module_name>DC_Filter_Add_12U_257_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_258_1.v</path>
		<module_name>DC_Filter_Add_12U_258_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_258_1.v</path>
		<module_name>DC_Filter_Add_12U_258_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_259_1.v</path>
		<module_name>DC_Filter_Add_12U_259_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_259_1.v</path>
		<module_name>DC_Filter_Add_12U_259_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_260_1.v</path>
		<module_name>DC_Filter_Add_12U_260_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_260_1.v</path>
		<module_name>DC_Filter_Add_12U_260_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_261_1.v</path>
		<module_name>DC_Filter_Add_12U_261_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_261_1.v</path>
		<module_name>DC_Filter_Add_12U_261_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_262_1.v</path>
		<module_name>DC_Filter_Add_12U_262_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_262_1.v</path>
		<module_name>DC_Filter_Add_12U_262_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_263_1.v</path>
		<module_name>DC_Filter_Add_12U_263_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_263_1.v</path>
		<module_name>DC_Filter_Add_12U_263_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_264_1.v</path>
		<module_name>DC_Filter_Add_12U_264_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_264_1.v</path>
		<module_name>DC_Filter_Add_12U_264_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_265_1.v</path>
		<module_name>DC_Filter_Add_12U_265_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_265_1.v</path>
		<module_name>DC_Filter_Add_12U_265_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_266_1.v</path>
		<module_name>DC_Filter_Add_12U_266_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_266_1.v</path>
		<module_name>DC_Filter_Add_12U_266_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_267_1.v</path>
		<module_name>DC_Filter_Add_12U_267_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_267_1.v</path>
		<module_name>DC_Filter_Add_12U_267_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_268_1.v</path>
		<module_name>DC_Filter_Add_12U_268_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_268_1.v</path>
		<module_name>DC_Filter_Add_12U_268_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_269_1.v</path>
		<module_name>DC_Filter_Add_12U_269_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_269_1.v</path>
		<module_name>DC_Filter_Add_12U_269_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_270_1.v</path>
		<module_name>DC_Filter_Add_12U_270_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_270_1.v</path>
		<module_name>DC_Filter_Add_12U_270_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_271_1.v</path>
		<module_name>DC_Filter_Add_12U_271_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_271_1.v</path>
		<module_name>DC_Filter_Add_12U_271_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_272_1.v</path>
		<module_name>DC_Filter_Add_12U_272_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_272_1.v</path>
		<module_name>DC_Filter_Add_12U_272_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_273_1.v</path>
		<module_name>DC_Filter_Add_12U_273_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_273_1.v</path>
		<module_name>DC_Filter_Add_12U_273_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_274_1.v</path>
		<module_name>DC_Filter_Add_12U_274_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_274_1.v</path>
		<module_name>DC_Filter_Add_12U_274_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_275_1.v</path>
		<module_name>DC_Filter_Add_12U_275_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_275_1.v</path>
		<module_name>DC_Filter_Add_12U_275_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_276_1.v</path>
		<module_name>DC_Filter_Add_12U_276_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_276_1.v</path>
		<module_name>DC_Filter_Add_12U_276_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_277_1.v</path>
		<module_name>DC_Filter_Add_12U_277_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_277_1.v</path>
		<module_name>DC_Filter_Add_12U_277_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_278_1.v</path>
		<module_name>DC_Filter_Add_12U_278_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_278_1.v</path>
		<module_name>DC_Filter_Add_12U_278_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_279_1.v</path>
		<module_name>DC_Filter_Add_12U_279_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_279_1.v</path>
		<module_name>DC_Filter_Add_12U_279_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_280_1.v</path>
		<module_name>DC_Filter_Add_12U_280_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_280_1.v</path>
		<module_name>DC_Filter_Add_12U_280_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_281_1.v</path>
		<module_name>DC_Filter_Add_12U_281_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_281_1.v</path>
		<module_name>DC_Filter_Add_12U_281_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_282_1.v</path>
		<module_name>DC_Filter_Add_12U_282_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_282_1.v</path>
		<module_name>DC_Filter_Add_12U_282_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_283_1.v</path>
		<module_name>DC_Filter_Add_12U_283_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_283_1.v</path>
		<module_name>DC_Filter_Add_12U_283_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_284_1.v</path>
		<module_name>DC_Filter_Add_12U_284_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_284_1.v</path>
		<module_name>DC_Filter_Add_12U_284_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_285_1.v</path>
		<module_name>DC_Filter_Add_12U_285_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_285_1.v</path>
		<module_name>DC_Filter_Add_12U_285_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_286_1.v</path>
		<module_name>DC_Filter_Add_12U_286_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_286_1.v</path>
		<module_name>DC_Filter_Add_12U_286_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_287_1.v</path>
		<module_name>DC_Filter_Add_12U_287_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_287_1.v</path>
		<module_name>DC_Filter_Add_12U_287_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_288_1.v</path>
		<module_name>DC_Filter_Add_12U_288_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_288_1.v</path>
		<module_name>DC_Filter_Add_12U_288_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_289_1.v</path>
		<module_name>DC_Filter_Add_12U_289_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_289_1.v</path>
		<module_name>DC_Filter_Add_12U_289_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_290_1.v</path>
		<module_name>DC_Filter_Add_12U_290_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_290_1.v</path>
		<module_name>DC_Filter_Add_12U_290_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_291_1.v</path>
		<module_name>DC_Filter_Add_12U_291_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_291_1.v</path>
		<module_name>DC_Filter_Add_12U_291_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add_12U_292_1.v</path>
		<module_name>DC_Filter_Add_12U_292_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add_12U_292_1.v</path>
		<module_name>DC_Filter_Add_12U_292_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u1_1.v</path>
		<module_name>DC_Filter_Add2i1u1_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i1u1_1.v</path>
		<module_name>DC_Filter_Add2i1u1_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add2u2Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add2u2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add2u2Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i159Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i159Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i159Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i159Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i158Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i158Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i158Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i158Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i157Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i157Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i157Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i157Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i156Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i156Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i156Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i156Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i155Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i155Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i155Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i155Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i154Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i154Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i154Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i154Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i153Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i153Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i153Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i153Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i152Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i152Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i152Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i152Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i151Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i151Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i151Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i151Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i150Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i150Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i150Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i150Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i149Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i149Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i149Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i149Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i148Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i148Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i148Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i148Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i147Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i147Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i147Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i147Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i146Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i146Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i146Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i146Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i145Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i145Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i145Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i145Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i144Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i144Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i144Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i144Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i143Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i143Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i143Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i143Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i142Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i142Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i142Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i142Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i141Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i141Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i141Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i141Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i140Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i140Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i140Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i140Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i139Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i139Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i139Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i139Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i138Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i138Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i138Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i138Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i137Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i137Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i137Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i137Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i136Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i136Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i136Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i136Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i135Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i135Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i135Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i135Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i134Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i134Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i134Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i134Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i133Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i133Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i133Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i133Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i132Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i132Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i132Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i132Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i131Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i131Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i131Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i131Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i130Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i130Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i130Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i130Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i129Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i129Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i129Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i129Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i128Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i128Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i128Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i128Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i127Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i127Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i127Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i127Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i126Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i126Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i126Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i126Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i125Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i125Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i125Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i125Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i124Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i124Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i124Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i124Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i123Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i123Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i123Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i123Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i122Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i122Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i122Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i122Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i121Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i121Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i121Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i121Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i120Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i120Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i120Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i120Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i119Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i119Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i119Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i119Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i118Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i118Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i118Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i118Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i117Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i117Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i117Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i117Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i116Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i116Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i116Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i116Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i115Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i115Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i115Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i115Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i114Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i114Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i114Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i114Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i113Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i113Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i113Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i113Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i112Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i112Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i112Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i112Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i111Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i111Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i111Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i111Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i110Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i110Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i110Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i110Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i109Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i109Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i109Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i109Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i108Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i108Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i108Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i108Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i107Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i107Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i107Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i107Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i106Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i106Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i106Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i106Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i105Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i105Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i105Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i105Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i104Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i104Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i104Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i104Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i103Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i103Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i103Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i103Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i102Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i102Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i102Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i102Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i101Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i101Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i101Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i101Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i100Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i100Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i100Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i100Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i99Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i99Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i99Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i99Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i98Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i98Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i98Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i98Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i97Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i97Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i97Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i97Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i96Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i96Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i96Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i96Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i95Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i95Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i95Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i95Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i94Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i94Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i94Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i94Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i93Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i93Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i93Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i93Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i92Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i92Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i92Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i92Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i91Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i91Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i91Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i91Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i90Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i90Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i90Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i90Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i89Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i89Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i89Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i89Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i88Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i88Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i88Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i88Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i87Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i87Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i87Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i87Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i86Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i86Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i86Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i86Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i85Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i85Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i85Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i85Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i84Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i84Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i84Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i84Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i83Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i83Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i83Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i83Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i82Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i82Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i82Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i82Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i81Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i81Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i81Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i81Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i80Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i80Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i80Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i80Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i79Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i79Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i79Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i79Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i78Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i78Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i78Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i78Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i77Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i77Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i77Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i77Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i76Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i76Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i76Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i76Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i75Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i75Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i75Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i75Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i74Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i74Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i74Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i74Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i73Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i73Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i73Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i73Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i72Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i72Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i72Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i72Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i71Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i71Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i71Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i71Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i70Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i70Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i70Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i70Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i69Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i69Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i69Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i69Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i68Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i68Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i68Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i68Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i67Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i67Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i67Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i67Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i66Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i66Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i66Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i66Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i65Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i65Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i65Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i65Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i64Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i64Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i64Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i64Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i63Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i63Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i63Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i63Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i62Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i62Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i62Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i62Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i61Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i61Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i61Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i61Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i60Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i60Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i60Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i60Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i59Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i59Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i59Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i59Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i58Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i58Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i58Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i58Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i57Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i57Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i57Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i57Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i56Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i56Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i56Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i56Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i55Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i55Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i55Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i55Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i54Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i54Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i54Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i54Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i53Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i53Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i53Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i53Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i52Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i52Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i52Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i52Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i51Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i51Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i51Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i51Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i50Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i50Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i50Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i50Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i49Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i49Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i49Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i49Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i48Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i48Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i48Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i48Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i47Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i47Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i47Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i47Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i46Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i46Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i46Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i46Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i45Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i45Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i45Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i45Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i44Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i44Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i44Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i44Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i43Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i43Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i43Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i43Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i42Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i42Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i42Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i42Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i41Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i41Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i41Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i41Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i40Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i40Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i40Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i40Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i39Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i39Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i39Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i39Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i38Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i38Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i38Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i38Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i37Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i37Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i37Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i37Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i36Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i36Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i36Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i36Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i35Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i35Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i35Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i35Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i34Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i34Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i34Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i34Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i33Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i33Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i33Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i33Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i32Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i32Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i32Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i32Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i31Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i31Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i31Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i31Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i30Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i30Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i30Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i30Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i29Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i29Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i29Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i29Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i28Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i28Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i28Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i28Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i27Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i27Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i27Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i27Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i26Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i26Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i26Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i26Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i25Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i25Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i25Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i25Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i24Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i24Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i24Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i24Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i23Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i23Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i23Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i23Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i22Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i22Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i22Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i22Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i21Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i21Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i21Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i21Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i20Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i20Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i20Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i20Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i19Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i19Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i19Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i19Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i18Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i18Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i18Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i18Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i17Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i17Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i17Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i17Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i16Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i16Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i16Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i16Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i15Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i15Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i15Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i15Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i14Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i14Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i14Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i14Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i13Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i13Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i13Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i13Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i12Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i12Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i12Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i12Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i11Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i11Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i11Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i11Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i10Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i10Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i10Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i10Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i9Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i9Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i9Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i9Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i8Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i8Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i8Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i8Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i7Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i7Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i7Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i7Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i6Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i6Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i6Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i6Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i5Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i5Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i5Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i5Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i4Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i4Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i4Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i4Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i3Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i3Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i3Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i3Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i2Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i2Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i2Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i2Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i1Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i1Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i1Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i256Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i256Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i256Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i256Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i255Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i255Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i255Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i255Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i254Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i254Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i254Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i254Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i253Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i253Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i253Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i253Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i252Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i252Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i252Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i252Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i251Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i251Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i251Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i251Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i250Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i250Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i250Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i250Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i249Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i249Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i249Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i249Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i248Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i248Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i248Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i248Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i247Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i247Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i247Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i247Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i246Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i246Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i246Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i246Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i245Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i245Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i245Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i245Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i244Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i244Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i244Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i244Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i243Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i243Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i243Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i243Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i242Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i242Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i242Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i242Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i241Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i241Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i241Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i241Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i240Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i240Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i240Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i240Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i239Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i239Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i239Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i239Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i238Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i238Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i238Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i238Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i237Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i237Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i237Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i237Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i236Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i236Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i236Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i236Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i235Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i235Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i235Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i235Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i234Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i234Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i234Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i234Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i233Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i233Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i233Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i233Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i232Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i232Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i232Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i232Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i231Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i231Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i231Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i231Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i230Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i230Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i230Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i230Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i229Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i229Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i229Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i229Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i228Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i228Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i228Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i228Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i227Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i227Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i227Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i227Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i226Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i226Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i226Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i226Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i225Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i225Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i225Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i225Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i224Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i224Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i224Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i224Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i223Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i223Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i223Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i223Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i222Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i222Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i222Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i222Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i221Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i221Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i221Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i221Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i220Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i220Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i220Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i220Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i219Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i219Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i219Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i219Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i218Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i218Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i218Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i218Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i217Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i217Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i217Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i217Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i216Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i216Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i216Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i216Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i215Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i215Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i215Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i215Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i214Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i214Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i214Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i214Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i213Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i213Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i213Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i213Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i212Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i212Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i212Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i212Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i211Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i211Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i211Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i211Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i210Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i210Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i210Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i210Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i209Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i209Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i209Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i209Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i208Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i208Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i208Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i208Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i207Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i207Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i207Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i207Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i206Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i206Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i206Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i206Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i205Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i205Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i205Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i205Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i204Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i204Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i204Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i204Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i203Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i203Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i203Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i203Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i202Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i202Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i202Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i202Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i201Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i201Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i201Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i201Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i200Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i200Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i200Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i200Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i199Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i199Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i199Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i199Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i198Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i198Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i198Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i198Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i197Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i197Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i197Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i197Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i196Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i196Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i196Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i196Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i195Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i195Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i195Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i195Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i194Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i194Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i194Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i194Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i193Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i193Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i193Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i193Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i192Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i192Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i192Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i192Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i191Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i191Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i191Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i191Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i190Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i190Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i190Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i190Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i189Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i189Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i189Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i189Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i188Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i188Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i188Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i188Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i187Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i187Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i187Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i187Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i186Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i186Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i186Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i186Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i185Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i185Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i185Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i185Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i184Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i184Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i184Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i184Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i183Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i183Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i183Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i183Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i182Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i182Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i182Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i182Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i181Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i181Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i181Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i181Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i180Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i180Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i180Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i180Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i179Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i179Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i179Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i179Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i178Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i178Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i178Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i178Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i177Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i177Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i177Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i177Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i176Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i176Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i176Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i176Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i175Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i175Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i175Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i175Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i174Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i174Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i174Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i174Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i173Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i173Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i173Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i173Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i172Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i172Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i172Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i172Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i171Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i171Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i171Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i171Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i170Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i170Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i170Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i170Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i169Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i169Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i169Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i169Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i168Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i168Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i168Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i168Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i167Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i167Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i167Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i167Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i166Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i166Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i166Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i166Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i165Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i165Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i165Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i165Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i164Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i164Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i164Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i164Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i163Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i163Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i163Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i163Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i162Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i162Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i162Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i162Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i161Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i161Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i161Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i161Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i160Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i160Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i160Mul2i258Add3i1u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i160Mul2i258Add3i1u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2u2Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2u2Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i22Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i22Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i22Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i22Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i21Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i21Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i21Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i21Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i20Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i20Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i20Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i20Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i19Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i19Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i19Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i19Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i18Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i18Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i18Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i18Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i17Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i17Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i17Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i17Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i16Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i16Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i16Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i16Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i15Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i15Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i15Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i15Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i14Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i14Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i14Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i14Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i13Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i13Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i13Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i13Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i12Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i12Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i12Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i12Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i11Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i11Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i11Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i11Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i10Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i10Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i10Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i10Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i9Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i9Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i9Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i9Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i8Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i8Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i8Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i8Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i7Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i7Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i7Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i7Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i6Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i6Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i6Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i6Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i5Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i5Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i5Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i5Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i4Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i4Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i4Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i4Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i3Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i3Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i3Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i3Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i2Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i2Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i2Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i2Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i1Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i1Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i1Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i256Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i256Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i256Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i256Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i255Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i255Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i255Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i255Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i254Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i254Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i254Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i254Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i253Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i253Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i253Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i253Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i252Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i252Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i252Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i252Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i251Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i251Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i251Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i251Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i250Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i250Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i250Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i250Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i249Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i249Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i249Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i249Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i248Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i248Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i248Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i248Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i247Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i247Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i247Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i247Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i246Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i246Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i246Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i246Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i245Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i245Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i245Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i245Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i244Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i244Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i244Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i244Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i243Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i243Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i243Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i243Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i242Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i242Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i242Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i242Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i241Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i241Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i241Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i241Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i240Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i240Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i240Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i240Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i239Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i239Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i239Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i239Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i238Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i238Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i238Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i238Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i237Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i237Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i237Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i237Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i236Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i236Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i236Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i236Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i235Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i235Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i235Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i235Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i234Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i234Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i234Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i234Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i233Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i233Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i233Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i233Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i232Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i232Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i232Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i232Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i231Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i231Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i231Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i231Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i230Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i230Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i230Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i230Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i229Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i229Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i229Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i229Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i228Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i228Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i228Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i228Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i227Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i227Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i227Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i227Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i226Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i226Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i226Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i226Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i225Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i225Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i225Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i225Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i224Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i224Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i224Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i224Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i223Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i223Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i223Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i223Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i222Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i222Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i222Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i222Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i221Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i221Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i221Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i221Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i220Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i220Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i220Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i220Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i219Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i219Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i219Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i219Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i218Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i218Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i218Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i218Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i217Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i217Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i217Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i217Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i216Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i216Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i216Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i216Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i215Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i215Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i215Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i215Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i214Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i214Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i214Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i214Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i213Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i213Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i213Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i213Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i212Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i212Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i212Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i212Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i211Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i211Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i211Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i211Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i210Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i210Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i210Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i210Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i209Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i209Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i209Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i209Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i208Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i208Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i208Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i208Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i207Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i207Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i207Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i207Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i206Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i206Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i206Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i206Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i205Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i205Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i205Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i205Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i204Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i204Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i204Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i204Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i203Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i203Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i203Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i203Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i202Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i202Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i202Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i202Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i201Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i201Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i201Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i201Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i200Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i200Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i200Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i200Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i199Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i199Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i199Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i199Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i198Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i198Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i198Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i198Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i197Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i197Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i197Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i197Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i196Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i196Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i196Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i196Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i195Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i195Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i195Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i195Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i194Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i194Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i194Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i194Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i193Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i193Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i193Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i193Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i192Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i192Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i192Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i192Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i191Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i191Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i191Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i191Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i190Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i190Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i190Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i190Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i189Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i189Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i189Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i189Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i188Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i188Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i188Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i188Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i187Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i187Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i187Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i187Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i186Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i186Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i186Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i186Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i185Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i185Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i185Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i185Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i184Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i184Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i184Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i184Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i183Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i183Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i183Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i183Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i182Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i182Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i182Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i182Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i181Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i181Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i181Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i181Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i180Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i180Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i180Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i180Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i179Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i179Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i179Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i179Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i178Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i178Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i178Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i178Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i177Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i177Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i177Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i177Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i176Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i176Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i176Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i176Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i175Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i175Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i175Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i175Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i174Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i174Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i174Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i174Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i173Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i173Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i173Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i173Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i172Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i172Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i172Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i172Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i171Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i171Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i171Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i171Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i170Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i170Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i170Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i170Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i169Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i169Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i169Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i169Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i168Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i168Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i168Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i168Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i167Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i167Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i167Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i167Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i166Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i166Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i166Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i166Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i165Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i165Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i165Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i165Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i164Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i164Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i164Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i164Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i163Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i163Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i163Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i163Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i162Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i162Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i162Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i162Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i161Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i161Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i161Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i161Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i160Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i160Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i160Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i160Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i159Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i159Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i159Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i159Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i158Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i158Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i158Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i158Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i157Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i157Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i157Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i157Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i156Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i156Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i156Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i156Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i155Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i155Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i155Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i155Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i154Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i154Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i154Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i154Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i153Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i153Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i153Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i153Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i152Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i152Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i152Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i152Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i151Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i151Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i151Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i151Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i150Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i150Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i150Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i150Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i149Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i149Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i149Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i149Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i148Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i148Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i148Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i148Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i147Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i147Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i147Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i147Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i146Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i146Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i146Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i146Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i145Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i145Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i145Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i145Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i144Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i144Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i144Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i144Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i143Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i143Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i143Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i143Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i142Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i142Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i142Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i142Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i141Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i141Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i141Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i141Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i140Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i140Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i140Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i140Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i139Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i139Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i139Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i139Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i138Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i138Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i138Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i138Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i137Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i137Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i137Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i137Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i136Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i136Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i136Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i136Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i135Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i135Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i135Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i135Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i134Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i134Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i134Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i134Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i133Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i133Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i133Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i133Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i132Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i132Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i132Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i132Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i131Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i131Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i131Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i131Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i130Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i130Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i130Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i130Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i129Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i129Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i129Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i129Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i128Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i128Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i128Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i128Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i127Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i127Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i127Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i127Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i126Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i126Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i126Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i126Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i125Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i125Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i125Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i125Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i124Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i124Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i124Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i124Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i123Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i123Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i123Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i123Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i122Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i122Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i122Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i122Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i121Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i121Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i121Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i121Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i120Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i120Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i120Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i120Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i119Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i119Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i119Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i119Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i118Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i118Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i118Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i118Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i117Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i117Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i117Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i117Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i116Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i116Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i116Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i116Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i115Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i115Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i115Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i115Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i114Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i114Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i114Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i114Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i113Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i113Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i113Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i113Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i112Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i112Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i112Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i112Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i111Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i111Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i111Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i111Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i110Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i110Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i110Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i110Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i109Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i109Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i109Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i109Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i108Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i108Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i108Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i108Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i107Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i107Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i107Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i107Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i106Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i106Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i106Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i106Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i105Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i105Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i105Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i105Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i104Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i104Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i104Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i104Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i103Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i103Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i103Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i103Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i102Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i102Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i102Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i102Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i101Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i101Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i101Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i101Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i100Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i100Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i100Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i100Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i99Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i99Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i99Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i99Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i98Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i98Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i98Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i98Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i97Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i97Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i97Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i97Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i96Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i96Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i96Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i96Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i95Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i95Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i95Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i95Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i94Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i94Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i94Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i94Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i93Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i93Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i93Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i93Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i92Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i92Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i92Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i92Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i91Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i91Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i91Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i91Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i90Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i90Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i90Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i90Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i89Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i89Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i89Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i89Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i88Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i88Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i88Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i88Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i87Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i87Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i87Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i87Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i86Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i86Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i86Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i86Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i85Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i85Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i85Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i85Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i84Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i84Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i84Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i84Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i83Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i83Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i83Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i83Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i82Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i82Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i82Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i82Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i81Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i81Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i81Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i81Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i80Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i80Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i80Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i80Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i79Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i79Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i79Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i79Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i78Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i78Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i78Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i78Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i77Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i77Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i77Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i77Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i76Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i76Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i76Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i76Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i75Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i75Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i75Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i75Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i74Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i74Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i74Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i74Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i73Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i73Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i73Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i73Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i72Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i72Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i72Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i72Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i71Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i71Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i71Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i71Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i70Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i70Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i70Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i70Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i69Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i69Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i69Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i69Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i68Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i68Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i68Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i68Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i67Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i67Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i67Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i67Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i66Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i66Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i66Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i66Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i65Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i65Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i65Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i65Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i64Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i64Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i64Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i64Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i63Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i63Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i63Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i63Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i62Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i62Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i62Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i62Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i61Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i61Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i61Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i61Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i60Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i60Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i60Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i60Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i59Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i59Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i59Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i59Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i58Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i58Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i58Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i58Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i57Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i57Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i57Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i57Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i56Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i56Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i56Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i56Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i55Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i55Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i55Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i55Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i54Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i54Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i54Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i54Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i53Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i53Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i53Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i53Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i52Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i52Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i52Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i52Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i51Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i51Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i51Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i51Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i50Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i50Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i50Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i50Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i49Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i49Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i49Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i49Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i48Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i48Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i48Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i48Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i47Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i47Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i47Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i47Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i46Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i46Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i46Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i46Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i45Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i45Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i45Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i45Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i44Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i44Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i44Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i44Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i43Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i43Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i43Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i43Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i42Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i42Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i42Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i42Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i41Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i41Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i41Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i41Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i40Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i40Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i40Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i40Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i39Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i39Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i39Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i39Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i38Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i38Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i38Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i38Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i37Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i37Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i37Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i37Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i36Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i36Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i36Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i36Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i35Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i35Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i35Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i35Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i34Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i34Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i34Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i34Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i33Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i33Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i33Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i33Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i32Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i32Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i32Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i32Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i31Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i31Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i31Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i31Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i30Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i30Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i30Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i30Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i29Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i29Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i29Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i29Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i28Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i28Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i28Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i28Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i27Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i27Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i27Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i27Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i26Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i26Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i26Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i26Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i25Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i25Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i25Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i25Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i24Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i24Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i24Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i24Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i23Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i23Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i23Mul2i258Add2u1Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i23Mul2i258Add2u1Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add2i2Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add2i2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add2i2Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add3u8u2Mul2i258Add2u2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add3u8u2Mul2i258Add2u2Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add3u8u2Mul2i258Add2u2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add3u8u2Mul2i258Add2u2Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i6u2_1.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u9Mul2i258Add2i6u2_1.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258Add2i3u2_1.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u9Mul2i258Add2i3u2_1.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i6u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add2i6u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add2i6u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add2i6u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Mul2i258Add2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Mul2i258Add2i3u2_1.v</path>
		<module_name>DC_Filter_Mul2i258Add2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u12_1.v</path>
		<module_name>DC_Filter_Add2i1u12_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i1u12_1.v</path>
		<module_name>DC_Filter_Add2i1u12_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi2u2_1.v</path>
		<module_name>DC_Filter_Eqi2u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Eqi2u2_1.v</path>
		<module_name>DC_Filter_Eqi2u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Eqi1u2_1.v</path>
		<module_name>DC_Filter_Eqi1u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Eqi1u2_1.v</path>
		<module_name>DC_Filter_Eqi1u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i2Mul2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i2Mul2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i2Mul2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2u9Mul2i258u2_1.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2u9Mul2i258u2_1.v</path>
		<module_name>DC_Filter_Add2u9Mul2i258u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2iLLu9_1.v</path>
		<module_name>DC_Filter_Add2iLLu9_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2iLLu9_1.v</path>
		<module_name>DC_Filter_Add2iLLu9_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i1u8_1.v</path>
		<module_name>DC_Filter_Add2i1u8_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i1u8_1.v</path>
		<module_name>DC_Filter_Add2i1u8_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i6u2_1.v</path>
		<module_name>DC_Filter_Add2i6u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i6u2_1.v</path>
		<module_name>DC_Filter_Add2i6u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i3u2_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2i3u2_1.v</path>
		<module_name>DC_Filter_Add2i3u2_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000001_1.v</path>
		<module_name>DC_Filter_gen000001_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_gen000001_1.v</path>
		<module_name>DC_Filter_gen000001_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Lti258u12_1.v</path>
		<module_name>DC_Filter_Lti258u12_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Lti258u12_1.v</path>
		<module_name>DC_Filter_Lti258u12_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Lti257u12_1.v</path>
		<module_name>DC_Filter_Lti257u12_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Lti257u12_1.v</path>
		<module_name>DC_Filter_Lti257u12_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_gen000002_1.v</path>
		<module_name>DC_Filter_gen000002_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_gen000002_1.v</path>
		<module_name>DC_Filter_gen000002_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_Add2Mul2u4u8u12_1.v</path>
		<module_name>DC_Filter_Add2Mul2u4u8u12_1</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_Add2Mul2u4u8u12_1.v</path>
		<module_name>DC_Filter_Add2Mul2u4u8u12_1</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_rtl/DC_Filter_DECODE_256U_301_4.v</path>
		<module_name>DC_Filter_DECODE_256U_301_4</module_name>
		<file_kind>RTL_V</file_kind>
		<impermanent/>
	</source_file>
	<source_file>
		<path>bdw_work/modules/DC_Filter/DPA/v_gates/DC_Filter_DECODE_256U_301_4.v</path>
		<module_name>DC_Filter_DECODE_256U_301_4</module_name>
		<file_kind>GATES_V</file_kind>
		<impermanent/>
	</source_file>
	<module>
		<name>DC_Filter_Mul_8Ux4U_12U_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>177.8400</unit_area>
		<comb_area>177.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>1.0320</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Mul_8Ux4U_12U_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="8">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="4">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_N_Mux_12_2_296_4</name>
		<impermanent/>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0900</delay>
		<data_delay>0.0900</data_delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_N_Mux_12_2_3_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>mux</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in3</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>ctrl1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add_12Ux12U_12U_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.9925</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add_12Ux12U_12U_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add_12Ux9U_12U_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>71.1360</unit_area>
		<comb_area>71.1360</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.8885</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add_12Ux9U_12U_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="9">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add_12Ux8U_12U_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>69.7680</unit_area>
		<comb_area>69.7680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.8719</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add_12Ux8U_12U_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="8">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>63.2700</unit_area>
		<comb_area>63.2700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>1.0892</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in3</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="9">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add_2Ux1U_2U_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.1353</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add_2Ux1U_2U_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="2">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_N_Mux_12_3_295_4</name>
		<impermanent/>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>47.5380</unit_area>
		<comb_area>47.5380</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2576</delay>
		<data_delay>0.1133</data_delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_N_Mux_12_3_2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>mux</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in4</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in3</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>ctrl1</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>45.4860</unit_area>
		<comb_area>45.4860</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.8485</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>3</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="9">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>42.7500</unit_area>
		<comb_area>42.7500</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.8695</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="9">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i230Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>37.2780</unit_area>
		<comb_area>37.2780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.7189</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i230Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i234Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>37.2780</unit_area>
		<comb_area>37.2780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.7209</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i234Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i235Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>37.2780</unit_area>
		<comb_area>37.2780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.7209</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i235Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2u9Mul2i258u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>36.5940</unit_area>
		<comb_area>36.5940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.7132</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2u9Mul2i258u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>11</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="9">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i239Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>36.5940</unit_area>
		<comb_area>36.5940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6999</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i239Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i247Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>36.5940</unit_area>
		<comb_area>36.5940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6768</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i247Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i251Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>36.5940</unit_area>
		<comb_area>36.5940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6739</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i251Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2u2Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3875</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2u2Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="4">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i236Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>33.5160</unit_area>
		<comb_area>33.5160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6698</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i236Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i237Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>33.5160</unit_area>
		<comb_area>33.5160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6698</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i237Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i244Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>33.5160</unit_area>
		<comb_area>33.5160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6442</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i244Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i245Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>33.5160</unit_area>
		<comb_area>33.5160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6442</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i245Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add_9Ux1U_9U_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>32.8320</unit_area>
		<comb_area>32.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.5529</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add_9Ux1U_9U_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>9</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="9">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="9">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i252Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>32.8320</unit_area>
		<comb_area>32.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6272</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i252Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i253Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>32.8320</unit_area>
		<comb_area>32.8320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6272</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i253Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_N_Mux_12_2_293_4</name>
		<impermanent/>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0629</delay>
		<data_delay>0.0629</data_delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_N_Mux_12_2_0_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>mux</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>ctrl1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add_8Ux2U_9U_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6038</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add_8Ux2U_9U_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>9</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="8">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="9">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i232Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>30.0960</unit_area>
		<comb_area>30.0960</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6282</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i232Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i233Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>30.0960</unit_area>
		<comb_area>30.0960</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.6282</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i233Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i249Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>29.7540</unit_area>
		<comb_area>29.7540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.5814</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i249Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i1u8_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>27.7020</unit_area>
		<comb_area>27.7020</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3754</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i1u8_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>9</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="8">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="9">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add_12U_71_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>27.0180</unit_area>
		<comb_area>27.0180</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4412</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add_12U_71_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i240Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>26.3340</unit_area>
		<comb_area>26.3340</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4922</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i240Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i241Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>26.3340</unit_area>
		<comb_area>26.3340</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4922</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i241Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_gen000001_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4687</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_gen000001_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="9">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i34Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.6240</unit_area>
		<comb_area>24.6240</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4541</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i34Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i35Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.6240</unit_area>
		<comb_area>24.6240</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4541</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i35Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i98Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.6240</unit_area>
		<comb_area>24.6240</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4768</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i98Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i99Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.6240</unit_area>
		<comb_area>24.6240</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4768</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i99Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i162Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.6240</unit_area>
		<comb_area>24.6240</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4541</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i162Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i163Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.6240</unit_area>
		<comb_area>24.6240</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4541</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i163Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i38Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4372</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i38Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i39Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4372</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i39Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i42Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4389</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i42Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i43Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4389</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i43Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i102Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4599</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i102Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i103Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4599</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i103Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i106Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4615</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i106Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i107Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4615</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i107Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i166Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4372</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i166Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i167Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4372</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i167Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i170Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4389</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i170Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i171Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>24.2820</unit_area>
		<comb_area>24.2820</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4389</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i171Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i2Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4682</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i2Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i3Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4682</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i3Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i50Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4723</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i50Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i51Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4723</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i51Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i66Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4682</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i66Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i67Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4682</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i67Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i114Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4723</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i114Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i115Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4723</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i115Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i130Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4682</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i130Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i131Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4682</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i131Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i178Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4723</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i178Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i179Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4723</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i179Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i194Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4682</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i194Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i195Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4682</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i195Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_gen000002_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3931</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_gen000002_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>11</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="9">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="11">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i46Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.5980</unit_area>
		<comb_area>23.5980</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4182</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i46Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i47Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.5980</unit_area>
		<comb_area>23.5980</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4182</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i47Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i110Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.5980</unit_area>
		<comb_area>23.5980</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4407</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i110Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i111Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.5980</unit_area>
		<comb_area>23.5980</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4407</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i111Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i174Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.5980</unit_area>
		<comb_area>23.5980</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4182</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i174Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i175Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.5980</unit_area>
		<comb_area>23.5980</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4182</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i175Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i6Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4471</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i6Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i7Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4471</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i7Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i10Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4435</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i10Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i11Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4435</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i11Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i18Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4673</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i18Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i19Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4673</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i19Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i54Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4512</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i54Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i55Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4512</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i55Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i58Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i58Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i59Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i59Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i70Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4471</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i70Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i71Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4471</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i71Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i74Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4435</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i74Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i75Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4435</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i75Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i82Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4673</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i82Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i83Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4673</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i83Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i118Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4512</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i118Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i119Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4512</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i119Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i122Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i122Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i123Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i123Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i134Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4471</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i134Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i135Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4471</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i135Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i138Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4435</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i138Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i139Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4435</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i139Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i146Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4673</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i146Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i147Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4673</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i147Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i182Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4512</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i182Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i183Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4512</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i183Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i186Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i186Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i187Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i187Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i198Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4471</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i198Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i199Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4471</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i199Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i202Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4435</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i202Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i203Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4435</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i203Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i210Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4673</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i210Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i211Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>23.2560</unit_area>
		<comb_area>23.2560</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4673</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i211Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i14Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4362</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i14Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i15Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4362</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i15Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i22Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4462</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i22Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i23Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4462</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i23Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i26Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4437</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i26Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i27Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4437</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i27Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i62Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4587</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i62Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i63Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4587</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i63Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i78Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4362</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i78Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i79Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4362</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i79Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i86Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4462</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i86Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i87Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4462</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i87Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i90Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4437</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i90Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i91Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4437</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i91Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i126Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4602</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i126Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i127Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4602</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i127Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i142Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4362</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i142Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i143Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4362</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i143Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i150Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4462</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i150Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i151Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4462</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i151Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i154Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4437</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i154Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i155Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4437</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i155Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i190Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4587</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i190Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i191Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4587</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i191Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i206Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4362</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i206Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i207Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4362</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i207Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i214Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4462</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i214Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i215Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4462</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i215Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i218Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4437</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i218Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i219Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>22.5720</unit_area>
		<comb_area>22.5720</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4437</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i219Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i30Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4529</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i30Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i31Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4529</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i31Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i94Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4529</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i94Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i95Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4529</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i95Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i158Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4529</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i158Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i159Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4529</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i159Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i222Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4529</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i222Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i223Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4529</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i223Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add_12U_82_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>10.6020</unit_area>
		<comb_area>10.6020</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.1959</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add_12U_82_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i36Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.8620</unit_area>
		<comb_area>20.8620</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4053</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i36Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i37Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.8620</unit_area>
		<comb_area>20.8620</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4053</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i37Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i100Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.8620</unit_area>
		<comb_area>20.8620</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4280</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i100Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i101Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.8620</unit_area>
		<comb_area>20.8620</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4280</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i101Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i164Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.8620</unit_area>
		<comb_area>20.8620</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4053</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i164Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i165Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.8620</unit_area>
		<comb_area>20.8620</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4053</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i165Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i44Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.5200</unit_area>
		<comb_area>20.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3879</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i44Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i45Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.5200</unit_area>
		<comb_area>20.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3879</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i45Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i108Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.5200</unit_area>
		<comb_area>20.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4105</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i108Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i109Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.5200</unit_area>
		<comb_area>20.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4105</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i109Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i172Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.5200</unit_area>
		<comb_area>20.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3879</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i172Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i173Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.5200</unit_area>
		<comb_area>20.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3879</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i173Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i4Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4142</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i4Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i5Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4142</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i5Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i52Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4182</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i52Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i53Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4182</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i53Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i68Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4142</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i68Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i69Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4142</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i69Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i116Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4182</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i116Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i117Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4182</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i117Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i132Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4142</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i132Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i133Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4142</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i133Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i180Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4182</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i180Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i181Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4182</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i181Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i196Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4142</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i196Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i197Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>20.1780</unit_area>
		<comb_area>20.1780</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4142</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i197Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i12Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4028</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i12Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i13Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4028</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i13Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i20Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4132</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i20Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i21Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4132</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i21Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i60Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4252</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i60Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i61Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4252</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i61Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i76Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4028</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i76Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i77Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4028</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i77Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i84Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4132</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i84Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i85Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4132</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i85Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i124Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4267</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i124Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i125Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4267</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i125Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i140Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4028</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i140Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i141Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4028</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i141Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i148Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4132</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i148Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i149Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4132</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i149Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i188Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4252</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i188Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i189Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4252</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i189Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i204Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4028</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i204Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i205Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4028</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i205Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i212Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4132</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i212Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i213Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>19.4940</unit_area>
		<comb_area>19.4940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4132</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i213Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i28Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4194</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i28Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i29Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4194</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i29Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i92Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4194</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i92Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i93Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4194</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i93Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i156Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4194</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i156Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i157Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4194</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i157Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i220Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4194</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i220Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i221Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>18.8100</unit_area>
		<comb_area>18.8100</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.4194</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i221Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i40Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>17.1000</unit_area>
		<comb_area>17.1000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3476</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i40Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i41Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>17.1000</unit_area>
		<comb_area>17.1000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3476</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i41Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i104Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>17.1000</unit_area>
		<comb_area>17.1000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3688</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i104Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i105Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>17.1000</unit_area>
		<comb_area>17.1000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3688</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i105Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i168Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>17.1000</unit_area>
		<comb_area>17.1000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3476</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i168Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i169Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>17.1000</unit_area>
		<comb_area>17.1000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3476</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i169Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i8Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i8Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i9Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i9Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i56Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3624</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i56Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i57Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3624</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i57Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i72Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i72Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i73Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i73Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i120Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3639</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i120Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i121Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3639</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i121Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i136Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i136Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i137Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i137Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i184Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3624</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i184Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i185Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3624</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i185Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i200Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i200Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i201Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3488</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i201Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_N_Mux_12_2_294_4</name>
		<impermanent/>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0714</delay>
		<data_delay>0.0714</data_delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_N_Mux_12_2_1_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>mux</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>ctrl1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i24Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3566</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i24Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i25Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3566</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i25Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i88Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3566</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i88Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i89Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3566</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i89Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i152Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3566</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i152Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i153Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3566</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i153Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i216Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3566</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i216Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i217Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3566</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i217Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2iLLu9_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2957</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2iLLu9_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="9">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i16Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2710</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i16Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i17Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2710</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i17Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i48Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2775</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i48Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i49Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2775</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i49Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i80Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2710</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i80Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i81Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2710</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i81Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i112Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2839</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i112Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i113Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2839</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i113Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i144Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2710</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i144Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i145Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2710</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i145Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i176Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2775</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i176Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i177Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2775</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i177Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i208Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2710</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i208Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i209Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2710</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i209Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i1Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i1Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2530</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="4">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i32Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i32Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i33Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i33Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i64Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i64Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i65Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i65Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i96Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i96Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i97Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i97Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i128Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i128Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i129Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i129Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i160Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i160Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i161Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i161Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i192Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i192Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i193Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i193Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i224Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i224Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i225Mul2i258Add3i1u1Mul2i3u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>11.9700</unit_area>
		<comb_area>11.9700</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2595</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i225Mul2i258Add3i1u1Mul2i3u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>4</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>12</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Lti257u12_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>7.8660</unit_area>
		<comb_area>7.8660</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.2994</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Lti257u12_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>lt</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="1">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Lti258u12_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>6.8400</unit_area>
		<comb_area>6.8400</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.3147</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Lti258u12_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>lt</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="1">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Xor_1Ux1U_1U_1</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0708</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Xor_1Ux1U_1U_1</cache_module_name>
		<resource>
			<count>1</count>
			<kind>xor</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="1">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_gen_busy_r_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.1649</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_gen_busy_r_4</cache_module_name>
		<resource>
			<count>2</count>
			<kind>not</kind>
			<width>1</width>
		</resource>
		<resource>
			<count>2</count>
			<kind>and</kind>
			<width>1</width>
		</resource>
		<resource>
			<count>1</count>
			<kind>or</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in3</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="3">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Not_1U_1U_1</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0194</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Not_1U_1U_1</cache_module_name>
		<resource>
			<count>1</count>
			<kind>not</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="1">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Eqi2u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0629</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Eqi2u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>eq</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="1">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Eqi1u2_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0629</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Eqi1u2_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>eq</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="1">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_OrReduction_2U_1U_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0696</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_OrReduction_2U_1U_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>or</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="2">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="1">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_N_Muxb_1_2_119_4</name>
		<impermanent/>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0900</delay>
		<data_delay>0.0900</data_delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_N_Muxb_1_2_4_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>mux</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in3</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>ctrl1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="1">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Or_1Ux1U_1U_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0696</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Or_1Ux1U_1U_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>or</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="1">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_And_1Ux1U_1U_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0714</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_And_1Ux1U_1U_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>and</kind>
			<width>1</width>
		</resource>
		<port>
			<name>in2</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="1">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Add2i1u1_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0288</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Add2i1u1_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>add</kind>
			<width>2</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="2">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_ROM_9X4_mask2</name>
		<impermanent/>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<total_bits>0</total_bits>
		<word_count>9</word_count>
		<rom_init_file>bdw_work/modules/DC_Filter/DPA/DC_Filter_ROM_9X4_mask2_0.memh</rom_init_file>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<stallable>0</stallable>
		<pipelined>1</pipelined>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="4">sc_uint</datatype>
			<latency>1</latency>
		</port>
		<port>
			<name>clk</name>
			<direction>in</direction>
			<clock>pos</clock>
			<datatype W="1">bool</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="4">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_ROM_9X4_mask1</name>
		<impermanent/>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<total_bits>0</total_bits>
		<word_count>9</word_count>
		<rom_init_file>bdw_work/modules/DC_Filter/DPA/DC_Filter_ROM_9X4_mask1_1.memh</rom_init_file>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<stallable>0</stallable>
		<pipelined>1</pipelined>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="4">sc_uint</datatype>
			<latency>1</latency>
		</port>
		<port>
			<name>clk</name>
			<direction>in</direction>
			<clock>pos</clock>
			<datatype W="1">bool</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="4">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_RAM_2322X8_1</name>
		<impermanent/>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<total_bits>0</total_bits>
		<word_count>2322</word_count>
		<rom_init_file>bdw_work/modules/DC_Filter/DPA/DC_Filter_RAM_2322X8_1_2.memh</rom_init_file>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<stallable>0</stallable>
		<pipelined>1</pipelined>
		<port>
			<name>DIN</name>
			<direction>in</direction>
			<datatype W="8">sc_uint</datatype>
			<latency>1</latency>
		</port>
		<port>
			<name>CE</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>1</latency>
		</port>
		<port>
			<name>RW</name>
			<direction>in</direction>
			<datatype W="1">sc_uint</datatype>
			<latency>1</latency>
		</port>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="12">sc_uint</datatype>
			<latency>1</latency>
		</port>
		<port>
			<name>clk</name>
			<direction>in</direction>
			<clock>pos</clock>
			<datatype W="1">bool</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="8">sc_uint</datatype>
		</port>
	</module>
	<module>
		<name>DC_Filter_Mul_12U_81_4</name>
		<impermanent/>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<latency>0</latency>
		<delay>0.0000</delay>
		<stallable>0</stallable>
		<pipelined>0</pipelined>
		<cache_module_name>DC_Filter_Mul_12U_81_4</cache_module_name>
		<resource>
			<count>1</count>
			<kind>mul</kind>
			<width>12</width>
		</resource>
		<port>
			<name>in1</name>
			<direction>in</direction>
			<datatype W="4">sc_uint</datatype>
			<latency>0</latency>
		</port>
		<port>
			<name>out1</name>
			<direction>out</direction>
			<datatype W="12">sc_uint</datatype>
		</port>
	</module>
	<source_file>
		<path>c_parts/DC_Filter_ROM_9X4_mask2.cpp</path>
		<file_kind>RTL_C</file_kind>
		<module_name>DC_Filter_ROM_9X4_mask2</module_name>
		<impermanent/>
	</source_file>
	<source_file>
		<path>c_parts/DC_Filter_RAM_2322X8_1.cpp</path>
		<file_kind>RTL_C</file_kind>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<impermanent/>
	</source_file>
	<source_file>
		<path>c_parts/DC_Filter_ROM_9X4_mask1.cpp</path>
		<file_kind>RTL_C</file_kind>
		<module_name>DC_Filter_ROM_9X4_mask1</module_name>
		<impermanent/>
	</source_file>
	<source_file>
		<path>v_rtl/DC_Filter_ROM_9X4_mask2.v</path>
		<file_kind>RTL_V</file_kind>
		<module_name>DC_Filter_ROM_9X4_mask2</module_name>
		<impermanent/>
	</source_file>
	<source_file>
		<path>v_rtl/DC_Filter_RAM_2322X8_1.v</path>
		<file_kind>RTL_V</file_kind>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<impermanent/>
	</source_file>
	<source_file>
		<path>v_rtl/DC_Filter_ROM_9X4_mask1.v</path>
		<file_kind>RTL_V</file_kind>
		<module_name>DC_Filter_ROM_9X4_mask1</module_name>
		<impermanent/>
	</source_file>
</lib_catalogue>
