// Seed: 3735436020
module module_0 (
    input tri id_0,
    input tri0 id_1,
    input wand id_2
    , id_15,
    output uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6,
    output wand id_7,
    input supply0 id_8,
    input wor id_9,
    output wire id_10,
    output uwire id_11,
    input tri1 id_12,
    output tri id_13
);
  assign id_15 = 1;
  assign module_1.id_9 = 0;
  id_16(
      .id_0(1),
      .id_1(id_7),
      .id_2(1),
      .id_3(id_5),
      .id_4(id_15),
      .id_5(1),
      .id_6(1 - id_12),
      .id_7(id_15),
      .id_8(id_3),
      .id_9(1),
      .id_10(),
      .id_11(id_9),
      .id_12(1),
      .id_13(1),
      .id_14(1 == 1),
      .id_15(id_2),
      .id_16(id_1),
      .id_17(id_4),
      .id_18(1'b0 & id_0),
      .id_19(1 * 1),
      .id_20(~id_4),
      .id_21(id_1),
      .id_22(id_8)
  );
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    output logic id_2,
    output supply0 id_3,
    input tri1 id_4,
    input wand id_5,
    output supply1 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output tri0 id_9,
    input wor id_10,
    input supply0 id_11
);
  wire id_13;
  always @(1) begin : LABEL_0
    if (1) begin : LABEL_0
      if (1) id_2 <= 1;
    end
  end
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_3,
      id_9,
      id_8,
      id_7,
      id_9,
      id_10,
      id_8,
      id_6,
      id_9,
      id_0,
      id_9
  );
endmodule
