-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_top_Pipeline_VITIS_LOOP_88_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    input_test_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_ce0 : OUT STD_LOGIC;
    input_test_0_we0 : OUT STD_LOGIC;
    input_test_0_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_ce1 : OUT STD_LOGIC;
    input_test_0_we1 : OUT STD_LOGIC;
    input_test_0_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_1_ce0 : OUT STD_LOGIC;
    input_test_0_1_we0 : OUT STD_LOGIC;
    input_test_0_1_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_1_ce1 : OUT STD_LOGIC;
    input_test_0_1_we1 : OUT STD_LOGIC;
    input_test_0_1_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_2_ce0 : OUT STD_LOGIC;
    input_test_0_2_we0 : OUT STD_LOGIC;
    input_test_0_2_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_2_ce1 : OUT STD_LOGIC;
    input_test_0_2_we1 : OUT STD_LOGIC;
    input_test_0_2_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_3_ce0 : OUT STD_LOGIC;
    input_test_0_3_we0 : OUT STD_LOGIC;
    input_test_0_3_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_3_ce1 : OUT STD_LOGIC;
    input_test_0_3_we1 : OUT STD_LOGIC;
    input_test_0_3_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_4_ce0 : OUT STD_LOGIC;
    input_test_0_4_we0 : OUT STD_LOGIC;
    input_test_0_4_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_4_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_4_ce1 : OUT STD_LOGIC;
    input_test_0_4_we1 : OUT STD_LOGIC;
    input_test_0_4_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_5_ce0 : OUT STD_LOGIC;
    input_test_0_5_we0 : OUT STD_LOGIC;
    input_test_0_5_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_5_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_5_ce1 : OUT STD_LOGIC;
    input_test_0_5_we1 : OUT STD_LOGIC;
    input_test_0_5_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_6_ce0 : OUT STD_LOGIC;
    input_test_0_6_we0 : OUT STD_LOGIC;
    input_test_0_6_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_6_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_6_ce1 : OUT STD_LOGIC;
    input_test_0_6_we1 : OUT STD_LOGIC;
    input_test_0_6_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_7_ce0 : OUT STD_LOGIC;
    input_test_0_7_we0 : OUT STD_LOGIC;
    input_test_0_7_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_7_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_7_ce1 : OUT STD_LOGIC;
    input_test_0_7_we1 : OUT STD_LOGIC;
    input_test_0_7_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_8_ce0 : OUT STD_LOGIC;
    input_test_0_8_we0 : OUT STD_LOGIC;
    input_test_0_8_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_8_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_8_ce1 : OUT STD_LOGIC;
    input_test_0_8_we1 : OUT STD_LOGIC;
    input_test_0_8_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_9_ce0 : OUT STD_LOGIC;
    input_test_0_9_we0 : OUT STD_LOGIC;
    input_test_0_9_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_9_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_9_ce1 : OUT STD_LOGIC;
    input_test_0_9_we1 : OUT STD_LOGIC;
    input_test_0_9_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_10_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_10_ce0 : OUT STD_LOGIC;
    input_test_0_10_we0 : OUT STD_LOGIC;
    input_test_0_10_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_10_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_10_ce1 : OUT STD_LOGIC;
    input_test_0_10_we1 : OUT STD_LOGIC;
    input_test_0_10_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_11_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_11_ce0 : OUT STD_LOGIC;
    input_test_0_11_we0 : OUT STD_LOGIC;
    input_test_0_11_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_11_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_11_ce1 : OUT STD_LOGIC;
    input_test_0_11_we1 : OUT STD_LOGIC;
    input_test_0_11_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_12_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_12_ce0 : OUT STD_LOGIC;
    input_test_0_12_we0 : OUT STD_LOGIC;
    input_test_0_12_d0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    input_test_0_12_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    input_test_0_12_ce1 : OUT STD_LOGIC;
    input_test_0_12_we1 : OUT STD_LOGIC;
    input_test_0_12_d1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_test_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_test_ce0 : OUT STD_LOGIC;
    y_test_we0 : OUT STD_LOGIC;
    y_test_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    y_test_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    y_test_ce1 : OUT STD_LOGIC;
    y_test_we1 : OUT STD_LOGIC;
    y_test_d1 : OUT STD_LOGIC_VECTOR (0 downto 0);
    digits_features_1_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_1_0_0_ce0 : OUT STD_LOGIC;
    digits_features_1_0_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_2_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_2_0_0_ce0 : OUT STD_LOGIC;
    digits_features_2_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_3_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_3_0_0_ce0 : OUT STD_LOGIC;
    digits_features_3_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_4_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_4_0_0_ce0 : OUT STD_LOGIC;
    digits_features_4_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_5_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_5_0_0_ce0 : OUT STD_LOGIC;
    digits_features_5_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_6_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_6_0_0_ce0 : OUT STD_LOGIC;
    digits_features_6_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_7_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_7_0_0_ce0 : OUT STD_LOGIC;
    digits_features_7_0_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_8_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_8_0_0_ce0 : OUT STD_LOGIC;
    digits_features_8_0_0_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    digits_features_9_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_9_0_0_ce0 : OUT STD_LOGIC;
    digits_features_9_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_10_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_10_0_0_ce0 : OUT STD_LOGIC;
    digits_features_10_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_11_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_11_0_0_ce0 : OUT STD_LOGIC;
    digits_features_11_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_12_0_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_12_0_0_ce0 : OUT STD_LOGIC;
    digits_features_12_0_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_0_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_0_1_0_ce0 : OUT STD_LOGIC;
    digits_features_0_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_1_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_1_1_0_ce0 : OUT STD_LOGIC;
    digits_features_1_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_2_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_2_1_0_ce0 : OUT STD_LOGIC;
    digits_features_2_1_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_3_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_3_1_0_ce0 : OUT STD_LOGIC;
    digits_features_3_1_0_q0 : IN STD_LOGIC_VECTOR (1 downto 0);
    digits_features_4_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_4_1_0_ce0 : OUT STD_LOGIC;
    digits_features_4_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_5_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_5_1_0_ce0 : OUT STD_LOGIC;
    digits_features_5_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_6_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_6_1_0_ce0 : OUT STD_LOGIC;
    digits_features_6_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_7_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_7_1_0_ce0 : OUT STD_LOGIC;
    digits_features_7_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_8_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_8_1_0_ce0 : OUT STD_LOGIC;
    digits_features_8_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_9_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_9_1_0_ce0 : OUT STD_LOGIC;
    digits_features_9_1_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_10_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_10_1_0_ce0 : OUT STD_LOGIC;
    digits_features_10_1_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_11_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_11_1_0_ce0 : OUT STD_LOGIC;
    digits_features_11_1_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_features_12_1_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_12_1_0_ce0 : OUT STD_LOGIC;
    digits_features_12_1_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_0_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_0_2_0_ce0 : OUT STD_LOGIC;
    digits_features_0_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_1_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_1_2_0_ce0 : OUT STD_LOGIC;
    digits_features_1_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_2_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_2_2_0_ce0 : OUT STD_LOGIC;
    digits_features_2_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_3_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_3_2_0_ce0 : OUT STD_LOGIC;
    digits_features_3_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_4_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_4_2_0_ce0 : OUT STD_LOGIC;
    digits_features_4_2_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_5_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_5_2_0_ce0 : OUT STD_LOGIC;
    digits_features_5_2_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_features_7_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_7_2_0_ce0 : OUT STD_LOGIC;
    digits_features_7_2_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_8_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_8_2_0_ce0 : OUT STD_LOGIC;
    digits_features_8_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_9_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_9_2_0_ce0 : OUT STD_LOGIC;
    digits_features_9_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_10_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_10_2_0_ce0 : OUT STD_LOGIC;
    digits_features_10_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_11_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_11_2_0_ce0 : OUT STD_LOGIC;
    digits_features_11_2_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_12_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_12_2_0_ce0 : OUT STD_LOGIC;
    digits_features_12_2_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_1_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_1_3_0_ce0 : OUT STD_LOGIC;
    digits_features_1_3_0_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    digits_features_2_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_2_3_0_ce0 : OUT STD_LOGIC;
    digits_features_2_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_3_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_3_3_0_ce0 : OUT STD_LOGIC;
    digits_features_3_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_4_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_4_3_0_ce0 : OUT STD_LOGIC;
    digits_features_4_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_5_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_5_3_0_ce0 : OUT STD_LOGIC;
    digits_features_5_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_6_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_6_3_0_ce0 : OUT STD_LOGIC;
    digits_features_6_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_7_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_7_3_0_ce0 : OUT STD_LOGIC;
    digits_features_7_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_8_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_8_3_0_ce0 : OUT STD_LOGIC;
    digits_features_8_3_0_q0 : IN STD_LOGIC_VECTOR (2 downto 0);
    digits_features_9_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_9_3_0_ce0 : OUT STD_LOGIC;
    digits_features_9_3_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_10_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_10_3_0_ce0 : OUT STD_LOGIC;
    digits_features_10_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_11_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_11_3_0_ce0 : OUT STD_LOGIC;
    digits_features_11_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_12_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_12_3_0_ce0 : OUT STD_LOGIC;
    digits_features_12_3_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_0_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_0_4_0_ce0 : OUT STD_LOGIC;
    digits_features_0_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_1_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_1_4_0_ce0 : OUT STD_LOGIC;
    digits_features_1_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_2_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_2_4_0_ce0 : OUT STD_LOGIC;
    digits_features_2_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_3_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_3_4_0_ce0 : OUT STD_LOGIC;
    digits_features_3_4_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_4_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_4_4_0_ce0 : OUT STD_LOGIC;
    digits_features_4_4_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_features_5_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_5_4_0_ce0 : OUT STD_LOGIC;
    digits_features_5_4_0_q0 : IN STD_LOGIC_VECTOR (3 downto 0);
    digits_features_6_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_6_4_0_ce0 : OUT STD_LOGIC;
    digits_features_6_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_7_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_7_4_0_ce0 : OUT STD_LOGIC;
    digits_features_7_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_8_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_8_4_0_ce0 : OUT STD_LOGIC;
    digits_features_8_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_9_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_9_4_0_ce0 : OUT STD_LOGIC;
    digits_features_9_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_10_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_10_4_0_ce0 : OUT STD_LOGIC;
    digits_features_10_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_features_11_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_features_11_4_0_ce0 : OUT STD_LOGIC;
    digits_features_11_4_0_q0 : IN STD_LOGIC_VECTOR (4 downto 0);
    digits_labels_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_0_ce0 : OUT STD_LOGIC;
    digits_labels_0_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_1_ce0 : OUT STD_LOGIC;
    digits_labels_1_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_2_ce0 : OUT STD_LOGIC;
    digits_labels_2_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_3_ce0 : OUT STD_LOGIC;
    digits_labels_3_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_4_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_4_ce0 : OUT STD_LOGIC;
    digits_labels_4_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_5_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_5_ce0 : OUT STD_LOGIC;
    digits_labels_5_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_6_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_6_ce0 : OUT STD_LOGIC;
    digits_labels_6_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_7_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_7_ce0 : OUT STD_LOGIC;
    digits_labels_7_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_8_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_8_ce0 : OUT STD_LOGIC;
    digits_labels_8_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    digits_labels_9_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    digits_labels_9_ce0 : OUT STD_LOGIC;
    digits_labels_9_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of top_top_Pipeline_VITIS_LOOP_88_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv9_168 : STD_LOGIC_VECTOR (8 downto 0) := "101101000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_const_lv11_3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000011";
    constant ap_const_lv11_59D : STD_LOGIC_VECTOR (10 downto 0) := "10110011101";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv11_4 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_const_lv12_2 : STD_LOGIC_VECTOR (11 downto 0) := "000000000010";
    constant ap_const_lv12_3 : STD_LOGIC_VECTOR (11 downto 0) := "000000000011";
    constant ap_const_lv12_4 : STD_LOGIC_VECTOR (11 downto 0) := "000000000100";
    constant ap_const_lv12_5 : STD_LOGIC_VECTOR (11 downto 0) := "000000000101";
    constant ap_const_lv12_6 : STD_LOGIC_VECTOR (11 downto 0) := "000000000110";
    constant ap_const_lv12_7 : STD_LOGIC_VECTOR (11 downto 0) := "000000000111";
    constant ap_const_lv12_8 : STD_LOGIC_VECTOR (11 downto 0) := "000000001000";
    constant ap_const_lv12_9 : STD_LOGIC_VECTOR (11 downto 0) := "000000001001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln88_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal i_5_reg_2335 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln88_reg_2341 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln89_21_fu_1954_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln89_21_reg_2345 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln89_fu_1959_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln89_reg_2361 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln89_23_fu_1969_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln89_23_reg_2367 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln89_24_fu_1980_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln89_24_reg_2383 : STD_LOGIC_VECTOR (63 downto 0);
    signal digits_features_1_2_0_load_reg_2754 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal digits_features_2_2_0_load_reg_2759 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_3_2_0_load_reg_2764 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_4_2_0_load_reg_2769 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_5_2_0_load_reg_2774 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_features_7_2_0_load_reg_2779 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_8_2_0_load_reg_2784 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_9_2_0_load_reg_2789 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_10_2_0_load_reg_2794 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_11_2_0_load_reg_2799 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_12_2_0_load_reg_2804 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_1_3_0_load_reg_2809 : STD_LOGIC_VECTOR (2 downto 0);
    signal digits_features_2_3_0_load_reg_2814 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_3_3_0_load_reg_2819 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_4_3_0_load_reg_2824 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_5_3_0_load_reg_2829 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_6_3_0_load_reg_2834 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_7_3_0_load_reg_2839 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_8_3_0_load_reg_2844 : STD_LOGIC_VECTOR (2 downto 0);
    signal digits_features_9_3_0_load_reg_2849 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_10_3_0_load_reg_2854 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_11_3_0_load_reg_2859 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_12_3_0_load_reg_2864 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_0_4_0_load_reg_2869 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_1_4_0_load_reg_2874 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_2_4_0_load_reg_2879 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_3_4_0_load_reg_2884 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_4_4_0_load_reg_2889 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_features_5_4_0_load_reg_2894 : STD_LOGIC_VECTOR (3 downto 0);
    signal digits_features_6_4_0_load_reg_2899 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_7_4_0_load_reg_2904 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_8_4_0_load_reg_2909 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_9_4_0_load_reg_2914 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_10_4_0_load_reg_2919 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_features_11_4_0_load_reg_2924 : STD_LOGIC_VECTOR (4 downto 0);
    signal digits_labels_2_load_reg_2929 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_3_load_reg_2934 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_4_load_reg_2939 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_5_load_reg_2944 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_6_load_reg_2949 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_7_load_reg_2954 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_8_load_reg_2959 : STD_LOGIC_VECTOR (0 downto 0);
    signal digits_labels_9_load_reg_2964 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln90_fu_2170_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln90_reg_2969 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln89_25_fu_2202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln89_25_reg_2981 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln89_fu_1995_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln89_22_fu_2080_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln90_fu_2165_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln90_1_fu_2192_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal zext_ln90_2_fu_2241_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln90_3_fu_2251_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal zext_ln90_4_fu_2273_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln90_5_fu_2283_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln90_6_fu_2293_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal zext_ln90_7_fu_2303_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln90_8_fu_2313_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln90_9_fu_2323_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_244 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    signal add_ln88_fu_1926_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_5 : STD_LOGIC_VECTOR (8 downto 0);
    signal digits_features_1_0_0_ce0_local : STD_LOGIC;
    signal digits_features_2_0_0_ce0_local : STD_LOGIC;
    signal digits_features_3_0_0_ce0_local : STD_LOGIC;
    signal digits_features_4_0_0_ce0_local : STD_LOGIC;
    signal digits_features_5_0_0_ce0_local : STD_LOGIC;
    signal digits_features_6_0_0_ce0_local : STD_LOGIC;
    signal digits_features_7_0_0_ce0_local : STD_LOGIC;
    signal digits_features_8_0_0_ce0_local : STD_LOGIC;
    signal digits_features_9_0_0_ce0_local : STD_LOGIC;
    signal digits_features_10_0_0_ce0_local : STD_LOGIC;
    signal digits_features_11_0_0_ce0_local : STD_LOGIC;
    signal digits_features_12_0_0_ce0_local : STD_LOGIC;
    signal digits_features_0_1_0_ce0_local : STD_LOGIC;
    signal digits_features_1_1_0_ce0_local : STD_LOGIC;
    signal digits_features_2_1_0_ce0_local : STD_LOGIC;
    signal digits_features_3_1_0_ce0_local : STD_LOGIC;
    signal digits_features_4_1_0_ce0_local : STD_LOGIC;
    signal digits_features_5_1_0_ce0_local : STD_LOGIC;
    signal digits_features_6_1_0_ce0_local : STD_LOGIC;
    signal digits_features_7_1_0_ce0_local : STD_LOGIC;
    signal digits_features_8_1_0_ce0_local : STD_LOGIC;
    signal digits_features_9_1_0_ce0_local : STD_LOGIC;
    signal digits_features_10_1_0_ce0_local : STD_LOGIC;
    signal digits_features_11_1_0_ce0_local : STD_LOGIC;
    signal digits_features_12_1_0_ce0_local : STD_LOGIC;
    signal digits_features_0_2_0_ce0_local : STD_LOGIC;
    signal digits_features_1_2_0_ce0_local : STD_LOGIC;
    signal digits_features_2_2_0_ce0_local : STD_LOGIC;
    signal digits_features_3_2_0_ce0_local : STD_LOGIC;
    signal digits_features_4_2_0_ce0_local : STD_LOGIC;
    signal digits_features_5_2_0_ce0_local : STD_LOGIC;
    signal digits_features_7_2_0_ce0_local : STD_LOGIC;
    signal digits_features_8_2_0_ce0_local : STD_LOGIC;
    signal digits_features_9_2_0_ce0_local : STD_LOGIC;
    signal digits_features_10_2_0_ce0_local : STD_LOGIC;
    signal digits_features_11_2_0_ce0_local : STD_LOGIC;
    signal digits_features_12_2_0_ce0_local : STD_LOGIC;
    signal digits_features_1_3_0_ce0_local : STD_LOGIC;
    signal digits_features_2_3_0_ce0_local : STD_LOGIC;
    signal digits_features_3_3_0_ce0_local : STD_LOGIC;
    signal digits_features_4_3_0_ce0_local : STD_LOGIC;
    signal digits_features_5_3_0_ce0_local : STD_LOGIC;
    signal digits_features_6_3_0_ce0_local : STD_LOGIC;
    signal digits_features_7_3_0_ce0_local : STD_LOGIC;
    signal digits_features_8_3_0_ce0_local : STD_LOGIC;
    signal digits_features_9_3_0_ce0_local : STD_LOGIC;
    signal digits_features_10_3_0_ce0_local : STD_LOGIC;
    signal digits_features_11_3_0_ce0_local : STD_LOGIC;
    signal digits_features_12_3_0_ce0_local : STD_LOGIC;
    signal digits_features_0_4_0_ce0_local : STD_LOGIC;
    signal digits_features_1_4_0_ce0_local : STD_LOGIC;
    signal digits_features_2_4_0_ce0_local : STD_LOGIC;
    signal digits_features_3_4_0_ce0_local : STD_LOGIC;
    signal digits_features_4_4_0_ce0_local : STD_LOGIC;
    signal digits_features_5_4_0_ce0_local : STD_LOGIC;
    signal digits_features_6_4_0_ce0_local : STD_LOGIC;
    signal digits_features_7_4_0_ce0_local : STD_LOGIC;
    signal digits_features_8_4_0_ce0_local : STD_LOGIC;
    signal digits_features_9_4_0_ce0_local : STD_LOGIC;
    signal digits_features_10_4_0_ce0_local : STD_LOGIC;
    signal digits_features_11_4_0_ce0_local : STD_LOGIC;
    signal input_test_0_we1_local : STD_LOGIC;
    signal input_test_0_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_ce1_local : STD_LOGIC;
    signal input_test_0_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_we0_local : STD_LOGIC;
    signal input_test_0_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_ce0_local : STD_LOGIC;
    signal input_test_0_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_6_we0_local : STD_LOGIC;
    signal input_test_0_6_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_6_ce0_local : STD_LOGIC;
    signal input_test_0_6_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_6_we1_local : STD_LOGIC;
    signal input_test_0_6_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_6_ce1_local : STD_LOGIC;
    signal input_test_0_6_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal digits_labels_0_ce0_local : STD_LOGIC;
    signal digits_labels_1_ce0_local : STD_LOGIC;
    signal digits_labels_2_ce0_local : STD_LOGIC;
    signal digits_labels_3_ce0_local : STD_LOGIC;
    signal digits_labels_4_ce0_local : STD_LOGIC;
    signal digits_labels_5_ce0_local : STD_LOGIC;
    signal digits_labels_6_ce0_local : STD_LOGIC;
    signal digits_labels_7_ce0_local : STD_LOGIC;
    signal digits_labels_8_ce0_local : STD_LOGIC;
    signal digits_labels_9_ce0_local : STD_LOGIC;
    signal input_test_0_1_we1_local : STD_LOGIC;
    signal input_test_0_1_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln89_1_fu_2097_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_1_ce1_local : STD_LOGIC;
    signal input_test_0_1_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_1_we0_local : STD_LOGIC;
    signal input_test_0_1_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_1_ce0_local : STD_LOGIC;
    signal input_test_0_1_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln89_13_fu_2224_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal input_test_0_2_we1_local : STD_LOGIC;
    signal input_test_0_2_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_2_ce1_local : STD_LOGIC;
    signal input_test_0_2_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_2_we0_local : STD_LOGIC;
    signal input_test_0_2_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln89_4_fu_2112_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_2_ce0_local : STD_LOGIC;
    signal input_test_0_2_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_3_we1_local : STD_LOGIC;
    signal input_test_0_3_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_3_ce1_local : STD_LOGIC;
    signal input_test_0_3_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_3_we0_local : STD_LOGIC;
    signal input_test_0_3_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln89_5_fu_2117_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_3_ce0_local : STD_LOGIC;
    signal input_test_0_3_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln89_16_fu_2256_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_4_we1_local : STD_LOGIC;
    signal input_test_0_4_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_4_ce1_local : STD_LOGIC;
    signal input_test_0_4_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_4_we0_local : STD_LOGIC;
    signal input_test_0_4_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_4_ce0_local : STD_LOGIC;
    signal input_test_0_4_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln89_9_fu_2208_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln89_17_fu_2260_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_5_we1_local : STD_LOGIC;
    signal input_test_0_5_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_5_ce1_local : STD_LOGIC;
    signal input_test_0_5_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_5_we0_local : STD_LOGIC;
    signal input_test_0_5_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_5_ce0_local : STD_LOGIC;
    signal input_test_0_5_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln89_10_fu_2212_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln89_18_fu_2264_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_7_we1_local : STD_LOGIC;
    signal input_test_0_7_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln89_2_fu_2102_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_7_ce1_local : STD_LOGIC;
    signal input_test_0_7_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_7_we0_local : STD_LOGIC;
    signal input_test_0_7_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_7_ce0_local : STD_LOGIC;
    signal input_test_0_7_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln89_11_fu_2216_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_8_we1_local : STD_LOGIC;
    signal input_test_0_8_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln89_3_fu_2107_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_8_ce1_local : STD_LOGIC;
    signal input_test_0_8_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_8_we0_local : STD_LOGIC;
    signal input_test_0_8_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_8_ce0_local : STD_LOGIC;
    signal input_test_0_8_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln89_14_fu_2228_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_9_we1_local : STD_LOGIC;
    signal input_test_0_9_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_9_ce1_local : STD_LOGIC;
    signal input_test_0_9_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_9_we0_local : STD_LOGIC;
    signal input_test_0_9_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_9_ce0_local : STD_LOGIC;
    signal input_test_0_9_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln89_15_fu_2232_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_10_we1_local : STD_LOGIC;
    signal input_test_0_10_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_10_ce1_local : STD_LOGIC;
    signal input_test_0_10_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_10_we0_local : STD_LOGIC;
    signal input_test_0_10_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln89_6_fu_2122_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_10_ce0_local : STD_LOGIC;
    signal input_test_0_10_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_11_we1_local : STD_LOGIC;
    signal input_test_0_11_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_11_ce1_local : STD_LOGIC;
    signal input_test_0_11_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_11_we0_local : STD_LOGIC;
    signal input_test_0_11_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln89_7_fu_2127_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_11_ce0_local : STD_LOGIC;
    signal input_test_0_11_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_12_we1_local : STD_LOGIC;
    signal input_test_0_12_d1_local : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_12_ce1_local : STD_LOGIC;
    signal input_test_0_12_address1_local : STD_LOGIC_VECTOR (10 downto 0);
    signal input_test_0_12_we0_local : STD_LOGIC;
    signal input_test_0_12_d0_local : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln89_8_fu_2132_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal input_test_0_12_ce0_local : STD_LOGIC;
    signal input_test_0_12_address0_local : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln89_12_fu_2220_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_test_we1_local : STD_LOGIC;
    signal y_test_d1_local : STD_LOGIC_VECTOR (0 downto 0);
    signal y_test_ce1_local : STD_LOGIC;
    signal y_test_address1_local : STD_LOGIC_VECTOR (11 downto 0);
    signal y_test_we0_local : STD_LOGIC;
    signal y_test_d0_local : STD_LOGIC_VECTOR (0 downto 0);
    signal y_test_ce0_local : STD_LOGIC;
    signal y_test_address0_local : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal tmp_fu_1936_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln89_20_fu_1944_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln89_19_fu_1932_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln89_5_fu_1948_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln89_2_fu_1963_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln89_3_fu_1974_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln88_fu_1985_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln89_fu_1989_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln89_1_fu_2075_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_2_fu_2137_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_3_fu_2148_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln90_10_fu_2144_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln90_11_fu_2155_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln90_8_fu_2159_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_1_fu_2174_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal or_ln1_fu_2184_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln89_4_fu_2197_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln90_fu_2236_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_1_fu_2246_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_2_fu_2268_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_3_fu_2278_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_4_fu_2288_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_5_fu_2298_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_6_fu_2308_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln90_7_fu_2318_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln88_fu_1920_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_244 <= add_ln88_fu_1926_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_244 <= ap_const_lv9_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                digits_features_0_4_0_load_reg_2869 <= digits_features_0_4_0_q0;
                digits_features_10_2_0_load_reg_2794 <= digits_features_10_2_0_q0;
                digits_features_10_3_0_load_reg_2854 <= digits_features_10_3_0_q0;
                digits_features_10_4_0_load_reg_2919 <= digits_features_10_4_0_q0;
                digits_features_11_2_0_load_reg_2799 <= digits_features_11_2_0_q0;
                digits_features_11_3_0_load_reg_2859 <= digits_features_11_3_0_q0;
                digits_features_11_4_0_load_reg_2924 <= digits_features_11_4_0_q0;
                digits_features_12_2_0_load_reg_2804 <= digits_features_12_2_0_q0;
                digits_features_12_3_0_load_reg_2864 <= digits_features_12_3_0_q0;
                digits_features_1_2_0_load_reg_2754 <= digits_features_1_2_0_q0;
                digits_features_1_3_0_load_reg_2809 <= digits_features_1_3_0_q0;
                digits_features_1_4_0_load_reg_2874 <= digits_features_1_4_0_q0;
                digits_features_2_2_0_load_reg_2759 <= digits_features_2_2_0_q0;
                digits_features_2_3_0_load_reg_2814 <= digits_features_2_3_0_q0;
                digits_features_2_4_0_load_reg_2879 <= digits_features_2_4_0_q0;
                digits_features_3_2_0_load_reg_2764 <= digits_features_3_2_0_q0;
                digits_features_3_3_0_load_reg_2819 <= digits_features_3_3_0_q0;
                digits_features_3_4_0_load_reg_2884 <= digits_features_3_4_0_q0;
                digits_features_4_2_0_load_reg_2769 <= digits_features_4_2_0_q0;
                digits_features_4_3_0_load_reg_2824 <= digits_features_4_3_0_q0;
                digits_features_4_4_0_load_reg_2889 <= digits_features_4_4_0_q0;
                digits_features_5_2_0_load_reg_2774 <= digits_features_5_2_0_q0;
                digits_features_5_3_0_load_reg_2829 <= digits_features_5_3_0_q0;
                digits_features_5_4_0_load_reg_2894 <= digits_features_5_4_0_q0;
                digits_features_6_3_0_load_reg_2834 <= digits_features_6_3_0_q0;
                digits_features_6_4_0_load_reg_2899 <= digits_features_6_4_0_q0;
                digits_features_7_2_0_load_reg_2779 <= digits_features_7_2_0_q0;
                digits_features_7_3_0_load_reg_2839 <= digits_features_7_3_0_q0;
                digits_features_7_4_0_load_reg_2904 <= digits_features_7_4_0_q0;
                digits_features_8_2_0_load_reg_2784 <= digits_features_8_2_0_q0;
                digits_features_8_3_0_load_reg_2844 <= digits_features_8_3_0_q0;
                digits_features_8_4_0_load_reg_2909 <= digits_features_8_4_0_q0;
                digits_features_9_2_0_load_reg_2789 <= digits_features_9_2_0_q0;
                digits_features_9_3_0_load_reg_2849 <= digits_features_9_3_0_q0;
                digits_features_9_4_0_load_reg_2914 <= digits_features_9_4_0_q0;
                digits_labels_2_load_reg_2929 <= digits_labels_2_q0;
                digits_labels_3_load_reg_2934 <= digits_labels_3_q0;
                digits_labels_4_load_reg_2939 <= digits_labels_4_q0;
                digits_labels_5_load_reg_2944 <= digits_labels_5_q0;
                digits_labels_6_load_reg_2949 <= digits_labels_6_q0;
                digits_labels_7_load_reg_2954 <= digits_labels_7_q0;
                digits_labels_8_load_reg_2959 <= digits_labels_8_q0;
                digits_labels_9_load_reg_2964 <= digits_labels_9_q0;
                    trunc_ln90_reg_2969(11 downto 1) <= trunc_ln90_fu_2170_p1(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_5_reg_2335 <= ap_sig_allocacmp_i_5;
                icmp_ln88_reg_2341 <= icmp_ln88_fu_1920_p2;
                trunc_ln89_reg_2361 <= trunc_ln89_fu_1959_p1;
                    zext_ln89_21_reg_2345(11 downto 0) <= zext_ln89_21_fu_1954_p1(11 downto 0);
                    zext_ln89_23_reg_2367(10 downto 0) <= zext_ln89_23_fu_1969_p1(10 downto 0);
                    zext_ln89_24_reg_2383(10 downto 0) <= zext_ln89_24_fu_1980_p1(10 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    zext_ln89_25_reg_2981(10 downto 0) <= zext_ln89_25_fu_2202_p1(10 downto 0);
            end if;
        end if;
    end process;
    zext_ln89_21_reg_2345(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";
    zext_ln89_23_reg_2367(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    zext_ln89_24_reg_2383(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";
    trunc_ln90_reg_2969(0) <= '0';
    zext_ln89_25_reg_2981(63 downto 11) <= "00000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter0_stage0, ap_block_pp0_stage4_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    add_ln88_fu_1926_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_5) + unsigned(ap_const_lv9_1));
    add_ln89_1_fu_2075_p2 <= std_logic_vector(unsigned(trunc_ln89_reg_2361) + unsigned(ap_const_lv11_1));
    add_ln89_2_fu_1963_p2 <= std_logic_vector(unsigned(trunc_ln89_fu_1959_p1) + unsigned(ap_const_lv11_2));
    add_ln89_3_fu_1974_p2 <= std_logic_vector(unsigned(trunc_ln89_fu_1959_p1) + unsigned(ap_const_lv11_3));
    add_ln89_4_fu_2197_p2 <= std_logic_vector(unsigned(trunc_ln89_reg_2361) + unsigned(ap_const_lv11_4));
    add_ln89_5_fu_1948_p2 <= std_logic_vector(unsigned(zext_ln89_20_fu_1944_p1) + unsigned(zext_ln89_19_fu_1932_p1));
    add_ln89_fu_1989_p2 <= std_logic_vector(unsigned(zext_ln88_fu_1985_p1) + unsigned(ap_const_lv11_59D));
    add_ln90_1_fu_2246_p2 <= std_logic_vector(unsigned(trunc_ln90_reg_2969) + unsigned(ap_const_lv12_3));
    add_ln90_2_fu_2268_p2 <= std_logic_vector(unsigned(trunc_ln90_reg_2969) + unsigned(ap_const_lv12_4));
    add_ln90_3_fu_2278_p2 <= std_logic_vector(unsigned(trunc_ln90_reg_2969) + unsigned(ap_const_lv12_5));
    add_ln90_4_fu_2288_p2 <= std_logic_vector(unsigned(trunc_ln90_reg_2969) + unsigned(ap_const_lv12_6));
    add_ln90_5_fu_2298_p2 <= std_logic_vector(unsigned(trunc_ln90_reg_2969) + unsigned(ap_const_lv12_7));
    add_ln90_6_fu_2308_p2 <= std_logic_vector(unsigned(trunc_ln90_reg_2969) + unsigned(ap_const_lv12_8));
    add_ln90_7_fu_2318_p2 <= std_logic_vector(unsigned(trunc_ln90_reg_2969) + unsigned(ap_const_lv12_9));
    add_ln90_8_fu_2159_p2 <= std_logic_vector(unsigned(zext_ln90_10_fu_2144_p1) + unsigned(zext_ln90_11_fu_2155_p1));
    add_ln90_fu_2236_p2 <= std_logic_vector(unsigned(trunc_ln90_reg_2969) + unsigned(ap_const_lv12_2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln88_fu_1920_p2)
    begin
        if (((icmp_ln88_fu_1920_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_244, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_5 <= ap_const_lv9_0;
        else 
            ap_sig_allocacmp_i_5 <= i_fu_244;
        end if; 
    end process;

    digits_features_0_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_0_1_0_ce0 <= digits_features_0_1_0_ce0_local;

    digits_features_0_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_0_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_0_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_0_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_0_2_0_ce0 <= digits_features_0_2_0_ce0_local;

    digits_features_0_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_0_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_0_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_0_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_0_4_0_ce0 <= digits_features_0_4_0_ce0_local;

    digits_features_0_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_0_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_0_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_10_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_10_0_0_ce0 <= digits_features_10_0_0_ce0_local;

    digits_features_10_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_10_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_10_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_10_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_10_1_0_ce0 <= digits_features_10_1_0_ce0_local;

    digits_features_10_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_10_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_10_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_10_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_10_2_0_ce0 <= digits_features_10_2_0_ce0_local;

    digits_features_10_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_10_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_10_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_10_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_10_3_0_ce0 <= digits_features_10_3_0_ce0_local;

    digits_features_10_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_10_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_10_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_10_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_10_4_0_ce0 <= digits_features_10_4_0_ce0_local;

    digits_features_10_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_10_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_10_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_11_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_11_0_0_ce0 <= digits_features_11_0_0_ce0_local;

    digits_features_11_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_11_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_11_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_11_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_11_1_0_ce0 <= digits_features_11_1_0_ce0_local;

    digits_features_11_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_11_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_11_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_11_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_11_2_0_ce0 <= digits_features_11_2_0_ce0_local;

    digits_features_11_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_11_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_11_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_11_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_11_3_0_ce0 <= digits_features_11_3_0_ce0_local;

    digits_features_11_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_11_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_11_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_11_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_11_4_0_ce0 <= digits_features_11_4_0_ce0_local;

    digits_features_11_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_11_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_11_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_12_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_12_0_0_ce0 <= digits_features_12_0_0_ce0_local;

    digits_features_12_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_12_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_12_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_12_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_12_1_0_ce0 <= digits_features_12_1_0_ce0_local;

    digits_features_12_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_12_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_12_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_12_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_12_2_0_ce0 <= digits_features_12_2_0_ce0_local;

    digits_features_12_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_12_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_12_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_12_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_12_3_0_ce0 <= digits_features_12_3_0_ce0_local;

    digits_features_12_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_12_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_12_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_1_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_1_0_0_ce0 <= digits_features_1_0_0_ce0_local;

    digits_features_1_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_1_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_1_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_1_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_1_1_0_ce0 <= digits_features_1_1_0_ce0_local;

    digits_features_1_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_1_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_1_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_1_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_1_2_0_ce0 <= digits_features_1_2_0_ce0_local;

    digits_features_1_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_1_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_1_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_1_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_1_3_0_ce0 <= digits_features_1_3_0_ce0_local;

    digits_features_1_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_1_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_1_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_1_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_1_4_0_ce0 <= digits_features_1_4_0_ce0_local;

    digits_features_1_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_1_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_1_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_2_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_2_0_0_ce0 <= digits_features_2_0_0_ce0_local;

    digits_features_2_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_2_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_2_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_2_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_2_1_0_ce0 <= digits_features_2_1_0_ce0_local;

    digits_features_2_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_2_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_2_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_2_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_2_2_0_ce0 <= digits_features_2_2_0_ce0_local;

    digits_features_2_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_2_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_2_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_2_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_2_3_0_ce0 <= digits_features_2_3_0_ce0_local;

    digits_features_2_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_2_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_2_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_2_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_2_4_0_ce0 <= digits_features_2_4_0_ce0_local;

    digits_features_2_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_2_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_2_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_3_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_3_0_0_ce0 <= digits_features_3_0_0_ce0_local;

    digits_features_3_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_3_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_3_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_3_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_3_1_0_ce0 <= digits_features_3_1_0_ce0_local;

    digits_features_3_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_3_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_3_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_3_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_3_2_0_ce0 <= digits_features_3_2_0_ce0_local;

    digits_features_3_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_3_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_3_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_3_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_3_3_0_ce0 <= digits_features_3_3_0_ce0_local;

    digits_features_3_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_3_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_3_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_3_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_3_4_0_ce0 <= digits_features_3_4_0_ce0_local;

    digits_features_3_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_3_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_3_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_4_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_4_0_0_ce0 <= digits_features_4_0_0_ce0_local;

    digits_features_4_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_4_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_4_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_4_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_4_1_0_ce0 <= digits_features_4_1_0_ce0_local;

    digits_features_4_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_4_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_4_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_4_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_4_2_0_ce0 <= digits_features_4_2_0_ce0_local;

    digits_features_4_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_4_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_4_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_4_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_4_3_0_ce0 <= digits_features_4_3_0_ce0_local;

    digits_features_4_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_4_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_4_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_4_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_4_4_0_ce0 <= digits_features_4_4_0_ce0_local;

    digits_features_4_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_4_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_4_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_5_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_5_0_0_ce0 <= digits_features_5_0_0_ce0_local;

    digits_features_5_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_5_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_5_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_5_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_5_1_0_ce0 <= digits_features_5_1_0_ce0_local;

    digits_features_5_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_5_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_5_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_5_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_5_2_0_ce0 <= digits_features_5_2_0_ce0_local;

    digits_features_5_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_5_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_5_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_5_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_5_3_0_ce0 <= digits_features_5_3_0_ce0_local;

    digits_features_5_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_5_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_5_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_5_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_5_4_0_ce0 <= digits_features_5_4_0_ce0_local;

    digits_features_5_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_5_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_5_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_6_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_6_0_0_ce0 <= digits_features_6_0_0_ce0_local;

    digits_features_6_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_6_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_6_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_6_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_6_1_0_ce0 <= digits_features_6_1_0_ce0_local;

    digits_features_6_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_6_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_6_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_6_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_6_3_0_ce0 <= digits_features_6_3_0_ce0_local;

    digits_features_6_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_6_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_6_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_6_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_6_4_0_ce0 <= digits_features_6_4_0_ce0_local;

    digits_features_6_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_6_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_6_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_7_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_7_0_0_ce0 <= digits_features_7_0_0_ce0_local;

    digits_features_7_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_7_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_7_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_7_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_7_1_0_ce0 <= digits_features_7_1_0_ce0_local;

    digits_features_7_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_7_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_7_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_7_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_7_2_0_ce0 <= digits_features_7_2_0_ce0_local;

    digits_features_7_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_7_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_7_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_7_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_7_3_0_ce0 <= digits_features_7_3_0_ce0_local;

    digits_features_7_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_7_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_7_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_7_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_7_4_0_ce0 <= digits_features_7_4_0_ce0_local;

    digits_features_7_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_7_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_7_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_8_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_8_0_0_ce0 <= digits_features_8_0_0_ce0_local;

    digits_features_8_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_8_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_8_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_8_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_8_1_0_ce0 <= digits_features_8_1_0_ce0_local;

    digits_features_8_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_8_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_8_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_8_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_8_2_0_ce0 <= digits_features_8_2_0_ce0_local;

    digits_features_8_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_8_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_8_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_8_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_8_3_0_ce0 <= digits_features_8_3_0_ce0_local;

    digits_features_8_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_8_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_8_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_8_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_8_4_0_ce0 <= digits_features_8_4_0_ce0_local;

    digits_features_8_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_8_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_8_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_9_0_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_9_0_0_ce0 <= digits_features_9_0_0_ce0_local;

    digits_features_9_0_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_9_0_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_9_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_9_1_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_9_1_0_ce0 <= digits_features_9_1_0_ce0_local;

    digits_features_9_1_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_9_1_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_9_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_9_2_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_9_2_0_ce0 <= digits_features_9_2_0_ce0_local;

    digits_features_9_2_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_9_2_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_9_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_9_3_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_9_3_0_ce0 <= digits_features_9_3_0_ce0_local;

    digits_features_9_3_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_9_3_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_9_3_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_features_9_4_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_features_9_4_0_ce0 <= digits_features_9_4_0_ce0_local;

    digits_features_9_4_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_features_9_4_0_ce0_local <= ap_const_logic_1;
        else 
            digits_features_9_4_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_0_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_labels_0_ce0 <= digits_labels_0_ce0_local;

    digits_labels_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_0_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_1_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_labels_1_ce0 <= digits_labels_1_ce0_local;

    digits_labels_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_1_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_2_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_labels_2_ce0 <= digits_labels_2_ce0_local;

    digits_labels_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_2_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_3_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_labels_3_ce0 <= digits_labels_3_ce0_local;

    digits_labels_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_3_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_4_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_labels_4_ce0 <= digits_labels_4_ce0_local;

    digits_labels_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_4_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_5_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_labels_5_ce0 <= digits_labels_5_ce0_local;

    digits_labels_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_5_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_6_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_labels_6_ce0 <= digits_labels_6_ce0_local;

    digits_labels_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_6_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_7_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_labels_7_ce0 <= digits_labels_7_ce0_local;

    digits_labels_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_7_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_8_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_labels_8_ce0 <= digits_labels_8_ce0_local;

    digits_labels_8_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_8_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    digits_labels_9_address0 <= zext_ln89_fu_1995_p1(11 - 1 downto 0);
    digits_labels_9_ce0 <= digits_labels_9_ce0_local;

    digits_labels_9_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            digits_labels_9_ce0_local <= ap_const_logic_1;
        else 
            digits_labels_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln88_fu_1920_p2 <= "1" when (ap_sig_allocacmp_i_5 = ap_const_lv9_168) else "0";
    input_test_0_10_address0 <= input_test_0_10_address0_local;

    input_test_0_10_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, zext_ln89_25_reg_2981, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_10_address0_local <= zext_ln89_25_reg_2981(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_10_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_10_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_10_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_10_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_10_address1 <= input_test_0_10_address1_local;

    input_test_0_10_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_10_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_10_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_10_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_10_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_10_ce0 <= input_test_0_10_ce0_local;

    input_test_0_10_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_10_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_10_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_10_ce1 <= input_test_0_10_ce1_local;

    input_test_0_10_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_10_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_10_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_10_d0 <= input_test_0_10_d0_local;

    input_test_0_10_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_10_3_0_load_reg_2854, digits_features_10_4_0_load_reg_2919, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln89_6_fu_2122_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_10_d0_local <= digits_features_10_4_0_load_reg_2919;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_10_d0_local <= digits_features_10_3_0_load_reg_2854;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_10_d0_local <= zext_ln89_6_fu_2122_p1;
            else 
                input_test_0_10_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_10_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_10_d1 <= input_test_0_10_d1_local;

    input_test_0_10_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_10_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_10_2_0_load_reg_2794, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_10_d1_local <= digits_features_10_2_0_load_reg_2794;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_10_d1_local <= digits_features_10_0_0_q0;
            else 
                input_test_0_10_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_10_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_10_we0 <= input_test_0_10_we0_local;

    input_test_0_10_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_10_we0_local <= ap_const_logic_1;
        else 
            input_test_0_10_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_10_we1 <= input_test_0_10_we1_local;

    input_test_0_10_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_10_we1_local <= ap_const_logic_1;
        else 
            input_test_0_10_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_11_address0 <= input_test_0_11_address0_local;

    input_test_0_11_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, zext_ln89_25_reg_2981, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_11_address0_local <= zext_ln89_25_reg_2981(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_11_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_11_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_11_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_11_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_11_address1 <= input_test_0_11_address1_local;

    input_test_0_11_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_11_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_11_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_11_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_11_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_11_ce0 <= input_test_0_11_ce0_local;

    input_test_0_11_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_11_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_11_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_11_ce1 <= input_test_0_11_ce1_local;

    input_test_0_11_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_11_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_11_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_11_d0 <= input_test_0_11_d0_local;

    input_test_0_11_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_11_3_0_load_reg_2859, digits_features_11_4_0_load_reg_2924, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln89_7_fu_2127_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_11_d0_local <= digits_features_11_4_0_load_reg_2924;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_11_d0_local <= digits_features_11_3_0_load_reg_2859;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_11_d0_local <= zext_ln89_7_fu_2127_p1;
            else 
                input_test_0_11_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_11_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_11_d1 <= input_test_0_11_d1_local;

    input_test_0_11_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_11_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_11_2_0_load_reg_2799, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_11_d1_local <= digits_features_11_2_0_load_reg_2799;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_11_d1_local <= digits_features_11_0_0_q0;
            else 
                input_test_0_11_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_11_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_11_we0 <= input_test_0_11_we0_local;

    input_test_0_11_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_11_we0_local <= ap_const_logic_1;
        else 
            input_test_0_11_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_11_we1 <= input_test_0_11_we1_local;

    input_test_0_11_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_11_we1_local <= ap_const_logic_1;
        else 
            input_test_0_11_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_12_address0 <= input_test_0_12_address0_local;

    input_test_0_12_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_12_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_12_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_12_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_12_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_12_address1 <= input_test_0_12_address1_local;

    input_test_0_12_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_12_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_12_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_12_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_12_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_12_ce0 <= input_test_0_12_ce0_local;

    input_test_0_12_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_12_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_12_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_12_ce1 <= input_test_0_12_ce1_local;

    input_test_0_12_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_12_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_12_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_12_d0 <= input_test_0_12_d0_local;

    input_test_0_12_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_12_3_0_load_reg_2864, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln89_8_fu_2132_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_12_d0_local <= digits_features_12_3_0_load_reg_2864;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_12_d0_local <= zext_ln89_8_fu_2132_p1;
            else 
                input_test_0_12_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_12_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_12_d1 <= input_test_0_12_d1_local;

    input_test_0_12_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_12_0_0_q0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln89_12_fu_2220_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_12_d1_local <= zext_ln89_12_fu_2220_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_12_d1_local <= digits_features_12_0_0_q0;
            else 
                input_test_0_12_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_12_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_12_we0 <= input_test_0_12_we0_local;

    input_test_0_12_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_12_we0_local <= ap_const_logic_1;
        else 
            input_test_0_12_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_12_we1 <= input_test_0_12_we1_local;

    input_test_0_12_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_12_we1_local <= ap_const_logic_1;
        else 
            input_test_0_12_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_1_address0 <= input_test_0_1_address0_local;

    input_test_0_1_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, zext_ln89_25_reg_2981, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_1_address0_local <= zext_ln89_25_reg_2981(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_1_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_1_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_1_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_1_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_1_address1 <= input_test_0_1_address1_local;

    input_test_0_1_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_1_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_1_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_1_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_1_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_1_ce0 <= input_test_0_1_ce0_local;

    input_test_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_1_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_1_ce1 <= input_test_0_1_ce1_local;

    input_test_0_1_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_1_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_1_d0 <= input_test_0_1_d0_local;

    input_test_0_1_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_1_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_1_4_0_load_reg_2874, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln89_13_fu_2224_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_1_d0_local <= digits_features_1_4_0_load_reg_2874;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_1_d0_local <= zext_ln89_13_fu_2224_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_1_d0_local <= digits_features_1_1_0_q0;
            else 
                input_test_0_1_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_1_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_1_d1 <= input_test_0_1_d1_local;

    input_test_0_1_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_1_2_0_load_reg_2754, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln89_1_fu_2097_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_1_d1_local <= digits_features_1_2_0_load_reg_2754;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_1_d1_local <= zext_ln89_1_fu_2097_p1;
            else 
                input_test_0_1_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_1_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_1_we0 <= input_test_0_1_we0_local;

    input_test_0_1_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_1_we0_local <= ap_const_logic_1;
        else 
            input_test_0_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_1_we1 <= input_test_0_1_we1_local;

    input_test_0_1_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_1_we1_local <= ap_const_logic_1;
        else 
            input_test_0_1_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_2_address0 <= input_test_0_2_address0_local;

    input_test_0_2_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, zext_ln89_25_reg_2981, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_2_address0_local <= zext_ln89_25_reg_2981(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_2_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_2_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_2_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_2_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_2_address1 <= input_test_0_2_address1_local;

    input_test_0_2_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_2_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_2_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_2_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_2_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_2_ce0 <= input_test_0_2_ce0_local;

    input_test_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_2_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_2_ce1 <= input_test_0_2_ce1_local;

    input_test_0_2_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_2_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_2_d0 <= input_test_0_2_d0_local;

    input_test_0_2_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_2_3_0_load_reg_2814, digits_features_2_4_0_load_reg_2879, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln89_4_fu_2112_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_2_d0_local <= digits_features_2_4_0_load_reg_2879;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_2_d0_local <= digits_features_2_3_0_load_reg_2814;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_2_d0_local <= zext_ln89_4_fu_2112_p1;
            else 
                input_test_0_2_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_2_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_2_d1 <= input_test_0_2_d1_local;

    input_test_0_2_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_2_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_2_2_0_load_reg_2759, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_2_d1_local <= digits_features_2_2_0_load_reg_2759;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_2_d1_local <= digits_features_2_0_0_q0;
            else 
                input_test_0_2_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_2_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_2_we0 <= input_test_0_2_we0_local;

    input_test_0_2_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_2_we0_local <= ap_const_logic_1;
        else 
            input_test_0_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_2_we1 <= input_test_0_2_we1_local;

    input_test_0_2_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_2_we1_local <= ap_const_logic_1;
        else 
            input_test_0_2_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_3_address0 <= input_test_0_3_address0_local;

    input_test_0_3_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, zext_ln89_25_reg_2981, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_3_address0_local <= zext_ln89_25_reg_2981(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_3_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_3_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_3_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_3_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_3_address1 <= input_test_0_3_address1_local;

    input_test_0_3_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_3_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_3_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_3_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_3_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_3_ce0 <= input_test_0_3_ce0_local;

    input_test_0_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_3_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_3_ce1 <= input_test_0_3_ce1_local;

    input_test_0_3_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_3_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_3_d0 <= input_test_0_3_d0_local;

    input_test_0_3_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_3_3_0_load_reg_2819, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln89_5_fu_2117_p1, zext_ln89_16_fu_2256_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_3_d0_local <= zext_ln89_16_fu_2256_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_3_d0_local <= digits_features_3_3_0_load_reg_2819;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_3_d0_local <= zext_ln89_5_fu_2117_p1;
            else 
                input_test_0_3_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_3_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_3_d1 <= input_test_0_3_d1_local;

    input_test_0_3_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_3_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_3_2_0_load_reg_2764, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_3_d1_local <= digits_features_3_2_0_load_reg_2764;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_3_d1_local <= digits_features_3_0_0_q0;
            else 
                input_test_0_3_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_3_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_3_we0 <= input_test_0_3_we0_local;

    input_test_0_3_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_3_we0_local <= ap_const_logic_1;
        else 
            input_test_0_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_3_we1 <= input_test_0_3_we1_local;

    input_test_0_3_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_3_we1_local <= ap_const_logic_1;
        else 
            input_test_0_3_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_4_address0 <= input_test_0_4_address0_local;

    input_test_0_4_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, zext_ln89_25_reg_2981, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_4_address0_local <= zext_ln89_25_reg_2981(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_4_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_4_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_4_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_4_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_4_address1 <= input_test_0_4_address1_local;

    input_test_0_4_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_4_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_4_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_4_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_4_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_4_ce0 <= input_test_0_4_ce0_local;

    input_test_0_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_4_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_4_ce1 <= input_test_0_4_ce1_local;

    input_test_0_4_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_4_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_4_d0 <= input_test_0_4_d0_local;

    input_test_0_4_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_4_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_4_3_0_load_reg_2824, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln89_17_fu_2260_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_4_d0_local <= zext_ln89_17_fu_2260_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_4_d0_local <= digits_features_4_3_0_load_reg_2824;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_4_d0_local <= digits_features_4_1_0_q0;
            else 
                input_test_0_4_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_4_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_4_d1 <= input_test_0_4_d1_local;

    input_test_0_4_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_4_0_0_q0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln89_9_fu_2208_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_4_d1_local <= zext_ln89_9_fu_2208_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_4_d1_local <= digits_features_4_0_0_q0;
            else 
                input_test_0_4_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_4_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_4_we0 <= input_test_0_4_we0_local;

    input_test_0_4_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_4_we0_local <= ap_const_logic_1;
        else 
            input_test_0_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_4_we1 <= input_test_0_4_we1_local;

    input_test_0_4_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_4_we1_local <= ap_const_logic_1;
        else 
            input_test_0_4_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_5_address0 <= input_test_0_5_address0_local;

    input_test_0_5_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, zext_ln89_25_reg_2981, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_5_address0_local <= zext_ln89_25_reg_2981(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_5_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_5_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_5_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_5_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_5_address1 <= input_test_0_5_address1_local;

    input_test_0_5_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_5_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_5_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_5_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_5_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_5_ce0 <= input_test_0_5_ce0_local;

    input_test_0_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_5_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_5_ce1 <= input_test_0_5_ce1_local;

    input_test_0_5_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_5_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_5_d0 <= input_test_0_5_d0_local;

    input_test_0_5_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_5_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_5_3_0_load_reg_2829, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln89_18_fu_2264_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_5_d0_local <= zext_ln89_18_fu_2264_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_5_d0_local <= digits_features_5_3_0_load_reg_2829;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_5_d0_local <= digits_features_5_1_0_q0;
            else 
                input_test_0_5_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_5_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_5_d1 <= input_test_0_5_d1_local;

    input_test_0_5_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_5_0_0_q0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln89_10_fu_2212_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_5_d1_local <= zext_ln89_10_fu_2212_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_5_d1_local <= digits_features_5_0_0_q0;
            else 
                input_test_0_5_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_5_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_5_we0 <= input_test_0_5_we0_local;

    input_test_0_5_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_5_we0_local <= ap_const_logic_1;
        else 
            input_test_0_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_5_we1 <= input_test_0_5_we1_local;

    input_test_0_5_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_5_we1_local <= ap_const_logic_1;
        else 
            input_test_0_5_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_6_address0 <= input_test_0_6_address0_local;

    input_test_0_6_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln89_23_fu_1969_p1, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_6_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_6_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_test_0_6_address0_local <= zext_ln89_23_fu_1969_p1(11 - 1 downto 0);
            else 
                input_test_0_6_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_6_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_6_address1 <= input_test_0_6_address1_local;

    input_test_0_6_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, ap_CS_fsm_pp0_stage1, zext_ln89_25_fu_2202_p1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_6_address1_local <= zext_ln89_25_fu_2202_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_6_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_6_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_6_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_6_ce0 <= input_test_0_6_ce0_local;

    input_test_0_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_test_0_6_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_6_ce1 <= input_test_0_6_ce1_local;

    input_test_0_6_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_6_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_6_d0 <= input_test_0_6_d0_local;

    input_test_0_6_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, digits_features_6_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_6_3_0_load_reg_2834, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_6_d0_local <= digits_features_6_3_0_load_reg_2834;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_6_d0_local <= digits_features_6_1_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_test_0_6_d0_local <= ap_const_lv5_0;
            else 
                input_test_0_6_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_6_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_6_d1 <= input_test_0_6_d1_local;

    input_test_0_6_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_6_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_6_4_0_load_reg_2899, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_6_d1_local <= digits_features_6_4_0_load_reg_2899;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_6_d1_local <= digits_features_6_0_0_q0;
            else 
                input_test_0_6_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_6_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_6_we0 <= input_test_0_6_we0_local;

    input_test_0_6_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln88_fu_1920_p2, ap_block_pp0_stage0_11001, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_fu_1920_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_test_0_6_we0_local <= ap_const_logic_1;
        else 
            input_test_0_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_6_we1 <= input_test_0_6_we1_local;

    input_test_0_6_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_6_we1_local <= ap_const_logic_1;
        else 
            input_test_0_6_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_7_address0 <= input_test_0_7_address0_local;

    input_test_0_7_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, zext_ln89_25_reg_2981, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_7_address0_local <= zext_ln89_25_reg_2981(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_7_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_7_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_7_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_7_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_7_address1 <= input_test_0_7_address1_local;

    input_test_0_7_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_7_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_7_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_7_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_7_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_7_ce0 <= input_test_0_7_ce0_local;

    input_test_0_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_7_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_7_ce1 <= input_test_0_7_ce1_local;

    input_test_0_7_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_7_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_7_d0 <= input_test_0_7_d0_local;

    input_test_0_7_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_7_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_7_3_0_load_reg_2839, digits_features_7_4_0_load_reg_2904, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_7_d0_local <= digits_features_7_4_0_load_reg_2904;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_7_d0_local <= digits_features_7_3_0_load_reg_2839;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_7_d0_local <= digits_features_7_1_0_q0;
            else 
                input_test_0_7_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_7_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_7_d1 <= input_test_0_7_d1_local;

    input_test_0_7_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln89_2_fu_2102_p1, zext_ln89_11_fu_2216_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_7_d1_local <= zext_ln89_11_fu_2216_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_7_d1_local <= zext_ln89_2_fu_2102_p1;
            else 
                input_test_0_7_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_7_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_7_we0 <= input_test_0_7_we0_local;

    input_test_0_7_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_7_we0_local <= ap_const_logic_1;
        else 
            input_test_0_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_7_we1 <= input_test_0_7_we1_local;

    input_test_0_7_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_7_we1_local <= ap_const_logic_1;
        else 
            input_test_0_7_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_8_address0 <= input_test_0_8_address0_local;

    input_test_0_8_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, zext_ln89_25_reg_2981, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_8_address0_local <= zext_ln89_25_reg_2981(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_8_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_8_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_8_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_8_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_8_address1 <= input_test_0_8_address1_local;

    input_test_0_8_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_8_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_8_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_8_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_8_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_8_ce0 <= input_test_0_8_ce0_local;

    input_test_0_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_8_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_8_ce1 <= input_test_0_8_ce1_local;

    input_test_0_8_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_8_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_8_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_8_d0 <= input_test_0_8_d0_local;

    input_test_0_8_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_8_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_8_4_0_load_reg_2909, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln89_14_fu_2228_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_8_d0_local <= digits_features_8_4_0_load_reg_2909;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_8_d0_local <= zext_ln89_14_fu_2228_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_8_d0_local <= digits_features_8_1_0_q0;
            else 
                input_test_0_8_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_8_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_8_d1 <= input_test_0_8_d1_local;

    input_test_0_8_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, digits_features_8_2_0_load_reg_2784, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, zext_ln89_3_fu_2107_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_8_d1_local <= digits_features_8_2_0_load_reg_2784;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_8_d1_local <= zext_ln89_3_fu_2107_p1;
            else 
                input_test_0_8_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_8_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_8_we0 <= input_test_0_8_we0_local;

    input_test_0_8_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_8_we0_local <= ap_const_logic_1;
        else 
            input_test_0_8_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_8_we1 <= input_test_0_8_we1_local;

    input_test_0_8_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_8_we1_local <= ap_const_logic_1;
        else 
            input_test_0_8_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_9_address0 <= input_test_0_9_address0_local;

    input_test_0_9_address0_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_24_reg_2383, ap_CS_fsm_pp0_stage1, zext_ln89_25_reg_2981, ap_CS_fsm_pp0_stage2, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_9_address0_local <= zext_ln89_25_reg_2981(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_9_address0_local <= zext_ln89_24_reg_2383(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_9_address0_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            else 
                input_test_0_9_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_9_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_9_address1 <= input_test_0_9_address1_local;

    input_test_0_9_address1_local_assign_proc : process(ap_enable_reg_pp0_iter0, zext_ln89_21_reg_2345, zext_ln89_23_reg_2367, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_9_address1_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_9_address1_local <= zext_ln89_21_reg_2345(11 - 1 downto 0);
            else 
                input_test_0_9_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_9_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_9_ce0 <= input_test_0_9_ce0_local;

    input_test_0_9_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_9_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_9_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_9_ce1 <= input_test_0_9_ce1_local;

    input_test_0_9_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_9_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_9_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_9_d0 <= input_test_0_9_d0_local;

    input_test_0_9_d0_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_9_1_0_q0, ap_CS_fsm_pp0_stage1, digits_features_9_4_0_load_reg_2914, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln89_15_fu_2232_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                input_test_0_9_d0_local <= digits_features_9_4_0_load_reg_2914;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_9_d0_local <= zext_ln89_15_fu_2232_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_9_d0_local <= digits_features_9_1_0_q0;
            else 
                input_test_0_9_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_9_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_9_d1 <= input_test_0_9_d1_local;

    input_test_0_9_d1_local_assign_proc : process(ap_enable_reg_pp0_iter0, digits_features_9_0_0_q0, ap_CS_fsm_pp0_stage1, digits_features_9_2_0_load_reg_2789, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_9_d1_local <= digits_features_9_2_0_load_reg_2789;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_9_d1_local <= digits_features_9_0_0_q0;
            else 
                input_test_0_9_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_9_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_9_we0 <= input_test_0_9_we0_local;

    input_test_0_9_we0_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            input_test_0_9_we0_local <= ap_const_logic_1;
        else 
            input_test_0_9_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_9_we1 <= input_test_0_9_we1_local;

    input_test_0_9_we1_local_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            input_test_0_9_we1_local <= ap_const_logic_1;
        else 
            input_test_0_9_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_address0 <= input_test_0_address0_local;

    input_test_0_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln89_23_reg_2367, zext_ln89_24_fu_1980_p1, ap_CS_fsm_pp0_stage1, zext_ln89_25_fu_2202_p1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_address0_local <= zext_ln89_25_fu_2202_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_address0_local <= zext_ln89_23_reg_2367(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_test_0_address0_local <= zext_ln89_24_fu_1980_p1(11 - 1 downto 0);
            else 
                input_test_0_address0_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_address0_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_address1 <= input_test_0_address1_local;

    input_test_0_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, zext_ln89_21_fu_1954_p1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, zext_ln89_22_fu_2080_p1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_address1_local <= zext_ln89_22_fu_2080_p1(11 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_test_0_address1_local <= zext_ln89_21_fu_1954_p1(11 - 1 downto 0);
            else 
                input_test_0_address1_local <= "XXXXXXXXXXX";
            end if;
        else 
            input_test_0_address1_local <= "XXXXXXXXXXX";
        end if; 
    end process;

    input_test_0_ce0 <= input_test_0_ce0_local;

    input_test_0_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_test_0_ce0_local <= ap_const_logic_1;
        else 
            input_test_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_ce1 <= input_test_0_ce1_local;

    input_test_0_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_test_0_ce1_local <= ap_const_logic_1;
        else 
            input_test_0_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_d0 <= input_test_0_d0_local;

    input_test_0_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, digits_features_0_2_0_q0, ap_CS_fsm_pp0_stage1, digits_features_0_4_0_load_reg_2869, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                input_test_0_d0_local <= digits_features_0_4_0_load_reg_2869;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_d0_local <= digits_features_0_2_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_test_0_d0_local <= ap_const_lv5_0;
            else 
                input_test_0_d0_local <= "XXXXX";
            end if;
        else 
            input_test_0_d0_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_d1 <= input_test_0_d1_local;

    input_test_0_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, digits_features_0_1_0_q0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                input_test_0_d1_local <= digits_features_0_1_0_q0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                input_test_0_d1_local <= ap_const_lv5_0;
            else 
                input_test_0_d1_local <= "XXXXX";
            end if;
        else 
            input_test_0_d1_local <= "XXXXX";
        end if; 
    end process;

    input_test_0_we0 <= input_test_0_we0_local;

    input_test_0_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln88_fu_1920_p2, ap_block_pp0_stage0_11001, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_fu_1920_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_test_0_we0_local <= ap_const_logic_1;
        else 
            input_test_0_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    input_test_0_we1 <= input_test_0_we1_local;

    input_test_0_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, icmp_ln88_fu_1920_p2, ap_block_pp0_stage0_11001, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_fu_1920_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            input_test_0_we1_local <= ap_const_logic_1;
        else 
            input_test_0_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    or_ln1_fu_2184_p3 <= (tmp_1_fu_2174_p4 & ap_const_lv1_1);
    tmp_1_fu_2174_p4 <= add_ln90_8_fu_2159_p2(11 downto 1);
    tmp_2_fu_2137_p3 <= (i_5_reg_2335 & ap_const_lv3_0);
    tmp_3_fu_2148_p3 <= (i_5_reg_2335 & ap_const_lv1_0);
    tmp_fu_1936_p3 <= (ap_sig_allocacmp_i_5 & ap_const_lv2_0);
    trunc_ln89_fu_1959_p1 <= add_ln89_5_fu_1948_p2(11 - 1 downto 0);
    trunc_ln90_fu_2170_p1 <= add_ln90_8_fu_2159_p2(12 - 1 downto 0);
    y_test_address0 <= y_test_address0_local;

    y_test_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln90_1_fu_2192_p1, ap_block_pp0_stage2, zext_ln90_3_fu_2251_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln90_5_fu_2283_p1, ap_block_pp0_stage4, zext_ln90_7_fu_2303_p1, zext_ln90_9_fu_2323_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            y_test_address0_local <= zext_ln90_9_fu_2323_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            y_test_address0_local <= zext_ln90_7_fu_2303_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            y_test_address0_local <= zext_ln90_5_fu_2283_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            y_test_address0_local <= zext_ln90_3_fu_2251_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            y_test_address0_local <= zext_ln90_1_fu_2192_p1(12 - 1 downto 0);
        else 
            y_test_address0_local <= "XXXXXXXXXXXX";
        end if; 
    end process;

    y_test_address1 <= y_test_address1_local;

    y_test_address1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, zext_ln90_fu_2165_p1, ap_block_pp0_stage2, zext_ln90_2_fu_2241_p1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, zext_ln90_4_fu_2273_p1, zext_ln90_6_fu_2293_p1, ap_block_pp0_stage4, zext_ln90_8_fu_2313_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            y_test_address1_local <= zext_ln90_8_fu_2313_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            y_test_address1_local <= zext_ln90_6_fu_2293_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            y_test_address1_local <= zext_ln90_4_fu_2273_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            y_test_address1_local <= zext_ln90_2_fu_2241_p1(12 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            y_test_address1_local <= zext_ln90_fu_2165_p1(12 - 1 downto 0);
        else 
            y_test_address1_local <= "XXXXXXXXXXXX";
        end if; 
    end process;

    y_test_ce0 <= y_test_ce0_local;

    y_test_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            y_test_ce0_local <= ap_const_logic_1;
        else 
            y_test_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    y_test_ce1 <= y_test_ce1_local;

    y_test_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            y_test_ce1_local <= ap_const_logic_1;
        else 
            y_test_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    y_test_d0 <= y_test_d0_local;

    y_test_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, digits_labels_1_q0, ap_CS_fsm_pp0_stage1, digits_labels_3_load_reg_2934, digits_labels_5_load_reg_2944, digits_labels_7_load_reg_2954, digits_labels_9_load_reg_2964, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            y_test_d0_local <= digits_labels_9_load_reg_2964;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            y_test_d0_local <= digits_labels_7_load_reg_2954;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            y_test_d0_local <= digits_labels_5_load_reg_2944;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            y_test_d0_local <= digits_labels_3_load_reg_2934;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            y_test_d0_local <= digits_labels_1_q0;
        else 
            y_test_d0_local <= "X";
        end if; 
    end process;

    y_test_d1 <= y_test_d1_local;

    y_test_d1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, digits_labels_0_q0, ap_CS_fsm_pp0_stage1, digits_labels_2_load_reg_2929, digits_labels_4_load_reg_2939, digits_labels_6_load_reg_2949, digits_labels_8_load_reg_2959, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0, ap_block_pp0_stage1, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            y_test_d1_local <= digits_labels_8_load_reg_2959;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            y_test_d1_local <= digits_labels_6_load_reg_2949;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            y_test_d1_local <= digits_labels_4_load_reg_2939;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            y_test_d1_local <= digits_labels_2_load_reg_2929;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            y_test_d1_local <= digits_labels_0_q0;
        else 
            y_test_d1_local <= "X";
        end if; 
    end process;

    y_test_we0 <= y_test_we0_local;

    y_test_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage0_11001, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            y_test_we0_local <= ap_const_logic_1;
        else 
            y_test_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    y_test_we1 <= y_test_we1_local;

    y_test_we1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage0_11001, icmp_ln88_reg_2341, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001)
    begin
        if ((((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((icmp_ln88_reg_2341 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            y_test_we1_local <= ap_const_logic_1;
        else 
            y_test_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln88_fu_1985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_5),11));
    zext_ln89_10_fu_2212_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_5_2_0_load_reg_2774),5));
    zext_ln89_11_fu_2216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_7_2_0_load_reg_2779),5));
    zext_ln89_12_fu_2220_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_12_2_0_load_reg_2804),5));
    zext_ln89_13_fu_2224_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_1_3_0_load_reg_2809),5));
    zext_ln89_14_fu_2228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_8_3_0_load_reg_2844),5));
    zext_ln89_15_fu_2232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_9_3_0_load_reg_2849),5));
    zext_ln89_16_fu_2256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_3_4_0_load_reg_2884),5));
    zext_ln89_17_fu_2260_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_4_4_0_load_reg_2889),5));
    zext_ln89_18_fu_2264_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_5_4_0_load_reg_2894),5));
    zext_ln89_19_fu_1932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_5),12));
    zext_ln89_1_fu_2097_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_1_0_0_q0),5));
    zext_ln89_20_fu_1944_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1936_p3),12));
    zext_ln89_21_fu_1954_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_5_fu_1948_p2),64));
    zext_ln89_22_fu_2080_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_1_fu_2075_p2),64));
    zext_ln89_23_fu_1969_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_2_fu_1963_p2),64));
    zext_ln89_24_fu_1980_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_3_fu_1974_p2),64));
    zext_ln89_25_fu_2202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_4_fu_2197_p2),64));
    zext_ln89_2_fu_2102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_7_0_0_q0),5));
    zext_ln89_3_fu_2107_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_8_0_0_q0),5));
    zext_ln89_4_fu_2112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_2_1_0_q0),5));
    zext_ln89_5_fu_2117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_3_1_0_q0),5));
    zext_ln89_6_fu_2122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_10_1_0_q0),5));
    zext_ln89_7_fu_2127_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_11_1_0_q0),5));
    zext_ln89_8_fu_2132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_12_1_0_q0),5));
    zext_ln89_9_fu_2208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(digits_features_4_2_0_load_reg_2769),5));
    zext_ln89_fu_1995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln89_fu_1989_p2),64));
    zext_ln90_10_fu_2144_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_2_fu_2137_p3),13));
    zext_ln90_11_fu_2155_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_3_fu_2148_p3),13));
    zext_ln90_1_fu_2192_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1_fu_2184_p3),64));
    zext_ln90_2_fu_2241_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_fu_2236_p2),64));
    zext_ln90_3_fu_2251_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_1_fu_2246_p2),64));
    zext_ln90_4_fu_2273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_2_fu_2268_p2),64));
    zext_ln90_5_fu_2283_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_3_fu_2278_p2),64));
    zext_ln90_6_fu_2293_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_4_fu_2288_p2),64));
    zext_ln90_7_fu_2303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_5_fu_2298_p2),64));
    zext_ln90_8_fu_2313_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_6_fu_2308_p2),64));
    zext_ln90_9_fu_2323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_7_fu_2318_p2),64));
    zext_ln90_fu_2165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln90_8_fu_2159_p2),64));
end behav;
