{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682984632595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682984632595 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 18:43:52 2023 " "Processing started: Mon May 01 18:43:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682984632595 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682984632595 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off statemachine -c statemachine " "Command: quartus_map --read_settings_files=on --write_settings_files=off statemachine -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682984632595 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682984633003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1682984633003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemachine_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file statemachine_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 statemachine_block " "Found entity 1: statemachine_block" {  } { { "statemachine_block.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/statemachine_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682984640913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682984640913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file output_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 output_logic " "Found entity 1: output_logic" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682984640913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682984640913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "next_state_logic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file next_state_logic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 next_state_logic " "Found entity 1: next_state_logic" {  } { { "next_state_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/next_state_logic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682984640913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682984640913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lpwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LPWM " "Found entity 1: LPWM" {  } { { "LPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682984640913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682984640913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rpwm.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rpwm.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RPWM " "Found entity 1: RPWM" {  } { { "RPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/RPWM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682984640913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682984640913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdivider100k.bdf 1 1 " "Found 1 design units, including 1 entities, in source file freqdivider100k.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Freqdivider100k " "Found entity 1: Freqdivider100k" {  } { { "Freqdivider100k.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682984640913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682984640913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_schematic.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final_schematic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Schematic " "Found entity 1: Final_Schematic" {  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682984640928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682984640928 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Schematic " "Elaborating entity \"Final_Schematic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682984640960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "statemachine_block statemachine_block:inst1 " "Elaborating entity \"statemachine_block\" for hierarchy \"statemachine_block:inst1\"" {  } { { "Final_Schematic.bdf" "inst1" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 144 400 496 368 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984640975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_logic statemachine_block:inst1\|output_logic:inst1 " "Elaborating entity \"output_logic\" for hierarchy \"statemachine_block:inst1\|output_logic:inst1\"" {  } { { "statemachine_block.bdf" "inst1" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/statemachine_block.bdf" { { 120 312 408 344 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR8 inst8 " "Block or symbol \"OR8\" of instance \"inst8\" overlaps another block or symbol" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { -224 416 480 -80 "inst8" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S0 " "Pin \"S0\" not connected" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 80 72 240 96 "S0" "" } { 72 240 280 89 "S0" "" } { 56 448 472 73 "S0" "" } { -224 392 416 -207 "S0" "" } { -88 408 432 -71 "S0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S1 " "Pin \"S1\" not connected" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 112 72 240 128 "S1" "" } { 104 240 288 121 "S1" "" } { 72 424 472 89 "S1" "" } { 440 400 432 457 "S1" "" } { 488 448 472 505 "S1" "" } { -208 392 416 -191 "S1" "" } { -72 408 432 -55 "S1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S2 " "Pin \"S2\" not connected" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 144 72 240 160 "S2" "" } { 136 240 296 153 "S2" "" } { 152 408 448 169 "S2" "" } { 208 432 456 225 "S2" "" } { -192 392 416 -175 "S2" "" } { -56 408 432 -39 "S2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S3 " "Pin \"S3\" not connected" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 184 72 240 200 "S3" "" } { 176 240 280 193 "S3" "" } { 168 376 448 185 "S3" "" } { -176 392 416 -159 "S3" "" } { -40 408 432 -23 "S3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S4 " "Pin \"S4\" not connected" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 240 72 240 256 "S4" "" } { 232 240 280 249 "S4" "" } { 88 360 472 105 "S4" "" } { 448 360 432 465 "S4" "" } { -160 392 416 -143 "S4" "" } { -24 408 432 -7 "S4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S5 " "Pin \"S5\" not connected" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 280 72 240 296 "S5" "" } { 272 240 288 289 "S5" "" } { 216 400 456 233 "S5" "" } { 496 408 472 513 "S5" "" } { -144 392 416 -127 "S5" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S6 " "Pin \"S6\" not connected" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 320 72 240 336 "S6" "" } { 312 240 288 329 "S6" "" } { 224 360 456 241 "S6" "" } { 504 360 472 521 "S6" "" } { -8 408 432 9 "S6" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "S7 " "Pin \"S7\" not connected" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 368 72 240 384 "S7" "" } { 360 240 288 377 "S7" "" } { 104 392 472 121 "S7" "" } { 470 312 329 481 "S7" "" } { -128 392 416 -111 "S7" "" } { 8 400 432 25 "S7" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst1 " "Primitive \"OR2\" of instance \"inst1\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 152 448 512 200 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR8 inst10 " "Primitive \"OR8\" of instance \"inst10\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { -88 432 496 56 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst15 " "Primitive \"NOT\" of instance \"inst15\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 216 520 568 248 "inst15" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR4 inst17 " "Primitive \"OR4\" of instance \"inst17\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 56 472 536 136 "inst17" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst3 " "Primitive \"OR3\" of instance \"inst3\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 488 472 536 536 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst4 " "Primitive \"OR3\" of instance \"inst4\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 208 456 520 256 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR3 inst5 " "Primitive \"OR3\" of instance \"inst5\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 440 432 496 488 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst6 " "Primitive \"NOT\" of instance \"inst6\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 168 528 576 200 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { 448 520 568 480 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR8 inst8 " "Primitive \"OR8\" of instance \"inst8\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { -224 416 480 -80 "inst8" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "GND inst9 " "Primitive \"GND\" of instance \"inst9\" not used" {  } { { "output_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_logic.bdf" { { -96 312 344 -64 "inst9" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "next_state_logic statemachine_block:inst1\|next_state_logic:inst " "Elaborating entity \"next_state_logic\" for hierarchy \"statemachine_block:inst1\|next_state_logic:inst\"" {  } { { "statemachine_block.bdf" "inst" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/statemachine_block.bdf" { { 120 128 224 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst56 " "Block or symbol \"OR4\" of instance \"inst56\" overlaps another block or symbol" {  } { { "next_state_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/next_state_logic.bdf" { { 336 408 472 416 "inst56" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR4 inst69 " "Block or symbol \"OR4\" of instance \"inst69\" overlaps another block or symbol" {  } { { "next_state_logic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/next_state_logic.bdf" { { 56 856 920 136 "inst69" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Freqdivider100k Freqdivider100k:inst " "Elaborating entity \"Freqdivider100k\" for hierarchy \"Freqdivider100k:inst\"" {  } { { "Final_Schematic.bdf" "inst" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 448 224 360 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984640976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 Freqdivider100k:inst\|74163:inst2 " "Elaborating entity \"74163\" for hierarchy \"Freqdivider100k:inst\|74163:inst2\"" {  } { { "Freqdivider100k.bdf" "inst2" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 216 616 736 400 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984640991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Freqdivider100k:inst\|74163:inst2 " "Elaborated megafunction instantiation \"Freqdivider100k:inst\|74163:inst2\"" {  } { { "Freqdivider100k.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 216 616 736 400 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984640991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 Freqdivider100k:inst\|74163:inst2\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"Freqdivider100k:inst\|74163:inst2\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Freqdivider100k:inst\|74163:inst2\|f74163:sub Freqdivider100k:inst\|74163:inst2 " "Elaborated megafunction instantiation \"Freqdivider100k:inst\|74163:inst2\|f74163:sub\", which is child of megafunction instantiation \"Freqdivider100k:inst\|74163:inst2\"" {  } { { "74163.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "Freqdivider100k.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 216 616 736 400 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 Freqdivider100k:inst\|74163:inst " "Elaborating entity \"74163\" for hierarchy \"Freqdivider100k:inst\|74163:inst\"" {  } { { "Freqdivider100k.bdf" "inst" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 216 376 496 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Freqdivider100k:inst\|74163:inst " "Elaborated megafunction instantiation \"Freqdivider100k:inst\|74163:inst\"" {  } { { "Freqdivider100k.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 216 376 496 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPWM LPWM:inst2 " "Elaborating entity \"LPWM\" for hierarchy \"LPWM:inst2\"" {  } { { "Final_Schematic.bdf" "inst2" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 72 752 864 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 LPWM:inst2\|7485:inst3 " "Elaborating entity \"7485\" for hierarchy \"LPWM:inst2\|7485:inst3\"" {  } { { "LPWM.bdf" "inst3" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 112 416 536 320 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPWM:inst2\|7485:inst3 " "Elaborated megafunction instantiation \"LPWM:inst2\|7485:inst3\"" {  } { { "LPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 112 416 536 320 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 LPWM:inst2\|7485:inst3\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"LPWM:inst2\|7485:inst3\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641054 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPWM:inst2\|7485:inst3\|f7485:sub LPWM:inst2\|7485:inst3 " "Elaborated megafunction instantiation \"LPWM:inst2\|7485:inst3\|f7485:sub\", which is child of megafunction instantiation \"LPWM:inst2\|7485:inst3\"" {  } { { "7485.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "LPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 112 416 536 320 "inst3" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 LPWM:inst2\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"LPWM:inst2\|74161:inst\"" {  } { { "LPWM.bdf" "inst" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 80 168 288 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641075 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPWM:inst2\|74161:inst " "Elaborated megafunction instantiation \"LPWM:inst2\|74161:inst\"" {  } { { "LPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 80 168 288 264 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 LPWM:inst2\|74161:inst\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"LPWM:inst2\|74161:inst\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641085 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPWM:inst2\|74161:inst\|f74161:sub LPWM:inst2\|74161:inst " "Elaborated megafunction instantiation \"LPWM:inst2\|74161:inst\|f74161:sub\", which is child of megafunction instantiation \"LPWM:inst2\|74161:inst\"" {  } { { "74161.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "LPWM.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/LPWM.bdf" { { 80 168 288 264 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RPWM RPWM:inst3 " "Elaborating entity \"RPWM\" for hierarchy \"RPWM:inst3\"" {  } { { "Final_Schematic.bdf" "inst3" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 312 752 864 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641085 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "17 " "Ignored 17 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "15 " "Ignored 15 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1682984641242 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "2 " "Ignored 2 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1682984641242 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1682984641242 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DR VCC " "Pin \"DR\" is stuck at VCC" {  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 64 576 752 80 "DR" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682984641430 "|Final_Schematic|DR"} { "Warning" "WMLS_MLS_STUCK_PIN" "DL VCC " "Pin \"DL\" is stuck at VCC" {  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 40 576 752 56 "DL" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682984641430 "|Final_Schematic|DL"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682984641430 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682984641493 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682984641901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682984641901 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLR " "No output dependent on input pin \"CLR\"" {  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 168 144 312 184 "CLR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682984641932 "|Final_Schematic|CLR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "L " "No output dependent on input pin \"L\"" {  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 184 144 312 200 "L" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682984641932 "|Final_Schematic|L"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M " "No output dependent on input pin \"M\"" {  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 200 144 312 216 "M" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682984641932 "|Final_Schematic|M"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R " "No output dependent on input pin \"R\"" {  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 216 144 312 232 "R" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682984641932 "|Final_Schematic|R"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682984641932 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33 " "Implemented 33 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682984641932 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682984641932 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682984641932 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682984641932 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682984641964 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 18:44:01 2023 " "Processing ended: Mon May 01 18:44:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682984641964 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682984641964 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682984641964 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682984641964 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682984643315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682984643315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 18:44:02 2023 " "Processing started: Mon May 01 18:44:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682984643315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682984643315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off statemachine -c statemachine " "Command: quartus_fit --read_settings_files=off --write_settings_files=off statemachine -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682984643315 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682984643441 ""}
{ "Info" "0" "" "Project  = statemachine" {  } {  } 0 0 "Project  = statemachine" 0 0 "Fitter" 0 0 1682984643441 ""}
{ "Info" "0" "" "Revision = statemachine" {  } {  } 0 0 "Revision = statemachine" 0 0 "Fitter" 0 0 1682984643441 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682984643519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1682984643519 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "statemachine 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"statemachine\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1682984643535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682984643566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1682984643566 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682984643770 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1682984643786 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682984643896 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682984643896 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682984643896 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682984643896 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682984643896 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682984643896 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682984643896 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682984643896 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1682984643896 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682984643896 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "statemachine.sdc " "Synopsys Design Constraints File file not found: 'statemachine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682984644460 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682984644460 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682984644460 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682984644460 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1682984644460 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682984644475 ""}  } { { "Final_Schematic.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Final_Schematic.bdf" { { 440 32 200 456 "CLK" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682984644475 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Freqdivider100k:inst\|inst8  " "Automatically promoted node Freqdivider100k:inst\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682984644475 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Freqdivider100k:inst\|inst8~0 " "Destination node Freqdivider100k:inst\|inst8~0" {  } { { "Freqdivider100k.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 552 576 640 632 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1682984644475 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1682984644475 ""}  } { { "Freqdivider100k.bdf" "" { Schematic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/Freqdivider100k.bdf" { { 552 576 640 632 "inst8" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682984644475 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682984644837 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682984644837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682984644837 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682984644837 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682984644837 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682984644837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682984644837 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682984644837 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682984644837 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682984644837 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682984644837 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw0 " "Node \"sw0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682984644868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "x " "Node \"x\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "x" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682984644868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "y " "Node \"y\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "y" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682984644868 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "z " "Node \"z\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "z" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1682984644868 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1682984644868 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682984644868 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682984644868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682984646029 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682984646092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682984646108 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682984647597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682984647597 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682984647989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682984649323 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682984649323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1682984649694 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1682984649694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682984649700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682984649904 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682984649904 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682984650107 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682984650107 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682984650421 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682984650897 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1682984651097 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_files/statemachine.fit.smsg " "Generated suppressed messages file C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/output_files/statemachine.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682984651143 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5772 " "Peak virtual memory: 5772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682984651551 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 18:44:11 2023 " "Processing ended: Mon May 01 18:44:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682984651551 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682984651551 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682984651551 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682984651551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682984652618 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682984652618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 18:44:12 2023 " "Processing started: Mon May 01 18:44:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682984652618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682984652618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off statemachine -c statemachine " "Command: quartus_asm --read_settings_files=off --write_settings_files=off statemachine -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682984652634 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682984652948 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682984654595 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682984654704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682984655598 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 18:44:15 2023 " "Processing ended: Mon May 01 18:44:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682984655598 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682984655598 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682984655598 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682984655598 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682984656226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682984656838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682984656838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 18:44:16 2023 " "Processing started: Mon May 01 18:44:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682984656838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682984656838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta statemachine -c statemachine " "Command: quartus_sta statemachine -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682984656838 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682984656948 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682984657121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1682984657121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984657152 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984657152 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "statemachine.sdc " "Synopsys Design Constraints File file not found: 'statemachine.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682984657403 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984657403 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Freqdivider100k:inst\|inst8 Freqdivider100k:inst\|inst8 " "create_clock -period 1.000 -name Freqdivider100k:inst\|inst8 Freqdivider100k:inst\|inst8" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682984657403 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TCLK TCLK " "create_clock -period 1.000 -name TCLK TCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682984657403 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682984657403 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682984657403 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682984657403 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682984657403 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682984657403 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682984657409 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1682984657419 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682984657419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.963 " "Worst-case setup slack is -0.963" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.963              -5.134 CLK  " "   -0.963              -5.134 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.641              -0.641 TCLK  " "   -0.641              -0.641 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.181              -0.361 Freqdivider100k:inst\|inst8  " "   -0.181              -0.361 Freqdivider100k:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984657419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLK  " "    0.341               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 Freqdivider100k:inst\|inst8  " "    0.341               0.000 Freqdivider100k:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 TCLK  " "    0.467               0.000 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984657419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682984657419 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682984657419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.224 CLK  " "   -3.000             -14.224 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 TCLK  " "   -3.000              -4.403 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 Freqdivider100k:inst\|inst8  " "   -1.403              -5.612 Freqdivider100k:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984657435 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682984657435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682984657466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682984657827 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682984657889 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682984657889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.784 " "Worst-case setup slack is -0.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.784              -4.046 CLK  " "   -0.784              -4.046 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.452              -0.452 TCLK  " "   -0.452              -0.452 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.078              -0.155 Freqdivider100k:inst\|inst8  " "   -0.078              -0.155 Freqdivider100k:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984657889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 CLK  " "    0.306               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 Freqdivider100k:inst\|inst8  " "    0.306               0.000 Freqdivider100k:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 TCLK  " "    0.325               0.000 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984657889 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682984657905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682984657909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -14.224 CLK  " "   -3.000             -14.224 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.403 TCLK  " "   -3.000              -4.403 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 Freqdivider100k:inst\|inst8  " "   -1.403              -5.612 Freqdivider100k:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984657909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984657909 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682984657921 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682984658093 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682984658093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.091 " "Worst-case setup slack is -0.091" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091              -0.091 TCLK  " "   -0.091              -0.091 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 CLK  " "    0.170               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 Freqdivider100k:inst\|inst8  " "    0.493               0.000 Freqdivider100k:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984658093 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 CLK  " "    0.148               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 Freqdivider100k:inst\|inst8  " "    0.148               0.000 Freqdivider100k:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658093 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 TCLK  " "    0.285               0.000 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658093 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984658093 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682984658110 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682984658110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.256 CLK  " "   -3.000             -11.256 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.071 TCLK  " "   -3.000              -4.071 TCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 Freqdivider100k:inst\|inst8  " "   -1.000              -4.000 Freqdivider100k:inst\|inst8 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682984658110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682984658110 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682984658846 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682984658846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682984658893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 18:44:18 2023 " "Processing ended: Mon May 01 18:44:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682984658893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682984658893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682984658893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682984658893 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682984659946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682984659946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 01 18:44:19 2023 " "Processing started: Mon May 01 18:44:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682984659946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682984659946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off statemachine -c statemachine " "Command: quartus_eda --read_settings_files=off --write_settings_files=off statemachine -c statemachine" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682984659946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682984660385 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "statemachine.vho C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/simulation/modelsim/ simulation " "Generated file statemachine.vho in folder \"C:/Users/rickm/Documents/College/sem2_2023/ESET 219 sec 902/Final Project/Final Project/project_state_machine/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682984660433 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682984660464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 01 18:44:20 2023 " "Processing ended: Mon May 01 18:44:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682984660464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682984660464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682984660464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682984660464 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus Prime Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682984661187 ""}
