{"Source Block": ["oh/elink/hdl/etx_protocol.v@143:159@HdlStmProcess", "   reg tx_rd_wait_reg;   \n   reg tx_io_wait_reg; \n   reg tx_burst_reg;\n   //reg tx_burst;   \n   //sample to align up witth tx_access   \n   always @ (posedge clk) \n     begin\n\ttx_burst_reg      <= tx_burst_in & tx_access_reg;\n\ttx_rd_wait_reg    <= tx_rd_wait;\n\ttx_wr_wait_reg    <= tx_wr_wait;\n\ttx_io_wait_reg    <= tx_io_wait;\n     end\n\n   assign tx_burst  = tx_burst_reg & \n//\t\t      tx_burst_in & \n\t\t       ~(tx_wr_wait | tx_rd_wait);\n     \n"], "Clone Blocks": [], "Diff Content": {"Delete": [[148, "   always @ (posedge clk) \n"], [149, "     begin\n"], [150, "\ttx_burst_reg      <= tx_burst_in & tx_access_reg;\n"], [151, "\ttx_rd_wait_reg    <= tx_rd_wait;\n"], [152, "\ttx_wr_wait_reg    <= tx_wr_wait;\n"], [153, "\ttx_io_wait_reg    <= tx_io_wait;\n"], [154, "     end\n"]], "Add": []}}