{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 06:31:16 2018 " "Info: Processing started: Tue Dec 04 06:31:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off controlUnit -c controlUnit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off controlUnit -c controlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Info: Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "controlUnit " "Info: Elaborating entity \"controlUnit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(41) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(41): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(86) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(86): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(131) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(131): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 131 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(176) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(176): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 176 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(221) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(221): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 221 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(269) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(269): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 269 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(316) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(316): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 316 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(359) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(359): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 359 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(38) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(38): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 38 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(408) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(408): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 408 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(462) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(462): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 462 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(516) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(516): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 516 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(570) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(570): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(630) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(630): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 630 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(684) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(684): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 684 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "controlUnit.v(627) " "Warning (10270): Verilog HDL Case Statement warning at controlUnit.v(627): incomplete case statement has no default case item" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 627 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegSrc controlUnit.v(21) " "Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(21): inferring latch(es) for variable \"RegSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUControl controlUnit.v(21) " "Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(21): inferring latch(es) for variable \"ALUControl\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PCSrc controlUnit.v(21) " "Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(21): inferring latch(es) for variable \"PCSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemtoReg controlUnit.v(21) " "Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(21): inferring latch(es) for variable \"MemtoReg\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemWrite controlUnit.v(21) " "Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(21): inferring latch(es) for variable \"MemWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSrc controlUnit.v(21) " "Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(21): inferring latch(es) for variable \"ALUSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ImmSrc controlUnit.v(21) " "Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(21): inferring latch(es) for variable \"ImmSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegWrite controlUnit.v(21) " "Warning (10240): Verilog HDL Always Construct warning at controlUnit.v(21): inferring latch(es) for variable \"RegWrite\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite\[0\] controlUnit.v(21) " "Info (10041): Inferred latch for \"RegWrite\[0\]\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegWrite\[1\] controlUnit.v(21) " "Info (10041): Inferred latch for \"RegWrite\[1\]\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[0\] controlUnit.v(21) " "Info (10041): Inferred latch for \"ImmSrc\[0\]\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ImmSrc\[1\] controlUnit.v(21) " "Info (10041): Inferred latch for \"ImmSrc\[1\]\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSrc controlUnit.v(21) " "Info (10041): Inferred latch for \"ALUSrc\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemWrite controlUnit.v(21) " "Info (10041): Inferred latch for \"MemWrite\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemtoReg controlUnit.v(21) " "Info (10041): Inferred latch for \"MemtoReg\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PCSrc controlUnit.v(21) " "Info (10041): Inferred latch for \"PCSrc\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[0\] controlUnit.v(21) " "Info (10041): Inferred latch for \"ALUControl\[0\]\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUControl\[1\] controlUnit.v(21) " "Info (10041): Inferred latch for \"ALUControl\[1\]\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[0\] controlUnit.v(21) " "Info (10041): Inferred latch for \"RegSrc\[0\]\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSrc\[1\] controlUnit.v(21) " "Info (10041): Inferred latch for \"RegSrc\[1\]\" at controlUnit.v(21)" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RegSrc\[0\]\$latch " "Warning: Latch RegSrc\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RegSrc\[1\]\$latch " "Warning: Latch RegSrc\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RegWrite\[0\]\$latch " "Warning: Latch RegWrite\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "RegWrite\[1\]\$latch " "Warning: Latch RegWrite\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ImmSrc\[0\]\$latch " "Warning: Latch ImmSrc\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Op\[2\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ImmSrc\[1\]\$latch " "Warning: Latch ImmSrc\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUSrc\$latch " "Warning: Latch ALUSrc\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal Op\[2\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUControl\[0\]\$latch " "Warning: Latch ALUControl\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Funct\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal Funct\[1\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ALUControl\[1\]\$latch " "Warning: Latch ALUControl\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Funct\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal Funct\[4\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MemWrite\$latch " "Warning: Latch MemWrite\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Funct\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Funct\[0\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "MemtoReg\$latch " "Warning: Latch MemtoReg\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Funct\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Funct\[0\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "PCSrc\$latch " "Warning: Latch PCSrc\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA Op\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal Op\[0\]" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Warning: Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "Warning (15610): No output dependent on input pin \"clk\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[0\] " "Warning (15610): No output dependent on input pin \"Rd\[0\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[1\] " "Warning (15610): No output dependent on input pin \"Rd\[1\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[2\] " "Warning (15610): No output dependent on input pin \"Rd\[2\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rd\[3\] " "Warning (15610): No output dependent on input pin \"Rd\[3\]\"" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Info: Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Info: Implemented 74 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 54 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 54 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 06:31:17 2018 " "Info: Processing ended: Tue Dec 04 06:31:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
