Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 26 16:24:22 2023
| Host         : fpgalab107 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: c_counter/divider/div_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: displayer/d/div_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 68 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.960      -24.213                     10                  307        0.152        0.000                      0                  307        4.500        0.000                       0                   175  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.960      -24.213                     10                  304        0.152        0.000                      0                  304        4.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.988        0.000                      0                    3        1.429        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           10  Failing Endpoints,  Worst Slack       -2.960ns,  Total Violation      -24.213ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.960ns  (required time - arrival time)
  Source:                 digit_decoder/input_digit_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/hun_part_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.926ns  (logic 6.216ns (48.088%)  route 6.710ns (51.912%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.628     5.231    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  digit_decoder/input_digit_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  digit_decoder/input_digit_int_reg[0]/Q
                         net (fo=22, routed)          0.861     6.609    digit_decoder/input_digit_int[0]
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  digit_decoder/hun_part1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.733    digit_decoder/hun_part1_carry_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  digit_decoder/hun_part1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    digit_decoder/hun_part1_carry_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  digit_decoder/hun_part1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    digit_decoder/hun_part1_carry__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  digit_decoder/hun_part1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    digit_decoder/hun_part1_carry__1_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 r  digit_decoder/hun_part1_carry__2/O[3]
                         net (fo=6, routed)           1.139     8.963    digit_decoder/hun_part1_carry__2_n_4
    SLICE_X4Y81          LUT5 (Prop_lut5_I0_O)        0.306     9.269 r  digit_decoder/hun_part1__33_carry_i_5/O
                         net (fo=1, routed)           0.000     9.269    digit_decoder/hun_part1__33_carry_i_5_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.667 r  digit_decoder/hun_part1__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.667    digit_decoder/hun_part1__33_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.889 r  digit_decoder/hun_part1__33_carry__0/O[0]
                         net (fo=2, routed)           0.817    10.707    digit_decoder/hun_part1__33_carry__0_n_7
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.299    11.006 r  digit_decoder/hun_part1__49_carry_i_4/O
                         net (fo=1, routed)           0.000    11.006    digit_decoder/hun_part1__49_carry_i_4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.254 r  digit_decoder/hun_part1__49_carry/O[2]
                         net (fo=1, routed)           0.560    11.814    digit_decoder/hun_part1__49_carry_n_5
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.302    12.116 r  digit_decoder/hun_part1__58_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.116    digit_decoder/hun_part1__58_carry__1_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.696 r  digit_decoder/hun_part1__58_carry__1/O[2]
                         net (fo=7, routed)           0.657    13.353    digit_decoder/hun_part1__58_carry__1_n_5
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.302    13.655 r  digit_decoder/hun_part0_carry_i_5/O
                         net (fo=18, routed)          0.670    14.325    digit_decoder/hun_part0_carry_i_5_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124    14.449 r  digit_decoder/hun_part0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.449    digit_decoder/hun_part0_carry__0_i_7_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.999 r  digit_decoder/hun_part0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.999    digit_decoder/hun_part0_carry__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.221 r  digit_decoder/hun_part0_carry__1/O[0]
                         net (fo=16, routed)          0.678    15.899    digit_decoder/hun_part0_carry__1_n_7
    SLICE_X5Y85          LUT4 (Prop_lut4_I2_O)        0.299    16.198 r  digit_decoder/hun_part0__22_carry__0_i_3/O
                         net (fo=1, routed)           0.694    16.893    digit_decoder/hun_part0__22_carry__0_i_3_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.400 r  digit_decoder/hun_part0__22_carry__0/CO[3]
                         net (fo=4, routed)           0.633    18.033    digit_decoder/hun_part0__22_carry__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I0_O)        0.124    18.157 r  digit_decoder/hun_part[0]_i_1/O
                         net (fo=1, routed)           0.000    18.157    digit_decoder/hun_part[0]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  digit_decoder/hun_part_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.522    14.945    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  digit_decoder/hun_part_reg[0]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.029    15.197    digit_decoder/hun_part_reg[0]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -18.157    
  -------------------------------------------------------------------
                         slack                                 -2.960    

Slack (VIOLATED) :        -2.955ns  (required time - arrival time)
  Source:                 digit_decoder/input_digit_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/hun_part_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.923ns  (logic 6.216ns (48.099%)  route 6.707ns (51.901%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.628     5.231    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  digit_decoder/input_digit_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  digit_decoder/input_digit_int_reg[0]/Q
                         net (fo=22, routed)          0.861     6.609    digit_decoder/input_digit_int[0]
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  digit_decoder/hun_part1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.733    digit_decoder/hun_part1_carry_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  digit_decoder/hun_part1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    digit_decoder/hun_part1_carry_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  digit_decoder/hun_part1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    digit_decoder/hun_part1_carry__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  digit_decoder/hun_part1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    digit_decoder/hun_part1_carry__1_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 r  digit_decoder/hun_part1_carry__2/O[3]
                         net (fo=6, routed)           1.139     8.963    digit_decoder/hun_part1_carry__2_n_4
    SLICE_X4Y81          LUT5 (Prop_lut5_I0_O)        0.306     9.269 r  digit_decoder/hun_part1__33_carry_i_5/O
                         net (fo=1, routed)           0.000     9.269    digit_decoder/hun_part1__33_carry_i_5_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.667 r  digit_decoder/hun_part1__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.667    digit_decoder/hun_part1__33_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.889 r  digit_decoder/hun_part1__33_carry__0/O[0]
                         net (fo=2, routed)           0.817    10.707    digit_decoder/hun_part1__33_carry__0_n_7
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.299    11.006 r  digit_decoder/hun_part1__49_carry_i_4/O
                         net (fo=1, routed)           0.000    11.006    digit_decoder/hun_part1__49_carry_i_4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.254 r  digit_decoder/hun_part1__49_carry/O[2]
                         net (fo=1, routed)           0.560    11.814    digit_decoder/hun_part1__49_carry_n_5
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.302    12.116 r  digit_decoder/hun_part1__58_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.116    digit_decoder/hun_part1__58_carry__1_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.696 r  digit_decoder/hun_part1__58_carry__1/O[2]
                         net (fo=7, routed)           0.657    13.353    digit_decoder/hun_part1__58_carry__1_n_5
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.302    13.655 r  digit_decoder/hun_part0_carry_i_5/O
                         net (fo=18, routed)          0.670    14.325    digit_decoder/hun_part0_carry_i_5_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124    14.449 r  digit_decoder/hun_part0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.449    digit_decoder/hun_part0_carry__0_i_7_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.999 r  digit_decoder/hun_part0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.999    digit_decoder/hun_part0_carry__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.221 r  digit_decoder/hun_part0_carry__1/O[0]
                         net (fo=16, routed)          0.678    15.899    digit_decoder/hun_part0_carry__1_n_7
    SLICE_X5Y85          LUT4 (Prop_lut4_I2_O)        0.299    16.198 r  digit_decoder/hun_part0__22_carry__0_i_3/O
                         net (fo=1, routed)           0.694    16.893    digit_decoder/hun_part0__22_carry__0_i_3_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.400 r  digit_decoder/hun_part0__22_carry__0/CO[3]
                         net (fo=4, routed)           0.630    18.030    digit_decoder/hun_part0__22_carry__0_n_0
    SLICE_X11Y85         LUT6 (Prop_lut6_I4_O)        0.124    18.154 r  digit_decoder/hun_part[1]_i_1/O
                         net (fo=1, routed)           0.000    18.154    digit_decoder/hun_part[1]_i_1_n_0
    SLICE_X11Y85         FDRE                                         r  digit_decoder/hun_part_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.522    14.945    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  digit_decoder/hun_part_reg[1]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X11Y85         FDRE (Setup_fdre_C_D)        0.031    15.199    digit_decoder/hun_part_reg[1]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -18.154    
  -------------------------------------------------------------------
                         slack                                 -2.955    

Slack (VIOLATED) :        -2.953ns  (required time - arrival time)
  Source:                 digit_decoder/input_digit_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/hun_part_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.982ns  (logic 6.216ns (47.880%)  route 6.766ns (52.120%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.628     5.231    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  digit_decoder/input_digit_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  digit_decoder/input_digit_int_reg[0]/Q
                         net (fo=22, routed)          0.861     6.609    digit_decoder/input_digit_int[0]
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  digit_decoder/hun_part1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.733    digit_decoder/hun_part1_carry_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  digit_decoder/hun_part1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    digit_decoder/hun_part1_carry_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  digit_decoder/hun_part1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    digit_decoder/hun_part1_carry__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  digit_decoder/hun_part1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    digit_decoder/hun_part1_carry__1_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 r  digit_decoder/hun_part1_carry__2/O[3]
                         net (fo=6, routed)           1.139     8.963    digit_decoder/hun_part1_carry__2_n_4
    SLICE_X4Y81          LUT5 (Prop_lut5_I0_O)        0.306     9.269 r  digit_decoder/hun_part1__33_carry_i_5/O
                         net (fo=1, routed)           0.000     9.269    digit_decoder/hun_part1__33_carry_i_5_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.667 r  digit_decoder/hun_part1__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.667    digit_decoder/hun_part1__33_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.889 r  digit_decoder/hun_part1__33_carry__0/O[0]
                         net (fo=2, routed)           0.817    10.707    digit_decoder/hun_part1__33_carry__0_n_7
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.299    11.006 r  digit_decoder/hun_part1__49_carry_i_4/O
                         net (fo=1, routed)           0.000    11.006    digit_decoder/hun_part1__49_carry_i_4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.254 r  digit_decoder/hun_part1__49_carry/O[2]
                         net (fo=1, routed)           0.560    11.814    digit_decoder/hun_part1__49_carry_n_5
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.302    12.116 r  digit_decoder/hun_part1__58_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.116    digit_decoder/hun_part1__58_carry__1_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.696 r  digit_decoder/hun_part1__58_carry__1/O[2]
                         net (fo=7, routed)           0.657    13.353    digit_decoder/hun_part1__58_carry__1_n_5
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.302    13.655 r  digit_decoder/hun_part0_carry_i_5/O
                         net (fo=18, routed)          0.670    14.325    digit_decoder/hun_part0_carry_i_5_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124    14.449 r  digit_decoder/hun_part0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.449    digit_decoder/hun_part0_carry__0_i_7_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.999 r  digit_decoder/hun_part0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.999    digit_decoder/hun_part0_carry__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.221 r  digit_decoder/hun_part0_carry__1/O[0]
                         net (fo=16, routed)          0.678    15.899    digit_decoder/hun_part0_carry__1_n_7
    SLICE_X5Y85          LUT4 (Prop_lut4_I2_O)        0.299    16.198 r  digit_decoder/hun_part0__22_carry__0_i_3/O
                         net (fo=1, routed)           0.694    16.893    digit_decoder/hun_part0__22_carry__0_i_3_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.400 r  digit_decoder/hun_part0__22_carry__0/CO[3]
                         net (fo=4, routed)           0.689    18.089    digit_decoder/hun_part0__22_carry__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I1_O)        0.124    18.213 r  digit_decoder/hun_part[2]_i_1/O
                         net (fo=1, routed)           0.000    18.213    digit_decoder/hun_part[2]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  digit_decoder/hun_part_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.942    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  digit_decoder/hun_part_reg[2]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.077    15.260    digit_decoder/hun_part_reg[2]
  -------------------------------------------------------------------
                         required time                         15.260    
                         arrival time                         -18.213    
  -------------------------------------------------------------------
                         slack                                 -2.953    

Slack (VIOLATED) :        -2.946ns  (required time - arrival time)
  Source:                 digit_decoder/input_digit_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/hun_part_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.979ns  (logic 6.216ns (47.891%)  route 6.763ns (52.109%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.628     5.231    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  digit_decoder/input_digit_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.518     5.749 r  digit_decoder/input_digit_int_reg[0]/Q
                         net (fo=22, routed)          0.861     6.609    digit_decoder/input_digit_int[0]
    SLICE_X5Y78          LUT2 (Prop_lut2_I1_O)        0.124     6.733 r  digit_decoder/hun_part1_carry_i_3/O
                         net (fo=1, routed)           0.000     6.733    digit_decoder/hun_part1_carry_i_3_n_0
    SLICE_X5Y78          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.283 r  digit_decoder/hun_part1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.283    digit_decoder/hun_part1_carry_n_0
    SLICE_X5Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.397 r  digit_decoder/hun_part1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.397    digit_decoder/hun_part1_carry__0_n_0
    SLICE_X5Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.511 r  digit_decoder/hun_part1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.511    digit_decoder/hun_part1_carry__1_n_0
    SLICE_X5Y81          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.824 r  digit_decoder/hun_part1_carry__2/O[3]
                         net (fo=6, routed)           1.139     8.963    digit_decoder/hun_part1_carry__2_n_4
    SLICE_X4Y81          LUT5 (Prop_lut5_I0_O)        0.306     9.269 r  digit_decoder/hun_part1__33_carry_i_5/O
                         net (fo=1, routed)           0.000     9.269    digit_decoder/hun_part1__33_carry_i_5_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.667 r  digit_decoder/hun_part1__33_carry/CO[3]
                         net (fo=1, routed)           0.000     9.667    digit_decoder/hun_part1__33_carry_n_0
    SLICE_X4Y82          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.889 r  digit_decoder/hun_part1__33_carry__0/O[0]
                         net (fo=2, routed)           0.817    10.707    digit_decoder/hun_part1__33_carry__0_n_7
    SLICE_X4Y80          LUT4 (Prop_lut4_I2_O)        0.299    11.006 r  digit_decoder/hun_part1__49_carry_i_4/O
                         net (fo=1, routed)           0.000    11.006    digit_decoder/hun_part1__49_carry_i_4_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    11.254 r  digit_decoder/hun_part1__49_carry/O[2]
                         net (fo=1, routed)           0.560    11.814    digit_decoder/hun_part1__49_carry_n_5
    SLICE_X3Y82          LUT2 (Prop_lut2_I1_O)        0.302    12.116 r  digit_decoder/hun_part1__58_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.116    digit_decoder/hun_part1__58_carry__1_i_2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.696 r  digit_decoder/hun_part1__58_carry__1/O[2]
                         net (fo=7, routed)           0.657    13.353    digit_decoder/hun_part1__58_carry__1_n_5
    SLICE_X2Y84          LUT5 (Prop_lut5_I4_O)        0.302    13.655 r  digit_decoder/hun_part0_carry_i_5/O
                         net (fo=18, routed)          0.670    14.325    digit_decoder/hun_part0_carry_i_5_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I4_O)        0.124    14.449 r  digit_decoder/hun_part0_carry__0_i_7/O
                         net (fo=1, routed)           0.000    14.449    digit_decoder/hun_part0_carry__0_i_7_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.999 r  digit_decoder/hun_part0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.999    digit_decoder/hun_part0_carry__0_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.221 r  digit_decoder/hun_part0_carry__1/O[0]
                         net (fo=16, routed)          0.678    15.899    digit_decoder/hun_part0_carry__1_n_7
    SLICE_X5Y85          LUT4 (Prop_lut4_I2_O)        0.299    16.198 r  digit_decoder/hun_part0__22_carry__0_i_3/O
                         net (fo=1, routed)           0.694    16.893    digit_decoder/hun_part0__22_carry__0_i_3_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.400 r  digit_decoder/hun_part0__22_carry__0/CO[3]
                         net (fo=4, routed)           0.686    18.086    digit_decoder/hun_part0__22_carry__0_n_0
    SLICE_X8Y85          LUT6 (Prop_lut6_I0_O)        0.124    18.210 r  digit_decoder/hun_part[3]_i_1/O
                         net (fo=1, routed)           0.000    18.210    digit_decoder/hun_part[3]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  digit_decoder/hun_part_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.519    14.942    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  digit_decoder/hun_part_reg[3]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y85          FDRE (Setup_fdre_C_D)        0.081    15.264    digit_decoder/hun_part_reg[3]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -18.210    
  -------------------------------------------------------------------
                         slack                                 -2.946    

Slack (VIOLATED) :        -2.888ns  (required time - arrival time)
  Source:                 digit_decoder/input_digit_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/th_part_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.930ns  (logic 7.292ns (56.395%)  route 5.638ns (43.605%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.629     5.232    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  digit_decoder/input_digit_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  digit_decoder/input_digit_int_reg[2]/Q
                         net (fo=26, routed)          0.671     6.421    digit_decoder/input_digit_int[2]
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  digit_decoder/th_part1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.545    digit_decoder/th_part1_carry__0_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.077 r  digit_decoder/th_part1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    digit_decoder/th_part1_carry__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  digit_decoder/th_part1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.191    digit_decoder/th_part1_carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  digit_decoder/th_part1_carry__2/O[3]
                         net (fo=9, routed)           0.860     8.364    digit_decoder/th_part1_carry__2_n_4
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.306     8.670 r  digit_decoder/th_part1__33_carry_i_5/O
                         net (fo=1, routed)           0.000     8.670    digit_decoder/th_part1__33_carry_i_5_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.094 r  digit_decoder/th_part1__33_carry/O[1]
                         net (fo=1, routed)           0.431     9.524    digit_decoder/th_part1__33_carry_n_6
    SLICE_X8Y80          LUT2 (Prop_lut2_I1_O)        0.303     9.827 r  digit_decoder/th_part1__44_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.827    digit_decoder/th_part1__44_carry__1_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.203 r  digit_decoder/th_part1__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.203    digit_decoder/th_part1__44_carry__1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.526 r  digit_decoder/th_part1__44_carry__2/O[1]
                         net (fo=12, routed)          0.600    11.127    digit_decoder/th_part1__44_carry__2_n_6
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    12.003 r  digit_decoder/th_part1__79_carry__1/CO[2]
                         net (fo=51, routed)          0.548    12.551    digit_decoder/th_part1__79_carry__1_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.313    12.864 r  digit_decoder/th_part[3]_i_2/O
                         net (fo=11, routed)          0.559    13.422    digit_decoder/th_part1[12]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124    13.546 r  digit_decoder/th_part0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.546    digit_decoder/th_part0_carry_i_6_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.126 r  digit_decoder/th_part0_carry/O[2]
                         net (fo=3, routed)           0.679    14.806    digit_decoder/th_part0_carry_n_5
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.302    15.108 r  digit_decoder/th_part0__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.108    digit_decoder/th_part0__17_carry__0_i_2_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.484 r  digit_decoder/th_part0__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.484    digit_decoder/th_part0__17_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.703 r  digit_decoder/th_part0__17_carry__1/O[0]
                         net (fo=3, routed)           0.338    16.041    digit_decoder/th_part0__17_carry__1_n_7
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.295    16.336 r  digit_decoder/th_part0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.480    16.816    digit_decoder/th_part0__45_carry__1_i_3_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    17.380 r  digit_decoder/th_part0__45_carry__1/CO[2]
                         net (fo=4, routed)           0.472    17.852    digit_decoder/th_part0__45_carry__1_n_1
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.310    18.162 r  digit_decoder/th_part[0]_i_1/O
                         net (fo=1, routed)           0.000    18.162    digit_decoder/th_part[0]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  digit_decoder/th_part_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.596    15.019    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  digit_decoder/th_part_reg[0]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.031    15.273    digit_decoder/th_part_reg[0]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -18.162    
  -------------------------------------------------------------------
                         slack                                 -2.888    

Slack (VIOLATED) :        -2.855ns  (required time - arrival time)
  Source:                 digit_decoder/input_digit_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/th_part_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.898ns  (logic 7.292ns (56.534%)  route 5.606ns (43.466%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.629     5.232    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  digit_decoder/input_digit_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  digit_decoder/input_digit_int_reg[2]/Q
                         net (fo=26, routed)          0.671     6.421    digit_decoder/input_digit_int[2]
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  digit_decoder/th_part1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.545    digit_decoder/th_part1_carry__0_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.077 r  digit_decoder/th_part1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    digit_decoder/th_part1_carry__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  digit_decoder/th_part1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.191    digit_decoder/th_part1_carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  digit_decoder/th_part1_carry__2/O[3]
                         net (fo=9, routed)           0.860     8.364    digit_decoder/th_part1_carry__2_n_4
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.306     8.670 r  digit_decoder/th_part1__33_carry_i_5/O
                         net (fo=1, routed)           0.000     8.670    digit_decoder/th_part1__33_carry_i_5_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.094 r  digit_decoder/th_part1__33_carry/O[1]
                         net (fo=1, routed)           0.431     9.524    digit_decoder/th_part1__33_carry_n_6
    SLICE_X8Y80          LUT2 (Prop_lut2_I1_O)        0.303     9.827 r  digit_decoder/th_part1__44_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.827    digit_decoder/th_part1__44_carry__1_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.203 r  digit_decoder/th_part1__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.203    digit_decoder/th_part1__44_carry__1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.526 r  digit_decoder/th_part1__44_carry__2/O[1]
                         net (fo=12, routed)          0.600    11.127    digit_decoder/th_part1__44_carry__2_n_6
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    12.003 r  digit_decoder/th_part1__79_carry__1/CO[2]
                         net (fo=51, routed)          0.548    12.551    digit_decoder/th_part1__79_carry__1_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.313    12.864 r  digit_decoder/th_part[3]_i_2/O
                         net (fo=11, routed)          0.559    13.422    digit_decoder/th_part1[12]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124    13.546 r  digit_decoder/th_part0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.546    digit_decoder/th_part0_carry_i_6_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.126 r  digit_decoder/th_part0_carry/O[2]
                         net (fo=3, routed)           0.679    14.806    digit_decoder/th_part0_carry_n_5
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.302    15.108 r  digit_decoder/th_part0__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.108    digit_decoder/th_part0__17_carry__0_i_2_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.484 r  digit_decoder/th_part0__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.484    digit_decoder/th_part0__17_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.703 r  digit_decoder/th_part0__17_carry__1/O[0]
                         net (fo=3, routed)           0.338    16.041    digit_decoder/th_part0__17_carry__1_n_7
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.295    16.336 r  digit_decoder/th_part0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.480    16.816    digit_decoder/th_part0__45_carry__1_i_3_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    17.380 r  digit_decoder/th_part0__45_carry__1/CO[2]
                         net (fo=4, routed)           0.440    17.820    digit_decoder/th_part0__45_carry__1_n_1
    SLICE_X1Y82          LUT6 (Prop_lut6_I2_O)        0.310    18.130 r  digit_decoder/th_part[2]_i_1/O
                         net (fo=1, routed)           0.000    18.130    digit_decoder/th_part[2]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  digit_decoder/th_part_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.597    15.020    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  digit_decoder/th_part_reg[2]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.032    15.275    digit_decoder/th_part_reg[2]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -18.130    
  -------------------------------------------------------------------
                         slack                                 -2.855    

Slack (VIOLATED) :        -2.809ns  (required time - arrival time)
  Source:                 digit_decoder/input_digit_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/th_part_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.895ns  (logic 7.288ns (56.516%)  route 5.607ns (43.484%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.629     5.232    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  digit_decoder/input_digit_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  digit_decoder/input_digit_int_reg[2]/Q
                         net (fo=26, routed)          0.671     6.421    digit_decoder/input_digit_int[2]
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  digit_decoder/th_part1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.545    digit_decoder/th_part1_carry__0_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.077 r  digit_decoder/th_part1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    digit_decoder/th_part1_carry__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  digit_decoder/th_part1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.191    digit_decoder/th_part1_carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  digit_decoder/th_part1_carry__2/O[3]
                         net (fo=9, routed)           0.860     8.364    digit_decoder/th_part1_carry__2_n_4
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.306     8.670 r  digit_decoder/th_part1__33_carry_i_5/O
                         net (fo=1, routed)           0.000     8.670    digit_decoder/th_part1__33_carry_i_5_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.094 r  digit_decoder/th_part1__33_carry/O[1]
                         net (fo=1, routed)           0.431     9.524    digit_decoder/th_part1__33_carry_n_6
    SLICE_X8Y80          LUT2 (Prop_lut2_I1_O)        0.303     9.827 r  digit_decoder/th_part1__44_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.827    digit_decoder/th_part1__44_carry__1_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.203 r  digit_decoder/th_part1__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.203    digit_decoder/th_part1__44_carry__1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.526 r  digit_decoder/th_part1__44_carry__2/O[1]
                         net (fo=12, routed)          0.600    11.127    digit_decoder/th_part1__44_carry__2_n_6
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    12.003 r  digit_decoder/th_part1__79_carry__1/CO[2]
                         net (fo=51, routed)          0.548    12.551    digit_decoder/th_part1__79_carry__1_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.313    12.864 r  digit_decoder/th_part[3]_i_2/O
                         net (fo=11, routed)          0.559    13.422    digit_decoder/th_part1[12]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124    13.546 r  digit_decoder/th_part0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.546    digit_decoder/th_part0_carry_i_6_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.126 r  digit_decoder/th_part0_carry/O[2]
                         net (fo=3, routed)           0.679    14.806    digit_decoder/th_part0_carry_n_5
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.302    15.108 r  digit_decoder/th_part0__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.108    digit_decoder/th_part0__17_carry__0_i_2_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.484 r  digit_decoder/th_part0__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.484    digit_decoder/th_part0__17_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.703 r  digit_decoder/th_part0__17_carry__1/O[0]
                         net (fo=3, routed)           0.338    16.041    digit_decoder/th_part0__17_carry__1_n_7
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.295    16.336 r  digit_decoder/th_part0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.480    16.816    digit_decoder/th_part0__45_carry__1_i_3_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    17.380 r  digit_decoder/th_part0__45_carry__1/CO[2]
                         net (fo=4, routed)           0.441    17.821    digit_decoder/th_part0__45_carry__1_n_1
    SLICE_X1Y82          LUT5 (Prop_lut5_I3_O)        0.306    18.127 r  digit_decoder/th_part[1]_i_1/O
                         net (fo=1, routed)           0.000    18.127    digit_decoder/th_part[1]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  digit_decoder/th_part_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.597    15.020    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X1Y82          FDRE                                         r  digit_decoder/th_part_reg[1]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X1Y82          FDRE (Setup_fdre_C_D)        0.075    15.318    digit_decoder/th_part_reg[1]
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                         -18.127    
  -------------------------------------------------------------------
                         slack                                 -2.809    

Slack (VIOLATED) :        -2.753ns  (required time - arrival time)
  Source:                 digit_decoder/input_digit_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/th_part_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.796ns  (logic 7.292ns (56.986%)  route 5.504ns (43.014%))
  Logic Levels:           19  (CARRY4=11 LUT2=2 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.629     5.232    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  digit_decoder/input_digit_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  digit_decoder/input_digit_int_reg[2]/Q
                         net (fo=26, routed)          0.671     6.421    digit_decoder/input_digit_int[2]
    SLICE_X9Y77          LUT2 (Prop_lut2_I0_O)        0.124     6.545 r  digit_decoder/th_part1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     6.545    digit_decoder/th_part1_carry__0_i_4_n_0
    SLICE_X9Y77          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.077 r  digit_decoder/th_part1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.077    digit_decoder/th_part1_carry__0_n_0
    SLICE_X9Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.191 r  digit_decoder/th_part1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.191    digit_decoder/th_part1_carry__1_n_0
    SLICE_X9Y79          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.504 r  digit_decoder/th_part1_carry__2/O[3]
                         net (fo=9, routed)           0.860     8.364    digit_decoder/th_part1_carry__2_n_4
    SLICE_X9Y81          LUT3 (Prop_lut3_I1_O)        0.306     8.670 r  digit_decoder/th_part1__33_carry_i_5/O
                         net (fo=1, routed)           0.000     8.670    digit_decoder/th_part1__33_carry_i_5_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     9.094 r  digit_decoder/th_part1__33_carry/O[1]
                         net (fo=1, routed)           0.431     9.524    digit_decoder/th_part1__33_carry_n_6
    SLICE_X8Y80          LUT2 (Prop_lut2_I1_O)        0.303     9.827 r  digit_decoder/th_part1__44_carry__1_i_1/O
                         net (fo=1, routed)           0.000     9.827    digit_decoder/th_part1__44_carry__1_i_1_n_0
    SLICE_X8Y80          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.203 r  digit_decoder/th_part1__44_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.203    digit_decoder/th_part1__44_carry__1_n_0
    SLICE_X8Y81          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.526 r  digit_decoder/th_part1__44_carry__2/O[1]
                         net (fo=12, routed)          0.600    11.127    digit_decoder/th_part1__44_carry__2_n_6
    SLICE_X11Y84         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.876    12.003 r  digit_decoder/th_part1__79_carry__1/CO[2]
                         net (fo=51, routed)          0.548    12.551    digit_decoder/th_part1__79_carry__1_n_1
    SLICE_X8Y82          LUT3 (Prop_lut3_I1_O)        0.313    12.864 r  digit_decoder/th_part[3]_i_2/O
                         net (fo=11, routed)          0.559    13.422    digit_decoder/th_part1[12]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.124    13.546 r  digit_decoder/th_part0_carry_i_6/O
                         net (fo=1, routed)           0.000    13.546    digit_decoder/th_part0_carry_i_6_n_0
    SLICE_X7Y82          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.126 r  digit_decoder/th_part0_carry/O[2]
                         net (fo=3, routed)           0.679    14.806    digit_decoder/th_part0_carry_n_5
    SLICE_X6Y82          LUT5 (Prop_lut5_I0_O)        0.302    15.108 r  digit_decoder/th_part0__17_carry__0_i_2/O
                         net (fo=1, routed)           0.000    15.108    digit_decoder/th_part0__17_carry__0_i_2_n_0
    SLICE_X6Y82          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    15.484 r  digit_decoder/th_part0__17_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.484    digit_decoder/th_part0__17_carry__0_n_0
    SLICE_X6Y83          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.703 r  digit_decoder/th_part0__17_carry__1/O[0]
                         net (fo=3, routed)           0.338    16.041    digit_decoder/th_part0__17_carry__1_n_7
    SLICE_X6Y84          LUT4 (Prop_lut4_I0_O)        0.295    16.336 r  digit_decoder/th_part0__45_carry__1_i_3/O
                         net (fo=1, routed)           0.480    16.816    digit_decoder/th_part0__45_carry__1_i_3_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.564    17.380 r  digit_decoder/th_part0__45_carry__1/CO[2]
                         net (fo=4, routed)           0.338    17.718    digit_decoder/th_part0__45_carry__1_n_1
    SLICE_X5Y83          LUT6 (Prop_lut6_I3_O)        0.310    18.028 r  digit_decoder/th_part[3]_i_1/O
                         net (fo=1, routed)           0.000    18.028    digit_decoder/th_part[3]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  digit_decoder/th_part_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.596    15.019    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  digit_decoder/th_part_reg[3]/C
                         clock pessimism              0.259    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X5Y83          FDRE (Setup_fdre_C_D)        0.032    15.274    digit_decoder/th_part_reg[3]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -18.028    
  -------------------------------------------------------------------
                         slack                                 -2.753    

Slack (VIOLATED) :        -0.782ns  (required time - arrival time)
  Source:                 digit_decoder/input_digit_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/dec_part_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.825ns  (logic 4.714ns (43.546%)  route 6.111ns (56.454%))
  Logic Levels:           13  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.629     5.232    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  digit_decoder/input_digit_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  digit_decoder/input_digit_int_reg[2]/Q
                         net (fo=26, routed)          1.158     6.907    digit_decoder/input_digit_int[2]
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     7.031 r  digit_decoder/dec_part1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.031    digit_decoder/dec_part1_carry__0_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.581 r  digit_decoder/dec_part1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.581    digit_decoder/dec_part1_carry__0_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.894 r  digit_decoder/dec_part1_carry__1/O[3]
                         net (fo=3, routed)           0.441     8.335    digit_decoder/dec_part1_carry__1_n_4
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.300     8.635 r  digit_decoder/dec_part1__52_carry__1_i_10/O
                         net (fo=3, routed)           0.468     9.103    digit_decoder/dec_part1__52_carry__1_i_10_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.326     9.429 r  digit_decoder/dec_part1__52_carry__1_i_2/O
                         net (fo=1, routed)           0.638    10.067    digit_decoder/dec_part1__52_carry__1_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.471 r  digit_decoder/dec_part1__52_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.471    digit_decoder/dec_part1__52_carry__1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.786 r  digit_decoder/dec_part1__52_carry__2/O[3]
                         net (fo=3, routed)           0.818    11.604    digit_decoder/dec_part1__52_carry__2_n_4
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.307    11.911 r  digit_decoder/dec_part1__96_carry_i_3/O
                         net (fo=1, routed)           0.000    11.911    digit_decoder/dec_part1__96_carry_i_3_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.489 r  digit_decoder/dec_part1__96_carry/O[2]
                         net (fo=1, routed)           0.748    13.238    digit_decoder/dec_part1__96_carry_n_5
    SLICE_X3Y84          LUT2 (Prop_lut2_I1_O)        0.301    13.539 r  digit_decoder/dec_part1__102_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.539    digit_decoder/dec_part1__102_carry__0_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.787 r  digit_decoder/dec_part1__102_carry__0/O[3]
                         net (fo=6, routed)           0.888    14.674    digit_decoder/dec_part1__102_carry__0_n_4
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.306    14.980 r  digit_decoder/dec_part[1]_i_1/O
                         net (fo=2, routed)           0.953    15.933    digit_decoder/dec_part[1]_i_1_n_0
    SLICE_X3Y86          LUT6 (Prop_lut6_I0_O)        0.124    16.057 r  digit_decoder/dec_part[0]_i_1/O
                         net (fo=1, routed)           0.000    16.057    digit_decoder/dec_part[0]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  digit_decoder/dec_part_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.600    15.023    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  digit_decoder/dec_part_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)        0.029    15.275    digit_decoder/dec_part_reg[0]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                         -16.057    
  -------------------------------------------------------------------
                         slack                                 -0.782    

Slack (VIOLATED) :        -0.313ns  (required time - arrival time)
  Source:                 digit_decoder/input_digit_int_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/dec_part_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.280ns  (logic 4.590ns (44.649%)  route 5.690ns (55.351%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.232ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.629     5.232    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  digit_decoder/input_digit_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.518     5.750 r  digit_decoder/input_digit_int_reg[2]/Q
                         net (fo=26, routed)          1.158     6.907    digit_decoder/input_digit_int[2]
    SLICE_X3Y76          LUT2 (Prop_lut2_I0_O)        0.124     7.031 r  digit_decoder/dec_part1_carry__0_i_3/O
                         net (fo=1, routed)           0.000     7.031    digit_decoder/dec_part1_carry__0_i_3_n_0
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.581 r  digit_decoder/dec_part1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.581    digit_decoder/dec_part1_carry__0_n_0
    SLICE_X3Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.894 r  digit_decoder/dec_part1_carry__1/O[3]
                         net (fo=3, routed)           0.441     8.335    digit_decoder/dec_part1_carry__1_n_4
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.300     8.635 r  digit_decoder/dec_part1__52_carry__1_i_10/O
                         net (fo=3, routed)           0.468     9.103    digit_decoder/dec_part1__52_carry__1_i_10_n_0
    SLICE_X4Y77          LUT5 (Prop_lut5_I3_O)        0.326     9.429 r  digit_decoder/dec_part1__52_carry__1_i_2/O
                         net (fo=1, routed)           0.638    10.067    digit_decoder/dec_part1__52_carry__1_i_2_n_0
    SLICE_X2Y77          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    10.471 r  digit_decoder/dec_part1__52_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.471    digit_decoder/dec_part1__52_carry__1_n_0
    SLICE_X2Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.786 r  digit_decoder/dec_part1__52_carry__2/O[3]
                         net (fo=3, routed)           0.818    11.604    digit_decoder/dec_part1__52_carry__2_n_4
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.307    11.911 r  digit_decoder/dec_part1__96_carry_i_3/O
                         net (fo=1, routed)           0.000    11.911    digit_decoder/dec_part1__96_carry_i_3_n_0
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    12.489 r  digit_decoder/dec_part1__96_carry/O[2]
                         net (fo=1, routed)           0.748    13.238    digit_decoder/dec_part1__96_carry_n_5
    SLICE_X3Y84          LUT2 (Prop_lut2_I1_O)        0.301    13.539 r  digit_decoder/dec_part1__102_carry__0_i_1/O
                         net (fo=1, routed)           0.000    13.539    digit_decoder/dec_part1__102_carry__0_i_1_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.787 r  digit_decoder/dec_part1__102_carry__0/O[3]
                         net (fo=6, routed)           0.888    14.674    digit_decoder/dec_part1__102_carry__0_n_4
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.306    14.980 r  digit_decoder/dec_part[1]_i_1/O
                         net (fo=2, routed)           0.532    15.512    digit_decoder/dec_part[1]_i_1_n_0
    SLICE_X3Y86          FDRE                                         r  digit_decoder/dec_part_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.600    15.023    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  digit_decoder/dec_part_reg[1]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X3Y86          FDRE (Setup_fdre_C_D)       -0.047    15.199    digit_decoder/dec_part_reg[1]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -15.512    
  -------------------------------------------------------------------
                         slack                                 -0.313    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 digit_decoder/dec_part_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.600     1.519    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  digit_decoder/dec_part_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  digit_decoder/dec_part_reg[0]/Q
                         net (fo=7, routed)           0.099     1.760    digit_decoder/dec_part[0]
    SLICE_X2Y86          LUT4 (Prop_lut4_I2_O)        0.045     1.805 r  digit_decoder/current_digit_i[11]_i_1/O
                         net (fo=1, routed)           0.000     1.805    digit_decoder/current_digit_i[11]_i_1_n_0
    SLICE_X2Y86          FDRE                                         r  digit_decoder/current_digit_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.872     2.037    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  digit_decoder/current_digit_i_reg[11]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.120     1.652    digit_decoder/current_digit_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 digit_decoder/hun_part_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.515%)  route 0.178ns (48.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.571     1.490    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  digit_decoder/hun_part_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  digit_decoder/hun_part_reg[0]/Q
                         net (fo=7, routed)           0.178     1.809    digit_decoder/hun_part[0]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.048     1.857 r  digit_decoder/current_digit_i[18]_i_1/O
                         net (fo=1, routed)           0.000     1.857    digit_decoder/current_digit_i[18]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  digit_decoder/current_digit_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.841     2.006    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  digit_decoder/current_digit_i_reg[18]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.131     1.657    digit_decoder/current_digit_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 digit_decoder/hun_part_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.959%)  route 0.182ns (49.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.571     1.490    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  digit_decoder/hun_part_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  digit_decoder/hun_part_reg[0]/Q
                         net (fo=7, routed)           0.182     1.813    digit_decoder/hun_part[0]
    SLICE_X8Y86          LUT3 (Prop_lut3_I1_O)        0.048     1.861 r  digit_decoder/current_digit_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.861    digit_decoder/current_digit_i[22]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  digit_decoder/current_digit_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.841     2.006    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  digit_decoder/current_digit_i_reg[22]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.131     1.657    digit_decoder/current_digit_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 digit_decoder/hun_part_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.115%)  route 0.178ns (48.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.571     1.490    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  digit_decoder/hun_part_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  digit_decoder/hun_part_reg[0]/Q
                         net (fo=7, routed)           0.178     1.809    digit_decoder/hun_part[0]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.854 r  digit_decoder/current_digit_i[17]_i_1/O
                         net (fo=1, routed)           0.000     1.854    digit_decoder/current_digit_i[17]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  digit_decoder/current_digit_i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.841     2.006    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  digit_decoder/current_digit_i_reg[17]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.120     1.646    digit_decoder/current_digit_i_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 digit_decoder/hun_part_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.559%)  route 0.182ns (49.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.571     1.490    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X11Y85         FDRE                                         r  digit_decoder/hun_part_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.141     1.631 r  digit_decoder/hun_part_reg[0]/Q
                         net (fo=7, routed)           0.182     1.813    digit_decoder/hun_part[0]
    SLICE_X8Y86          LUT3 (Prop_lut3_I0_O)        0.045     1.858 r  digit_decoder/current_digit_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.858    digit_decoder/current_digit_i[20]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  digit_decoder/current_digit_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.841     2.006    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  digit_decoder/current_digit_i_reg[20]/C
                         clock pessimism             -0.479     1.526    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.121     1.647    digit_decoder/current_digit_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 digit_decoder/dec_part_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.189ns (52.595%)  route 0.170ns (47.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.600     1.519    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  digit_decoder/dec_part_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  digit_decoder/dec_part_reg[2]/Q
                         net (fo=7, routed)           0.170     1.831    digit_decoder/dec_part[2]
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.048     1.879 r  digit_decoder/current_digit_i[9]_i_1/O
                         net (fo=1, routed)           0.000     1.879    digit_decoder/current_digit_i[9]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  digit_decoder/current_digit_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.873     2.038    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  digit_decoder/current_digit_i_reg[9]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.131     1.666    digit_decoder/current_digit_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 digit_decoder/dec_part_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.016%)  route 0.174ns (47.984%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.600     1.519    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  digit_decoder/dec_part_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  digit_decoder/dec_part_reg[2]/Q
                         net (fo=7, routed)           0.174     1.835    digit_decoder/dec_part[2]
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.048     1.883 r  digit_decoder/current_digit_i[15]_i_1/O
                         net (fo=1, routed)           0.000     1.883    digit_decoder/current_digit_i[15]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  digit_decoder/current_digit_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.873     2.038    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  digit_decoder/current_digit_i_reg[15]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.131     1.666    digit_decoder/current_digit_i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 digit_decoder/dec_part_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.196%)  route 0.170ns (47.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.600     1.519    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  digit_decoder/dec_part_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  digit_decoder/dec_part_reg[2]/Q
                         net (fo=7, routed)           0.170     1.831    digit_decoder/dec_part[2]
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.876 r  digit_decoder/current_digit_i[10]_i_1/O
                         net (fo=1, routed)           0.000     1.876    digit_decoder/current_digit_i[10]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  digit_decoder/current_digit_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.873     2.038    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  digit_decoder/current_digit_i_reg[10]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.120     1.655    digit_decoder/current_digit_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 digit_decoder/dec_part_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.616%)  route 0.174ns (48.384%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.600     1.519    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X3Y86          FDRE                                         r  digit_decoder/dec_part_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 f  digit_decoder/dec_part_reg[2]/Q
                         net (fo=7, routed)           0.174     1.835    digit_decoder/dec_part[2]
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.045     1.880 r  digit_decoder/current_digit_i[13]_i_1/O
                         net (fo=1, routed)           0.000     1.880    digit_decoder/current_digit_i[13]_i_1_n_0
    SLICE_X2Y87          FDRE                                         r  digit_decoder/current_digit_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.873     2.038    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  digit_decoder/current_digit_i_reg[13]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X2Y87          FDRE (Hold_fdre_C_D)         0.121     1.656    digit_decoder/current_digit_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 digit_decoder/int_part_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_decoder/current_digit_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.929%)  route 0.182ns (49.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.598     1.517    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  digit_decoder/int_part_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  digit_decoder/int_part_reg[1]/Q
                         net (fo=7, routed)           0.182     1.840    digit_decoder/int_part[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.048     1.888 r  digit_decoder/current_digit_i[2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    digit_decoder/current_digit_i[2]_i_1_n_0
    SLICE_X0Y84          FDRE                                         r  digit_decoder/current_digit_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.871     2.036    digit_decoder/clk_i_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  digit_decoder/current_digit_i_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.107     1.640    digit_decoder/current_digit_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.248    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y78    btn_flag_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y70     c_counter/divider/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y72     c_counter/divider/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y72     c_counter/divider/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     c_counter/divider/counter_reg[29]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y70     c_counter/divider/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     c_counter/divider/counter_reg[30]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y70     c_counter/divider/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y71     c_counter/divider/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     displayer/d/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     displayer/d/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     displayer/d/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     displayer/d/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     displayer/d/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     displayer/d/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     displayer/d/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y83     displayer/d/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y70     c_counter/divider/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y70     c_counter/divider/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     digit_decoder/th_part_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y83     digit_decoder/th_part_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     c_counter/divider/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     c_counter/divider/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     c_counter/divider/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73     c_counter/divider/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     c_counter/divider/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     c_counter/divider/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     c_counter/divider/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     c_counter/divider/counter_reg[27]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.988ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 r_debouncer/licznik_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.828ns (18.569%)  route 3.631ns (81.431%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.705     5.308    r_debouncer/clk_i_IBUF_BUFG
    SLICE_X1Y74          FDSE                                         r  r_debouncer/licznik_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  r_debouncer/licznik_reg[21]/Q
                         net (fo=2, routed)           0.960     6.724    r_debouncer/licznik_reg[21]
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.124     6.848 r  r_debouncer/licznik[0]_i_7__0/O
                         net (fo=1, routed)           0.667     7.515    r_debouncer/licznik[0]_i_7__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.124     7.639 r  r_debouncer/licznik[0]_i_2__0/O
                         net (fo=26, routed)          1.140     8.779    r_debouncer/sel
    SLICE_X11Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.903 f  r_debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.864     9.767    rst_i_deb
    SLICE_X11Y77         FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513    14.936    clk_i_IBUF_BUFG
    SLICE_X11Y77         FDCE                                         r  state_reg[0]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y77         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             4.988ns  (required time - arrival time)
  Source:                 r_debouncer/licznik_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.828ns (18.569%)  route 3.631ns (81.431%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.705     5.308    r_debouncer/clk_i_IBUF_BUFG
    SLICE_X1Y74          FDSE                                         r  r_debouncer/licznik_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  r_debouncer/licznik_reg[21]/Q
                         net (fo=2, routed)           0.960     6.724    r_debouncer/licznik_reg[21]
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.124     6.848 r  r_debouncer/licznik[0]_i_7__0/O
                         net (fo=1, routed)           0.667     7.515    r_debouncer/licznik[0]_i_7__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.124     7.639 r  r_debouncer/licznik[0]_i_2__0/O
                         net (fo=26, routed)          1.140     8.779    r_debouncer/sel
    SLICE_X11Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.903 f  r_debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.864     9.767    rst_i_deb
    SLICE_X11Y77         FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513    14.936    clk_i_IBUF_BUFG
    SLICE_X11Y77         FDCE                                         r  state_reg[1]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y77         FDCE (Recov_fdce_C_CLR)     -0.405    14.754    state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  4.988    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 r_debouncer/licznik_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_rst_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.459ns  (logic 0.828ns (18.569%)  route 3.631ns (81.431%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.705     5.308    r_debouncer/clk_i_IBUF_BUFG
    SLICE_X1Y74          FDSE                                         r  r_debouncer/licznik_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDSE (Prop_fdse_C_Q)         0.456     5.764 r  r_debouncer/licznik_reg[21]/Q
                         net (fo=2, routed)           0.960     6.724    r_debouncer/licznik_reg[21]
    SLICE_X0Y71          LUT4 (Prop_lut4_I2_O)        0.124     6.848 r  r_debouncer/licznik[0]_i_7__0/O
                         net (fo=1, routed)           0.667     7.515    r_debouncer/licznik[0]_i_7__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I3_O)        0.124     7.639 r  r_debouncer/licznik[0]_i_2__0/O
                         net (fo=26, routed)          1.140     8.779    r_debouncer/sel
    SLICE_X11Y77         LUT1 (Prop_lut1_I0_O)        0.124     8.903 f  r_debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.864     9.767    rst_i_deb
    SLICE_X11Y77         FDPE                                         f  counter_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.513    14.936    clk_i_IBUF_BUFG
    SLICE_X11Y77         FDPE                                         r  counter_rst_reg/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X11Y77         FDPE (Recov_fdpe_C_PRE)     -0.359    14.800    counter_rst_reg
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  5.034    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 r_debouncer/licznik_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.276ns (20.562%)  route 1.066ns (79.438%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    r_debouncer/clk_i_IBUF_BUFG
    SLICE_X1Y71          FDSE                                         r  r_debouncer/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  r_debouncer/licznik_reg[11]/Q
                         net (fo=2, routed)           0.110     1.764    r_debouncer/licznik_reg[11]
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  r_debouncer/licznik[0]_i_5__0/O
                         net (fo=1, routed)           0.058     1.867    r_debouncer/licznik[0]_i_5__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.045     1.912 r  r_debouncer/licznik[0]_i_2__0/O
                         net (fo=26, routed)          0.576     2.488    r_debouncer/sel
    SLICE_X11Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  r_debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.323     2.856    rst_i_deb
    SLICE_X11Y77         FDCE                                         f  state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.833     1.998    clk_i_IBUF_BUFG
    SLICE_X11Y77         FDCE                                         r  state_reg[0]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X11Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.429ns  (arrival time - required time)
  Source:                 r_debouncer/licznik_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.276ns (20.562%)  route 1.066ns (79.438%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    r_debouncer/clk_i_IBUF_BUFG
    SLICE_X1Y71          FDSE                                         r  r_debouncer/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  r_debouncer/licznik_reg[11]/Q
                         net (fo=2, routed)           0.110     1.764    r_debouncer/licznik_reg[11]
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  r_debouncer/licznik[0]_i_5__0/O
                         net (fo=1, routed)           0.058     1.867    r_debouncer/licznik[0]_i_5__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.045     1.912 r  r_debouncer/licznik[0]_i_2__0/O
                         net (fo=26, routed)          0.576     2.488    r_debouncer/sel
    SLICE_X11Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  r_debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.323     2.856    rst_i_deb
    SLICE_X11Y77         FDCE                                         f  state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.833     1.998    clk_i_IBUF_BUFG
    SLICE_X11Y77         FDCE                                         r  state_reg[1]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X11Y77         FDCE (Remov_fdce_C_CLR)     -0.092     1.426    state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.426    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.432ns  (arrival time - required time)
  Source:                 r_debouncer/licznik_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_rst_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.342ns  (logic 0.276ns (20.562%)  route 1.066ns (79.438%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.594     1.513    r_debouncer/clk_i_IBUF_BUFG
    SLICE_X1Y71          FDSE                                         r  r_debouncer/licznik_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDSE (Prop_fdse_C_Q)         0.141     1.654 r  r_debouncer/licznik_reg[11]/Q
                         net (fo=2, routed)           0.110     1.764    r_debouncer/licznik_reg[11]
    SLICE_X0Y71          LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  r_debouncer/licznik[0]_i_5__0/O
                         net (fo=1, routed)           0.058     1.867    r_debouncer/licznik[0]_i_5__0_n_0
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.045     1.912 r  r_debouncer/licznik[0]_i_2__0/O
                         net (fo=26, routed)          0.576     2.488    r_debouncer/sel
    SLICE_X11Y77         LUT1 (Prop_lut1_I0_O)        0.045     2.533 f  r_debouncer/state[1]_i_2/O
                         net (fo=3, routed)           0.323     2.856    rst_i_deb
    SLICE_X11Y77         FDPE                                         f  counter_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.833     1.998    clk_i_IBUF_BUFG
    SLICE_X11Y77         FDPE                                         r  counter_rst_reg/C
                         clock pessimism             -0.479     1.518    
    SLICE_X11Y77         FDPE (Remov_fdpe_C_PRE)     -0.095     1.423    counter_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.856    
  -------------------------------------------------------------------
                         slack                                  1.432    





