irun(64): 15.10-s010: (c) Copyright 1995-2015 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.10-s010: Started on Feb 14, 2020 at 09:41:28 CET
irun
	-debug
	-64
	-sv
	-v93
	-loadvpi pyvpi.so
	+access+rwc
	-nclibdirname sim_build
	-plinowarn
	test.sv
Loading snapshot worklib.top:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Global Dict created
ncsim> source /opt/cadence/INCISIVE151/tools/inca/files/ncsimrc
ncsim> run
Simulation interrupted at 23833 US + 0
ncsim> exit
TOOL:	irun(64)	15.10-s010: Exiting on Feb 14, 2020 at 09:41:40 CET  (total: 00:00:12)
