dpram_512x32.v,verilog,xil_defaultlib,../../../../../../../IP/xilinx_ip/2019.2/dpram_512x32/sim/dpram_512x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
