0.6
2019.2
Nov  6 2019
21:57:16
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sim_1/imports/new/test.v,1580976929,verilog,,,,test,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sources_1/imports/Lab1_Prelab.srcs/sources_1/new/add_sub.v,1580417696,verilog,,D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sources_1/imports/Lab1_Prelab.srcs/sources_1/new/add_sub_4bit.v,,add_sub,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sources_1/imports/Lab1_Prelab.srcs/sources_1/new/add_sub_4bit.v,1580976429,verilog,,D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sources_1/imports/Lab1_Prelab.srcs/sources_1/new/fulladder.v,,add_sub_4bit,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sources_1/imports/Lab1_Prelab.srcs/sources_1/new/fulladder.v,1580415026,verilog,,D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sources_1/imports/Lab1_Prelab.srcs/sources_1/new/mux_2x1.v,,fulladder,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sources_1/imports/Lab1_Prelab.srcs/sources_1/new/mux_2x1.v,1580418857,verilog,,D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sim_1/imports/new/test.v,,mux_2x1,,,,,,,,
D:/Users/Sander/Documents/GitHub/ECE3300L/Lab1/Lab1.srcs/sources_1/new/top.v,1580972529,verilog,,,,top,,,,,,,,
