

================================================================
== Vitis HLS Report for 'forward_20_Pipeline_VITIS_LOOP_42_3'
================================================================
* Date:           Wed Feb 25 16:06:48 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        unet_pvm_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.176 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       36|       36|  0.180 us|  0.180 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_3  |       34|       34|         4|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     195|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     3|       0|      72|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|     304|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     3|     304|     367|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_18s_18s_36_1_1_U489     |mul_18s_18s_36_1_1     |        0|   1|  0|   5|    0|
    |mul_36s_11ns_47_1_1_U488    |mul_36s_11ns_47_1_1    |        0|   2|  0|  24|    0|
    |sparsemux_17_3_11_1_1_U490  |sparsemux_17_3_11_1_1  |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   3|  0|  72|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln42_fu_156_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln44_fu_322_p2       |         +|   0|  0|  25|          18|          18|
    |and_ln44_10_fu_424_p2    |       and|   0|  0|   2|           1|           1|
    |and_ln44_6_fu_366_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_7_fu_378_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_8_fu_400_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_9_fu_406_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln44_fu_341_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln42_fu_150_p2      |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln44_4_fu_284_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln44_5_fu_300_p2    |      icmp|   0|  0|  16|           9|           2|
    |icmp_ln44_6_fu_306_p2    |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln44_fu_181_p2      |      icmp|   0|  0|  10|           3|           1|
    |or_ln44_2_fu_437_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln44_3_fu_412_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_389_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln44_5_fu_371_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln44_6_fu_429_p3  |    select|   0|  0|  18|           1|          17|
    |select_ln44_7_fu_443_p3  |    select|   0|  0|  17|           1|          18|
    |select_ln44_fu_354_p3    |    select|   0|  0|   2|           1|           1|
    |storemerge_fu_451_p3     |    select|   0|  0|  17|           1|          18|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_5_fu_360_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_6_fu_383_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_7_fu_395_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_8_fu_418_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_335_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 195|          79|         108|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_d       |   9|          2|    6|         12|
    |d_2_fu_98                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   14|         28|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |conv7_i95_cast_reg_466            |  36|   0|   36|          0|
    |d_2_fu_98                         |   6|   0|    6|          0|
    |icmp_ln44_4_reg_527               |   1|   0|    1|          0|
    |icmp_ln44_5_reg_532               |   1|   0|    1|          0|
    |icmp_ln44_6_reg_539               |   1|   0|    1|          0|
    |icmp_ln44_reg_485                 |   1|   0|    1|          0|
    |mul_ln44_2_reg_505                |  47|   0|   47|          0|
    |mul_ln44_reg_495                  |  36|   0|   36|          0|
    |tmp_471_reg_511                   |   1|   0|    1|          0|
    |tmp_472_reg_522                   |   1|   0|    1|          0|
    |trunc_ln42_reg_480                |   3|   0|    3|          0|
    |trunc_ln_reg_517                  |  18|   0|   18|          0|
    |zext_ln42_reg_475                 |   6|   0|   64|         58|
    |zext_ln44_5_cast_reg_500          |  11|   0|   11|          0|
    |icmp_ln44_reg_485                 |  64|  32|    1|          0|
    |zext_ln42_reg_475                 |  64|  32|   64|         58|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 304|  64|  299|        116|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  forward.20_Pipeline_VITIS_LOOP_42_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  forward.20_Pipeline_VITIS_LOOP_42_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  forward.20_Pipeline_VITIS_LOOP_42_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  forward.20_Pipeline_VITIS_LOOP_42_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  forward.20_Pipeline_VITIS_LOOP_42_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  forward.20_Pipeline_VITIS_LOOP_42_3|  return value|
|out_vec_address0  |  out|    5|   ap_memory|                              out_vec|         array|
|out_vec_ce0       |  out|    1|   ap_memory|                              out_vec|         array|
|out_vec_we0       |  out|    1|   ap_memory|                              out_vec|         array|
|out_vec_d0        |  out|   18|   ap_memory|                              out_vec|         array|
|in_vec_address0   |  out|    5|   ap_memory|                               in_vec|         array|
|in_vec_ce0        |  out|    1|   ap_memory|                               in_vec|         array|
|in_vec_q0         |   in|   18|   ap_memory|                               in_vec|         array|
|conv7_i95         |   in|   18|     ap_none|                            conv7_i95|        scalar|
+------------------+-----+-----+------------+-------------------------------------+--------------+

