#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Apr 29 18:22:43 2025
# Process ID         : 11412
# Current directory  : C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/design_1_MCP_DRIVER_0_0_synth_1
# Command line       : vivado.exe -log design_1_MCP_DRIVER_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MCP_DRIVER_0_0.tcl
# Log file           : C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/design_1_MCP_DRIVER_0_0_synth_1/design_1_MCP_DRIVER_0_0.vds
# Journal file       : C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/design_1_MCP_DRIVER_0_0_synth_1\vivado.jou
# Running On         : AngelPC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) Ultra 7 265KF
# CPU Frequency      : 3878 MHz
# CPU Physical cores : 20
# CPU Logical cores  : 20
# Host memory        : 34042 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36190 MB
# Available Virtual  : 18061 MB
#-----------------------------------------------------------
source design_1_MCP_DRIVER_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/amc/fpga/ip_amc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/pfc3ph/ips/sine_gen2/sine_gen'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/pfc3ph/matlab/sim/hdl_prj2/hdlsrc'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Angel/Desktop/hil/ips/MCP_DRIVER'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_MCP_DRIVER_0_0
Command: synth_design -top design_1_MCP_DRIVER_0_0 -part xc7s25csga225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Device 21-403] Loading part xc7s25csga225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3280
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1117.379 ; gain = 465.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_MCP_DRIVER_0_0' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_MCP_DRIVER_0_0/synth/design_1_MCP_DRIVER_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'SPI_DAC' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/cfaf/hdlsrc/int2bin_sdi/SPI_DAC.v:46]
INFO: [Synth 8-6157] synthesizing module 'SPI_MNGR' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/cfaf/hdlsrc/int2bin_sdi/SPI_MNGR.v:22]
INFO: [Synth 8-6157] synthesizing module 'simfcn1' [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/cfaf/hdlsrc/int2bin_sdi/simfcn1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'simfcn1' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/cfaf/hdlsrc/int2bin_sdi/simfcn1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SPI_MNGR' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/cfaf/hdlsrc/int2bin_sdi/SPI_MNGR.v:22]
INFO: [Synth 8-6155] done synthesizing module 'SPI_DAC' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ipshared/cfaf/hdlsrc/int2bin_sdi/SPI_DAC.v:46]
INFO: [Synth 8-6155] done synthesizing module 'design_1_MCP_DRIVER_0_0' (0#1) [c:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.gen/sources_1/bd/design_1/ip/design_1_MCP_DRIVER_0_0/synth/design_1_MCP_DRIVER_0_0.v:53]
WARNING: [Synth 8-7129] Port vx[15] in module simfcn1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vx[14] in module simfcn1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vx[13] in module simfcn1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port vx[12] in module simfcn1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.965 ; gain = 714.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.965 ; gain = 714.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1365.965 ; gain = 714.316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1365.965 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1432.977 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1434.105 ; gain = 1.129
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.105 ; gain = 782.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25csga225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.105 ; gain = 782.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1434.105 ; gain = 782.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1434.105 ; gain = 782.457
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/u_SPI_MNGR/u_simfcn1' (simfcn1) to 'inst/u_SPI_MNGR/u_simfcn1_8'
INFO: [Synth 8-223] decloning instance 'inst/u_SPI_MNGR/u_simfcn1_1' (simfcn1) to 'inst/u_SPI_MNGR/u_simfcn1_9'
INFO: [Synth 8-223] decloning instance 'inst/u_SPI_MNGR/u_simfcn1_2' (simfcn1) to 'inst/u_SPI_MNGR/u_simfcn1_10'
INFO: [Synth 8-223] decloning instance 'inst/u_SPI_MNGR/u_simfcn1_3' (simfcn1) to 'inst/u_SPI_MNGR/u_simfcn1_11'
INFO: [Synth 8-223] decloning instance 'inst/u_SPI_MNGR/u_simfcn1_4' (simfcn1) to 'inst/u_SPI_MNGR/u_simfcn1_12'
INFO: [Synth 8-223] decloning instance 'inst/u_SPI_MNGR/u_simfcn1_5' (simfcn1) to 'inst/u_SPI_MNGR/u_simfcn1_13'
INFO: [Synth 8-223] decloning instance 'inst/u_SPI_MNGR/u_simfcn1_6' (simfcn1) to 'inst/u_SPI_MNGR/u_simfcn1_14'
INFO: [Synth 8-223] decloning instance 'inst/u_SPI_MNGR/u_simfcn1_7' (simfcn1) to 'inst/u_SPI_MNGR/u_simfcn1_15'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 3     
+---Registers : 
	               16 Bit    Registers := 12    
	                8 Bit    Registers := 204   
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   22 Bit        Muxes := 4     
	  16 Input   22 Bit        Muxes := 4     
	   2 Input   21 Bit        Muxes := 4     
	  16 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 6     
	  16 Input   20 Bit        Muxes := 6     
	   2 Input   19 Bit        Muxes := 5     
	  16 Input   19 Bit        Muxes := 5     
	   2 Input   18 Bit        Muxes := 6     
	  16 Input   18 Bit        Muxes := 6     
	   2 Input   17 Bit        Muxes := 5     
	  16 Input   17 Bit        Muxes := 5     
	   2 Input   16 Bit        Muxes := 31    
	  16 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 5     
	  16 Input   15 Bit        Muxes := 5     
	   2 Input   14 Bit        Muxes := 6     
	  16 Input   14 Bit        Muxes := 6     
	   2 Input   13 Bit        Muxes := 5     
	  16 Input   13 Bit        Muxes := 5     
	   2 Input   12 Bit        Muxes := 6     
	  16 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 5     
	  16 Input   11 Bit        Muxes := 5     
	   2 Input   10 Bit        Muxes := 6     
	  16 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 5     
	  16 Input    9 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 648   
	  16 Input    8 Bit        Muxes := 6     
	   3 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 5     
	  16 Input    7 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 2     
	  16 Input    6 Bit        Muxes := 2     
	   7 Input    5 Bit        Muxes := 4     
	   6 Input    5 Bit        Muxes := 4     
	   5 Input    5 Bit        Muxes := 20    
	   4 Input    5 Bit        Muxes := 8     
	   3 Input    5 Bit        Muxes := 8     
	   2 Input    5 Bit        Muxes := 37    
	  16 Input    5 Bit        Muxes := 6     
	  16 Input    4 Bit        Muxes := 5     
	   2 Input    4 Bit        Muxes := 53    
	   5 Input    4 Bit        Muxes := 22    
	   7 Input    4 Bit        Muxes := 4     
	   6 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 8     
	   3 Input    4 Bit        Muxes := 8     
	   3 Input    3 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 22    
	   7 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 10    
	   4 Input    3 Bit        Muxes := 4     
	  16 Input    3 Bit        Muxes := 2     
	   7 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   5 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 9     
	  16 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 120   
	  16 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port v3_2[15] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3_2[14] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3_2[13] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3_2[12] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3_1[15] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3_1[14] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3_1[13] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v3_1[12] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1_2[15] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1_2[14] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1_2[13] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1_2[12] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2_1[15] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2_1[14] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2_1[13] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2_1[12] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2_2[15] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2_2[14] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2_2[13] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v2_2[12] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1_1[15] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1_1[14] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1_1[13] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v1_1[12] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v4_2[15] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v4_2[14] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v4_2[13] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v4_2[12] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v4_1[15] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v4_1[14] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v4_1[13] in module SPI_MNGR is either unconnected or has no load
WARNING: [Synth 8-7129] Port v4_1[12] in module SPI_MNGR is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1434.105 ; gain = 782.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1447.777 ; gain = 796.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1448.445 ; gain = 796.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1461.688 ; gain = 810.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1667.496 ; gain = 1015.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1667.496 ; gain = 1015.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1667.496 ; gain = 1015.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1667.496 ; gain = 1015.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1667.496 ; gain = 1015.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1667.496 ; gain = 1015.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_MCP_DRIVER_0_0 | inst/Delay6_reg_reg[4]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_MCP_DRIVER_0_0 | inst/Delay7_reg_reg[4]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_MCP_DRIVER_0_0 | inst/Delay8_reg_reg[4]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_MCP_DRIVER_0_0 | inst/Delay9_reg_reg[4]  | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_MCP_DRIVER_0_0 | inst/Delay10_reg_reg[4] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|design_1_MCP_DRIVER_0_0 | inst/Delay11_reg_reg[4] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------------------+-------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     2|
|3     |LUT2   |    16|
|4     |LUT3   |   212|
|5     |LUT4   |    45|
|6     |LUT5   |   113|
|7     |LUT6   |    62|
|8     |SRL16E |     6|
|9     |FDRE   |   385|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1667.496 ; gain = 1015.848
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1667.496 ; gain = 947.707
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1667.496 ; gain = 1015.848
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1676.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1680.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1a87099
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 1680.355 ; gain = 1180.254
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1680.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/design_1_MCP_DRIVER_0_0_synth_1/design_1_MCP_DRIVER_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_MCP_DRIVER_0_0, cache-ID = 5d6ca63552eec0aa
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1680.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Angel/Desktop/hil/pfc3ph/vivado_lite/pfc_3ph_lite.runs/design_1_MCP_DRIVER_0_0_synth_1/design_1_MCP_DRIVER_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_MCP_DRIVER_0_0_utilization_synth.rpt -pb design_1_MCP_DRIVER_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 18:23:17 2025...
