# James Sharman Pipelined CPU in Verilog
## Constant Register V2
Constant Register V2. Registers MemData on rising LOAD signal. Drives registered value to MainBus when ASSERT signal is low.

![Simulation Waveform](https://raw.githubusercontent.com/m1geo/JamesSharmanPipelinedCPU/main/Verilog/ConstantRegisterV2/ConstantRegisterV2_sim.png "Simulation Waveform")