Package: libtrellis
Version: <%= VERSION -%>
Section: base
Priority: optional
Architecture: amd64
Maintainer: Blake Smith <blakesmith0@gmail.com>
Description: Project Trellis enables a fully open-source flow for ECP5 FPGAs using Yosys for Verilog synthesis and nextpnr for place and route. Project Trellis itself provides the device database and tools for bitstream creation.
