
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
å
+Loading parts and site information from %s
36*device2H
4/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
ô
!Parsing RTL primitives file [%s]
14*netlist2^
J/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
¢
*Finished parsing RTL primitives file [%s]
11*netlist2^
J/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
†
Command: %s
53*	vivadotcl2x
dsynth_design -top vivado_activity_thread -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7z0202default:defaultZ17-349
ú
%s*synth2å
xStarting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 747.289 ; gain = 143.980
2default:default
∞
synthesizing module '%s'638*oasys2*
vivado_activity_thread2default:default2¥
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
352default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
è
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2K
7vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp2default:default2”
æ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd2default:default2
112default:default2N
:vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U12default:default2K
7vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp2default:default2¥
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
1962default:default8@Z8-3491
Ú
synthesizing module '%s'638*oasys2K
7vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp2default:default2’
æ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd2default:default2
302default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 5 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2A
-vivado_activity_thread_ap_faddfsub_3_full_dsp2default:default2î
ˇ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_stub.v2default:default2
162default:default2C
/vivado_activity_thread_ap_faddfsub_3_full_dsp_u2default:default2A
-vivado_activity_thread_ap_faddfsub_3_full_dsp2default:default2’
æ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd2default:default2
622default:default8@Z8-3491
©
synthesizing module '%s'638*oasys2A
-vivado_activity_thread_ap_faddfsub_3_full_dsp2default:default2ñ
ˇ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_stub.v2default:default2
162default:default8@Z8-638
≠
%done synthesizing module '%s' (%s#%s)256*oasys2K
7vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp2default:default2
12default:default2
12default:default2’
æ/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd2default:default2
302default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
˚
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2F
2vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp2default:default2Œ
π/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd2default:default2
112default:default2I
5vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U22default:default2F
2vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp2default:default2¥
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
2122default:default8@Z8-3491
Ë
synthesizing module '%s'638*oasys2F
2vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp2default:default2–
π/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd2default:default2
292default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
≥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2<
(vivado_activity_thread_ap_fmul_2_max_dsp2default:default2ä
ı/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_stub.v2default:default2
162default:default2>
*vivado_activity_thread_ap_fmul_2_max_dsp_u2default:default2<
(vivado_activity_thread_ap_fmul_2_max_dsp2default:default2–
π/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd2default:default2
562default:default8@Z8-3491
ö
synthesizing module '%s'638*oasys2<
(vivado_activity_thread_ap_fmul_2_max_dsp2default:default2å
ı/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_stub.v2default:default2
162default:default8@Z8-638
£
%done synthesizing module '%s' (%s#%s)256*oasys2F
2vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp2default:default2
22default:default2
12default:default2–
π/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd2default:default2
292default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter dout_WIDTH bound to: 1 - type: integer 
2default:default
◊
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2≈
∞/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
112default:default2@
,vivado_activity_thread_fcmp_32ns_32ns_1_3_U32default:default2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2¥
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
2272default:default8@Z8-3491
÷
synthesizing module '%s'638*oasys2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2«
∞/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
302default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 3 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter dout_WIDTH bound to: 1 - type: integer 
2default:default
•
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2à
Û/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v2default:default2
162default:default2=
)vivado_activity_thread_ap_fcmp_1_no_dsp_u2default:default2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2«
∞/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
792default:default8@Z8-3491
ó
synthesizing module '%s'638*oasys2;
'vivado_activity_thread_ap_fcmp_1_no_dsp2default:default2ä
Û/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v2default:default2
162default:default8@Z8-638
ë
%done synthesizing module '%s' (%s#%s)256*oasys2=
)vivado_activity_thread_fcmp_32ns_32ns_1_32default:default2
32default:default2
12default:default2«
∞/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd2default:default2
302default:default8@Z8-256
N
%s*synth2?
+	Parameter ID bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
ˇ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2G
3vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp2default:default2œ
∫/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd2default:default2
112default:default2J
6vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U42default:default2G
3vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp2default:default2¥
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
2432default:default8@Z8-3491
Í
synthesizing module '%s'638*oasys2G
3vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp2default:default2—
∫/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd2default:default2
292default:default8@Z8-638
N
%s*synth2?
+	Parameter ID bound to: 4 - type: integer 
2default:default
U
%s*synth2F
2	Parameter NUM_STAGE bound to: 9 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din0_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter din1_WIDTH bound to: 32 - type: integer 
2default:default
W
%s*synth2H
4	Parameter dout_WIDTH bound to: 32 - type: integer 
2default:default
π
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2=
)vivado_activity_thread_ap_fexp_7_full_dsp2default:default2å
˜/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_stub.v2default:default2
162default:default2?
+vivado_activity_thread_ap_fexp_7_full_dsp_u2default:default2=
)vivado_activity_thread_ap_fexp_7_full_dsp2default:default2—
∫/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd2default:default2
512default:default8@Z8-3491
ù
synthesizing module '%s'638*oasys2=
)vivado_activity_thread_ap_fexp_7_full_dsp2default:default2é
˜/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_stub.v2default:default2
162default:default8@Z8-638
•
%done synthesizing module '%s' (%s#%s)256*oasys2G
3vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp2default:default2
42default:default2
12default:default2—
∫/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd2default:default2
292default:default8@Z8-256
à
default block is never used226*oasys2¥
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
4002default:default8@Z8-226
Î
%done synthesizing module '%s' (%s#%s)256*oasys2*
vivado_activity_thread2default:default2
52default:default2
12default:default2¥
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd2default:default2
352default:default8@Z8-256
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[31]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[30]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[29]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[28]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[27]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[26]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[25]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[24]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[23]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[22]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[21]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[20]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[19]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[18]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[17]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[16]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[15]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[14]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[13]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[12]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[11]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[10]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[9]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[8]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[7]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[6]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[5]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[4]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[3]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[2]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[1]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[0]2default:default2
12default:defaultZ8-3917
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[31]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[30]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[29]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[28]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[27]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[26]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[25]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[24]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[23]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[22]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[21]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[20]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[19]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[18]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[17]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[16]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[15]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[14]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[13]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[12]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[11]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[10]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[9]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[8]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[7]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[6]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[5]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[4]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[3]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[2]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[1]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[0]2default:defaultZ8-3331
ú
%s*synth2å
xFinished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 781.109 ; gain = 177.801
2default:default
ö
%s*synth2ä
vStart RTL Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 781.109 ; gain = 177.801
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ü
Loading clock regions from %s
13*device2h
T/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml2default:defaultZ21-13
†
Loading clock buffers from %s
11*device2i
U/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml2default:defaultZ21-11
†
&Loading clock placement rules from %s
318*place2`
L/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
û
)Loading package pin functions from %s...
17*device2\
H/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ú
Loading package from %s
16*device2k
W/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml2default:defaultZ21-16
ì
Loading io standards from %s
15*device2]
I/opt/Xilinx/2013.3/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
5

Processing XDC Constraints
244*projectZ1-262
È
Parsing XDC File [%s]
179*designutils2≤
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:defaultZ20-179
Ï
DImplicit search of objects for pattern '%s' matched to '%s' objects.1744*	planAhead2
ap_clk2default:default2
port2default:default2¥
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:default2
12default:default8@Z12-2286
Ú
Finished Parsing XDC File [%s]
178*designutils2≤
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:defaultZ20-178
Ä
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2≤
ù/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc2default:default2’
¿/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/.Xil/vivado_activity_thread_propImpl.xdc2default:defaultZ1-236
Û
Parsing XDC File [%s]
179*designutils2º
ß/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc2default:defaultZ20-179
¸
Finished Parsing XDC File [%s]
178*designutils2º
ß/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc2default:defaultZ20-178
ä
ŸImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2º
ß/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc2default:default2’
¿/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/.Xil/vivado_activity_thread_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
õ
%s*synth2ã
wStart RTL Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.883 ; gain = 421.574
2default:default
∂
%s*synth2¶
ëFinished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.887 ; gain = 421.578
2default:default
û
%s*synth2é
zFinished RTL Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.887 ; gain = 421.578
2default:default
ô
3inferred FSM for state register '%s' in module '%s'802*oasys2!
ap_CS_fsm_reg2default:default2*
vivado_activity_thread2default:defaultZ8-802
Ã
Gencoded FSM with state register '%s' using encoding '%s' in module '%s'3353*oasys2!
ap_CS_fsm_reg2default:default2
one-hot2default:default2*
vivado_activity_thread2default:defaultZ8-3354
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
ã
%s*synth2|
hPart Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
2default:default
≤
%s*synth2¢
çFinished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1108.230 ; gain = 504.922
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 15    
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  32 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  33 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
B
%s*synth23
Module vivado_activity_thread 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 8     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	  32 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	  33 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 8     
2default:default
^
%s*synth2O
;Module vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
_
%s*synth2P
<Module vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
U
%s*synth2F
2Module vivado_activity_thread_fcmp_32ns_32ns_1_3 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   8 Input      6 Bit        Muxes := 1     
2default:default
c
%s*synth2T
@Module vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[31]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[30]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[29]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[28]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[27]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[26]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[25]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[24]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[23]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[22]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[21]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[20]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[19]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[18]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[17]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[16]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[15]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[14]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[13]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[12]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[11]2default:default2
02default:defaultZ8-3917
∑
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2.
thread_arg_path_points[10]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[9]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[8]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[7]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[6]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[5]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[4]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[3]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[2]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[1]2default:default2
02default:defaultZ8-3917
∂
+design %s has port %s driven by constant %s3447*oasys2*
vivado_activity_thread2default:default2-
thread_arg_path_points[0]2default:default2
12default:defaultZ8-3917
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[31]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[30]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[29]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[28]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[27]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[26]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[25]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[24]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[23]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[22]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[21]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[20]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[19]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[18]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[17]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[16]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[15]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[14]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[13]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[12]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[11]2default:defaultZ8-3331
ó
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2/
thread_arg_thread_paths[10]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[9]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[8]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[7]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[6]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[5]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[4]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[3]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[2]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[1]2default:defaultZ8-3331
ñ
!design %s has unconnected port %s3331*oasys2*
vivado_activity_thread2default:default2.
thread_arg_thread_paths[0]2default:defaultZ8-3331
™
%s*synth2ö
ÖFinished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1109.227 ; gain = 505.918
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
Ω
6propagating constant %s across sequential element (%s)3333*oasys2
12default:default2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[0] 2default:defaultZ8-3333
º
6propagating constant %s across sequential element (%s)3333*oasys2
02default:default2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[31] 2default:defaultZ8-3333
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[4] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[3] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[1] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[0] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
·
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2U
A\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[2] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[1] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[2] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[3] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[4] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[5] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[6] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[7] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[8] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ﬂ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[9] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[10] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[11] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[12] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[13] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[14] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[15] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[16] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[17] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[18] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[19] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[20] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[21] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[22] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[23] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[24] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[25] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[26] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[27] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[28] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[29] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[30] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
‡
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2T
@\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[31] 2default:default2*
vivado_activity_thread2default:defaultZ8-3332
ü
%s*synth2è
{Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1156.289 ; gain = 552.980
2default:default
Æ
%s*synth2û
âFinished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1156.289 ; gain = 552.980
2default:default
°
%s*synth2ë
}Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.289 ; gain = 552.980
2default:default
†
%s*synth2ê
|Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.289 ; gain = 552.980
2default:default
ﬁ
*BlackBox module %s has unconnected pin %s
3599*oasys2l
X\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/vivado_activity_thread_ap_fcmp_1_no_dsp_u 2default:default2+
s_axis_operation_tvalid2default:defaultZ8-4442
ö
%s*synth2ä
vFinished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.289 ; gain = 552.980
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
´
%s*synth2õ
ÜFinished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.289 ; gain = 552.980
2default:default
®
%s*synth2ò
ÉFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.289 ; gain = 552.980
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
f
%s*synth2W
C+------+----------------------------------------------+----------+
2default:default
f
%s*synth2W
C|      |BlackBox name                                 |Instances |
2default:default
f
%s*synth2W
C+------+----------------------------------------------+----------+
2default:default
f
%s*synth2W
C|1     |vivado_activity_thread_ap_fmul_2_max_dsp      |         1|
2default:default
f
%s*synth2W
C|2     |vivado_activity_thread_ap_fexp_7_full_dsp     |         1|
2default:default
f
%s*synth2W
C|3     |vivado_activity_thread_ap_fcmp_1_no_dsp       |         1|
2default:default
f
%s*synth2W
C|4     |vivado_activity_thread_ap_faddfsub_3_full_dsp |         1|
2default:default
f
%s*synth2W
C+------+----------------------------------------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
g
%s*synth2X
D+------+---------------------------------------------------+------+
2default:default
g
%s*synth2X
D|      |Cell                                               |Count |
2default:default
g
%s*synth2X
D+------+---------------------------------------------------+------+
2default:default
g
%s*synth2X
D|1     |vivado_activity_thread_ap_faddfsub_3_full_dsp_bbox |     1|
2default:default
g
%s*synth2X
D|2     |vivado_activity_thread_ap_fcmp_1_no_dsp_bbox       |     1|
2default:default
g
%s*synth2X
D|3     |vivado_activity_thread_ap_fexp_7_full_dsp_bbox     |     1|
2default:default
g
%s*synth2X
D|4     |vivado_activity_thread_ap_fmul_2_max_dsp_bbox      |     1|
2default:default
g
%s*synth2X
D|5     |LUT1                                               |     2|
2default:default
g
%s*synth2X
D|6     |LUT2                                               |    22|
2default:default
g
%s*synth2X
D|7     |LUT3                                               |    83|
2default:default
g
%s*synth2X
D|8     |LUT4                                               |    58|
2default:default
g
%s*synth2X
D|9     |LUT5                                               |   127|
2default:default
g
%s*synth2X
D|10    |LUT6                                               |    81|
2default:default
g
%s*synth2X
D|11    |FDRE                                               |   484|
2default:default
g
%s*synth2X
D|12    |FDSE                                               |     8|
2default:default
g
%s*synth2X
D+------+---------------------------------------------------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
¨
%s*synth2ú
á+------+-------------------------------------------------------------+--------------------------------------------------------+------+
2default:default
¨
%s*synth2ú
á|      |Instance                                                     |Module                                                  |Cells |
2default:default
¨
%s*synth2ú
á+------+-------------------------------------------------------------+--------------------------------------------------------+------+
2default:default
¨
%s*synth2ú
á|1     |top                                                          |                                                        |   973|
2default:default
¨
%s*synth2ú
á|2     |  vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2      |vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp      |   169|
2default:default
¨
%s*synth2ú
á|3     |  vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U4     |vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp     |    65|
2default:default
¨
%s*synth2ú
á|4     |  vivado_activity_thread_fcmp_32ns_32ns_1_3_U3               |vivado_activity_thread_fcmp_32ns_32ns_1_3               |    42|
2default:default
¨
%s*synth2ú
á|5     |  vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1 |vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp |   251|
2default:default
¨
%s*synth2ú
á+------+-------------------------------------------------------------+--------------------------------------------------------+------+
2default:default
ß
%s*synth2ó
ÇFinished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.289 ; gain = 552.980
2default:default
k
%s*synth2\
HSynthesis finished with 0 errors, 1 critical warnings and 101 warnings.
2default:default
•
%s*synth2ï
ÄSynthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.289 ; gain = 552.980
2default:default
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
ø
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
372default:default2
1662default:default2
12default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
˝
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:242default:default2
00:00:252default:default2
1421.5002default:default2
724.2072default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35
∑
ÅThe property HD.CLK_SRC of clock port %s is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew167*timing2
ap_clk2default:defaultZ38-242
Ç
vreport_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1433.535 ; gain = 2.012
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Tue Mar 25 15:29:03 20142default:defaultZ17-206