# vsim -sv_seed 665337 -coverage -coveranalysis -voptargs="+acc" -assertdebug -c testbench -do "coverage save -codeAll -cvg -onexit receive_2400_5_none_1_test_665337.ucdb; log -r /*;run -all;" -l receive_2400_5_none_1_test_665337.log "+UVM_TESTNAME=receive_2400_5_none_1_test" "+UVM_VERBOSITY=UVM_HIGH" 
# Start time: 19:45:29 on Jul 12,2025
# Loading /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_1857860/linux_x86_64_gcc-11/export_tramp.so
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  Questa Sim-64
# //  Version 10.6d_1 linux_x86_64 Apr 11 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.ahb_if(fast)
# Loading work.uart_if(fast)
# Loading work.uvm_pkg(fast)
# Loading work.ahb_pkg(fast)
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading work.uart_pkg(fast)
# Loading work.seq_pkg(fast)
# Loading work.uart_register_pkg(fast)
# Loading work.uart_regmodel_pkg(fast)
# Loading work.env_pkg(fast)
# Loading work.test_pkg(fast)
# Loading work.testbench(fast)
# Loading work.ahb_if(fast)
# Loading work.uart_if(fast)
# Loading work.uart_top(fast)
# Loading work.cmsdk_ahb_to_apb(fast)
# Loading work.apb_decoder(fast)
# Loading work.uart_fifo(fast)
# Loading work.uart_transmitter(fast)
# Loading work.uart_receiver(fast)
# Loading work.uart_interrupt(fast)
# Loading work.baud_generator(fast)
# Compiling /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_1857860/linux_x86_64_gcc-5.3.0/exportwrapper.c
# Compiling /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_1857860/linux_x86_64_gcc-11/exportwrapper.c
# Loading /tmp/huy_dva4@ictc-eda-ldap-2.ipa.test_dpi_1857860/linux_x86_64_gcc-11/vsim_auto_compile.so
# coverage save -codeAll -cvg -onexit receive_2400_5_none_1_test_665337.ucdb
#  log -r /*
# run -all
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(453) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
# UVM_INFO @ 0: reporter [RNTST] Running test receive_2400_5_none_1_test...
# UVM_INFO ./../testcases/uart_base_test.sv(110) @ 0: uvm_test_top [build_phase] Entered...
# UVM_INFO ./../testcases/uart_base_test.sv(127) @ 0: uvm_test_top [build_phase] Exitting...
# UVM_INFO ./../testcases/uart_base_test.sv(53) @ 0: uvm_test_top [receive_2400_5_none_1_test] Completed config uart: 
# ---------------------------------------------
# Name           Type              Size  Value 
# ---------------------------------------------
# cfg            uart_config       -     @374  
#   data_width   integral          32    'd5   
#   parity_type  parity_type_enum  2     NONE  
#   stop_width   integral          32    'd1   
#   baudrate     integral          32    'd2400
#   mode         mode_enum         32    TX    
#   div          integral          32    'd3205
#   ovsmp        ovsmp_enum        1     x13   
# ---------------------------------------------
# 
# UVM_INFO ./../tb/uart_environment.sv(23) @ 0: uvm_test_top.env [build_phase] Entered...
# UVM_INFO ./../tb/uart_environment.sv(48) @ 0: uvm_test_top.env [build_phase] Exitting...
# UVM_INFO ./../vip/ahb_vip/ahb_agent.sv(19) @ 0: uvm_test_top.env.ahb_agt [ahb_agent] Active agent is configued
# UVM_INFO ./../vip/uart_vip/uart_agent.sv(28) @ 0: uvm_test_top.env.uart_agt [uart_agent] Active agent is configured
# UVM_INFO ./../tb/uart_environment.sv(53) @ 0: uvm_test_top.env [connect_phase] Entered...
# UVM_INFO ./../tb/uart_environment.sv(64) @ 0: uvm_test_top.env [connect_phase] Exiting...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(579) @ 0: reporter [UVMTOP] UVM testbench topology:
# -------------------------------------------------------------------------------
# Name                          Type                                  Size  Value
# -------------------------------------------------------------------------------
# uvm_test_top                  receive_2400_5_none_1_test            -     @347 
#   env                         uart_environment                      -     @364 
#     ahb_agt                   ahb_agent                             -     @392 
#       driver                  ahb_driver                            -     @512 
#         rsp_port              uvm_analysis_port                     -     @531 
#         seq_item_port         uvm_seq_item_pull_port                -     @521 
#       monitor                 ahb_monitor                           -     @678 
#         mon_ap                uvm_analysis_port                     -     @691 
#       sequencer               ahb_sequencer                         -     @541 
#         rsp_export            uvm_analysis_export                   -     @550 
#         seq_item_export       uvm_seq_item_pull_imp                 -     @668 
#         arbitration_queue     array                                 0     -    
#         lock_queue            array                                 0     -    
#         num_last_reqs         integral                              32    'd1  
#         num_last_rsps         integral                              32    'd1  
#     ahb_predictor             uvm_reg_predictor #(ahb_transaction)  -     @469 
#       bus_in                  uvm_analysis_imp                      -     @478 
#       reg_ap                  uvm_analysis_port                     -     @488 
#     sb                        uart_scoreboard                       -     @410 
#       ahb_export              uvm_analysis_imp_ahb                  -     @728 
#       rx_export               uvm_analysis_imp_rx                   -     @718 
#       tx_export               uvm_analysis_imp_tx                   -     @708 
#     uart_agt                  uart_agent                            -     @401 
#       driver                  uart_driver                           -     @881 
#         rsp_port              uvm_analysis_port                     -     @900 
#         seq_item_port         uvm_seq_item_pull_port                -     @890 
#       monitor                 uart_monitor                          -     @918 
#         uart_observe_port_rx  uvm_analysis_port                     -     @937 
#         uart_observe_port_tx  uvm_analysis_port                     -     @927 
#       sequencer               uart_sequencer                        -     @744 
#         rsp_export            uvm_analysis_export                   -     @753 
#         seq_item_export       uvm_seq_item_pull_imp                 -     @871 
#         arbitration_queue     array                                 0     -    
#         lock_queue            array                                 0     -    
#         num_last_reqs         integral                              32    'd1  
#         num_last_rsps         integral                              32    'd1  
# -------------------------------------------------------------------------------
# 
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 0: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x10, kind = WRITE
# UVM_INFO ./../vip/uart_vip/uart_driver.sv(37) @ 0: uvm_test_top.env.uart_agt.driver [run_phase] ENTERED...
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 0: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 105: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 135: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x14 and data: 0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 135: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 135: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.FSR=0x10
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 135: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x0, data = 0x1, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1049    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'h10     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 136: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0x10, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 136: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.FSR: value='h10 : updated value = 'h0
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 136: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 145: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x0
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 175: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x0 and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 175: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 175: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.MDR=0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 175: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x4, data = 0x85, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1096    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h0      
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 176: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x0, data = 0x1, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 176: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.MDR: value='h1 : updated value = 'h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 176: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 185: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x4
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 215: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x4 and data: 0x85
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 215: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x85, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 215: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLL=0x85
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 215: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x8, data = 0xc, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1142    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h4      
#   data        integral         32    'h85     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 216: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x4, data = 0x85, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 216: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLL: value='h85 : updated value = 'h85
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 216: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 225: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0x8
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 255: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0x8 and data: 0xc
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 255: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0xc, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 255: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.DLH=0xc
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 255: reporter [uart_reg2ahb_adapter] reg2bus: address = 0xc, data = 0x20, kind = WRITE
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1188    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h8      
#   data        integral         32    'hc      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 256: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x8, data = 0xc, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 256: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.DLH: value='hc : updated value = 'hc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 256: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 265: uvm_test_top.env.ahb_agt.driver [run_phase] Start WRITE transaction - ADRRESS: 0xc
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 295: uvm_test_top.env.ahb_agt.driver [run_phase] Completed WRITE transaction at addr 0xc and data: 0x20
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 295: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO @ 295: reporter [RegModel] Wrote register via map regmodel.ahb_map: regmodel.LCR=0x20
# UVM_INFO ./../sequences/uart_sequence.sv(12) @ 295: uvm_test_top.env.uart_agt.sequencer@@seq [uart_sequence] Send req to driver: 
# ----------------------------------------------------------------------------------------------
# Name                           Type              Size  Value                                  
# ----------------------------------------------------------------------------------------------
# req                            uart_transaction  -     @1257                                  
#   data                         integral          8     'b1100                                 
#   parity                       integral          1     'b0x                                   
#   stop                         integral          2     'b0                                    
#   begin_time                   time              64    295                                    
#   depth                        int               32    'd2                                    
#   parent sequence (name)       string            3     seq                                    
#   parent sequence (full name)  string            39    uvm_test_top.env.uart_agt.sequencer.seq
#   sequencer                    string            35    uvm_test_top.env.uart_agt.sequencer    
# ----------------------------------------------------------------------------------------------
# 
# UVM_INFO ./../vip/uart_vip/uart_driver.sv(44) @ 295: uvm_test_top.env.uart_agt.driver [run_phase] Start drive frame from uart to dut
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1234    
#   xact_type   xact_type_enum   1     WRITE    
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'hc      
#   data        integral         32    'h20     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 296: reporter [uart_reg2ahb_adapter] bus2reg: address = 0xc, data = 0x20, kind = UVM_WRITE, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(221) @ 296: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed WRITE transaction to register regmodel.LCR: value='h20 : updated value = 'h20
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 296: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/uart_vip/uart_monitor.sv(69) @ 2708515: uvm_test_top.env.uart_agt.monitor [run_phase] Send s_trans from monitor to scoreboard: 
# ----------------------------------------
# Name      Type              Size  Value 
# ----------------------------------------
# s_trans   uart_transaction  -     @1279 
#   data    integral          8     'b1100
#   parity  integral          1     'b0x  
#   stop    integral          2     'b1   
# ----------------------------------------
# 
# UVM_INFO ./../tb/uart_scoreboard.sv(60) @ 2708515: uvm_test_top.env.sb [run_phase] Get frame data from tx: 
# ----------------------------------------
# Name      Type              Size  Value 
# ----------------------------------------
# s_trans   uart_transaction  -     @1279 
#   data    integral          8     'b1100
#   parity  integral          1     'b0x  
#   stop    integral          2     'b1   
# ----------------------------------------
# 
# done
# UVM_INFO ./../vip/uart_vip/uart_driver.sv(73) @ 2916845: uvm_test_top.env.uart_agt.driver [run_phase] Drive completed
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2916845: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2916855: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2916886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2916886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1314    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'hc      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2916886: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0xc, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2916886: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='hc
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2916886: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2916895: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0xc
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2916895: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0xc, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2916895: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=c
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 2916895: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 2916905: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 2916936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 2916936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1360    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2916936: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 2916936: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../tb/uart_scoreboard.sv(153) @ 2916936: uvm_test_top.env.sb [uart_scoreboard] Entered check_RX_data
# UVM_INFO ./../tb/uart_scoreboard.sv(160) @ 2916936: uvm_test_top.env.sb [uart_scoreboard] Exitting check_RX_data
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 2916936: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 2916945: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 2916945: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 2916945: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../sequences/uart_sequence.sv(12) @ 2916945: uvm_test_top.env.uart_agt.sequencer@@seq [uart_sequence] Send req to driver: 
# ----------------------------------------------------------------------------------------------
# Name                           Type              Size  Value                                  
# ----------------------------------------------------------------------------------------------
# req                            uart_transaction  -     @1398                                  
#   data                         integral          8     'b1                                    
#   parity                       integral          1     'b0x                                   
#   stop                         integral          2     'b0                                    
#   begin_time                   time              64    2916945                                
#   depth                        int               32    'd2                                    
#   parent sequence (name)       string            3     seq                                    
#   parent sequence (full name)  string            39    uvm_test_top.env.uart_agt.sequencer.seq
#   sequencer                    string            35    uvm_test_top.env.uart_agt.sequencer    
# ----------------------------------------------------------------------------------------------
# 
# UVM_INFO ./../vip/uart_vip/uart_driver.sv(44) @ 2916945: uvm_test_top.env.uart_agt.driver [run_phase] Start drive frame from uart to dut
# UVM_INFO ./../vip/uart_vip/uart_monitor.sv(69) @ 5625165: uvm_test_top.env.uart_agt.monitor [run_phase] Send s_trans from monitor to scoreboard: 
# ---------------------------------------
# Name      Type              Size  Value
# ---------------------------------------
# s_trans   uart_transaction  -     @1406
#   data    integral          8     'b1  
#   parity  integral          1     'b0x 
#   stop    integral          2     'b1  
# ---------------------------------------
# 
# UVM_INFO ./../tb/uart_scoreboard.sv(60) @ 5625165: uvm_test_top.env.sb [run_phase] Get frame data from tx: 
# ---------------------------------------
# Name      Type              Size  Value
# ---------------------------------------
# s_trans   uart_transaction  -     @1406
#   data    integral          8     'b1  
#   parity  integral          1     'b0x 
#   stop    integral          2     'b1  
# ---------------------------------------
# 
# done
# UVM_INFO ./../vip/uart_vip/uart_driver.sv(73) @ 5833495: uvm_test_top.env.uart_agt.driver [run_phase] Drive completed
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5833495: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5833505: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5833536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5833536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1440    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h1      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5833536: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5833536: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h1
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5833536: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5833545: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5833545: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x1, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5833545: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=1
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 5833545: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 5833555: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 5833586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 5833586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1486    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5833586: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 5833586: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../tb/uart_scoreboard.sv(153) @ 5833586: uvm_test_top.env.sb [uart_scoreboard] Entered check_RX_data
# UVM_INFO ./../tb/uart_scoreboard.sv(160) @ 5833586: uvm_test_top.env.sb [uart_scoreboard] Exitting check_RX_data
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 5833586: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 5833595: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 5833595: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 5833595: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO ./../sequences/uart_sequence.sv(12) @ 5833595: uvm_test_top.env.uart_agt.sequencer@@seq [uart_sequence] Send req to driver: 
# ----------------------------------------------------------------------------------------------
# Name                           Type              Size  Value                                  
# ----------------------------------------------------------------------------------------------
# req                            uart_transaction  -     @1524                                  
#   data                         integral          8     'b110001                               
#   parity                       integral          1     'b0x                                   
#   stop                         integral          2     'b0                                    
#   begin_time                   time              64    5833595                                
#   depth                        int               32    'd2                                    
#   parent sequence (name)       string            3     seq                                    
#   parent sequence (full name)  string            39    uvm_test_top.env.uart_agt.sequencer.seq
#   sequencer                    string            35    uvm_test_top.env.uart_agt.sequencer    
# ----------------------------------------------------------------------------------------------
# 
# UVM_INFO ./../vip/uart_vip/uart_driver.sv(44) @ 5833595: uvm_test_top.env.uart_agt.driver [run_phase] Start drive frame from uart to dut
# UVM_INFO ./../vip/uart_vip/uart_monitor.sv(69) @ 8541815: uvm_test_top.env.uart_agt.monitor [run_phase] Send s_trans from monitor to scoreboard: 
# -----------------------------------------
# Name      Type              Size  Value  
# -----------------------------------------
# s_trans   uart_transaction  -     @1532  
#   data    integral          8     'b10001
#   parity  integral          1     'b0x   
#   stop    integral          2     'b1    
# -----------------------------------------
# 
# UVM_INFO ./../tb/uart_scoreboard.sv(60) @ 8541815: uvm_test_top.env.sb [run_phase] Get frame data from tx: 
# -----------------------------------------
# Name      Type              Size  Value  
# -----------------------------------------
# s_trans   uart_transaction  -     @1532  
#   data    integral          8     'b10001
#   parity  integral          1     'b0x   
#   stop    integral          2     'b1    
# -----------------------------------------
# 
# done
# UVM_INFO ./../vip/uart_vip/uart_driver.sv(73) @ 8750145: uvm_test_top.env.uart_agt.driver [run_phase] Drive completed
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8750145: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x1c, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8750155: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x1c
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8750186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8750186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1566    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h1c     
#   data        integral         32    'h11     
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8750186: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x11, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8750186: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.RBR: value='h11
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8750186: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8750195: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x1c and data: 0x11
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8750195: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x1c, data = 0x11, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8750195: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.RBR=11
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(27) @ 8750195: reporter [uart_reg2ahb_adapter] reg2bus: address = 0x14, data = 0x0, kind = READ
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(36) @ 8750205: uvm_test_top.env.ahb_agt.driver [run_phase] Start  READ transaction - ADRRESS: 0x14
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(36) @ 8750236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Finish
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(37) @ 8750236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Send trans from monitor to scoreboard: 
# ----------------------------------------------
# Name          Type             Size  Value    
# ----------------------------------------------
# trans         ahb_transaction  -     @1612    
#   xact_type   xact_type_enum   1     READ     
#   xfer_size   xfer_size_enum   3     SIZE_8BIT
#   burst_type  burst_type_enum  3     SINGLE   
#   addr        integral         10    'h14     
#   data        integral         32    'ha      
#   prot        integral         4     'h0      
#   lock        integral         1     'h0      
#   resp        integral         1     'h0      
# ----------------------------------------------
# 
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8750236: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/reg/uvm_reg_predictor.svh(225) @ 8750236: uvm_test_top.env.ahb_predictor [REG_PREDICT] Observed READ transaction to register regmodel.FSR: value='ha
# UVM_INFO ./../tb/uart_scoreboard.sv(153) @ 8750236: uvm_test_top.env.sb [uart_scoreboard] Entered check_RX_data
# UVM_INFO ./../tb/uart_scoreboard.sv(160) @ 8750236: uvm_test_top.env.sb [uart_scoreboard] Exitting check_RX_data
# UVM_INFO ./../vip/ahb_vip/ahb_monitor.sv(22) @ 8750236: uvm_test_top.env.ahb_agt.monitor [ahb_monitor] Capturing data from DUT
# UVM_INFO ./../vip/ahb_vip/ahb_driver.sv(62) @ 8750245: uvm_test_top.env.ahb_agt.driver [run_phase] Completed  READ transaction at addr 0x14 and data: 0xa
# UVM_INFO ./../regmodel/uart_reg2ahb_adapter.sv(41) @ 8750245: reporter [uart_reg2ahb_adapter] bus2reg: address = 0x14, data = 0xa, kind = UVM_READ, status = UVM_IS_OK
# UVM_INFO @ 8750245: reporter [RegModel] Read  register via map regmodel.ahb_map: regmodel.FSR=a
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_objection.svh(1271) @ 8750245: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ./../testcases/uart_base_test.sv(143) @ 8750245: uvm_test_top [final_phase] Entered...
# UVM_INFO ./../testcases/uart_base_test.sv(151) @ 8750245: uvm_test_top [receive_2400_5_none_1_test] --------------------------------
# UVM_INFO ./../testcases/uart_base_test.sv(152) @ 8750245: uvm_test_top [receive_2400_5_none_1_test] ----	TEST PASSED	----
# UVM_INFO ./../testcases/uart_base_test.sv(153) @ 8750245: uvm_test_top [receive_2400_5_none_1_test] --------------------------------
# UVM_INFO ./../testcases/uart_base_test.sv(156) @ 8750245: uvm_test_top [final_phase] Exitting...
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_catcher.svh(705) @ 8750245: reporter [UVM/REPORT/CATCHER] 
# --- UVM Report catcher Summary ---
# 
# 
# Number of demoted UVM_FATAL reports  :    0
# Number of demoted UVM_ERROR reports  :    0
# Number of demoted UVM_WARNING reports:    0
# Number of caught UVM_FATAL reports   :    0
# Number of caught UVM_ERROR reports   :    0
# Number of caught UVM_WARNING reports :    0
# 
# UVM_INFO /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_report_server.svh(847) @ 8750245: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :  154
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [NO_DPI_TSTNAME]     1
# [REG_PREDICT]    11
# [RNTST]     1
# [RegModel]    11
# [TEST_DONE]     1
# [UVM/COMP/NAMECHECK]     1
# [UVM/RELNOTES]     1
# [UVM/REPORT/CATCHER]     1
# [UVMTOP]     1
# [ahb_agent]     1
# [ahb_monitor]    34
# [build_phase]     4
# [connect_phase]     2
# [final_phase]     2
# [receive_2400_5_none_1_test]     4
# [run_phase]    35
# [uart_agent]     1
# [uart_reg2ahb_adapter]    33
# [uart_scoreboard]     6
# [uart_sequence]     3
# 
# ** Note: $finish    : /ictc/other/tools/QuestaDVA/questasim/verilog_src/uvm-1.2/src/base/uvm_root.svh(517)
#    Time: 8750245 ns  Iteration: 70  Instance: /testbench
# Saving coverage database on exit...
# End time: 19:45:36 on Jul 12,2025, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
