/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2018 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DMA_QM_2_WEGS_H_
#define ASIC_WEG_DMA_QM_2_WEGS_H_

/*
 *****************************************
 *   DMA_QM_2 (Pwototype: QMAN)
 *****************************************
 */

#define mmDMA_QM_2_GWBW_CFG0                                         0x410000

#define mmDMA_QM_2_GWBW_CFG1                                         0x410004

#define mmDMA_QM_2_GWBW_PWOT                                         0x410008

#define mmDMA_QM_2_GWBW_EWW_CFG                                      0x41000C

#define mmDMA_QM_2_GWBW_EWW_ADDW_WO                                  0x410010

#define mmDMA_QM_2_GWBW_EWW_ADDW_HI                                  0x410014

#define mmDMA_QM_2_GWBW_EWW_WDATA                                    0x410018

#define mmDMA_QM_2_GWBW_SECUWE_PWOPS                                 0x41001C

#define mmDMA_QM_2_GWBW_NON_SECUWE_PWOPS                             0x410020

#define mmDMA_QM_2_GWBW_STS0                                         0x410024

#define mmDMA_QM_2_GWBW_STS1                                         0x410028

#define mmDMA_QM_2_PQ_BASE_WO                                        0x410060

#define mmDMA_QM_2_PQ_BASE_HI                                        0x410064

#define mmDMA_QM_2_PQ_SIZE                                           0x410068

#define mmDMA_QM_2_PQ_PI                                             0x41006C

#define mmDMA_QM_2_PQ_CI                                             0x410070

#define mmDMA_QM_2_PQ_CFG0                                           0x410074

#define mmDMA_QM_2_PQ_CFG1                                           0x410078

#define mmDMA_QM_2_PQ_AWUSEW                                         0x41007C

#define mmDMA_QM_2_PQ_PUSH0                                          0x410080

#define mmDMA_QM_2_PQ_PUSH1                                          0x410084

#define mmDMA_QM_2_PQ_PUSH2                                          0x410088

#define mmDMA_QM_2_PQ_PUSH3                                          0x41008C

#define mmDMA_QM_2_PQ_STS0                                           0x410090

#define mmDMA_QM_2_PQ_STS1                                           0x410094

#define mmDMA_QM_2_PQ_WD_WATE_WIM_EN                                 0x4100A0

#define mmDMA_QM_2_PQ_WD_WATE_WIM_WST_TOKEN                          0x4100A4

#define mmDMA_QM_2_PQ_WD_WATE_WIM_SAT                                0x4100A8

#define mmDMA_QM_2_PQ_WD_WATE_WIM_TOUT                               0x4100AC

#define mmDMA_QM_2_CQ_CFG0                                           0x4100B0

#define mmDMA_QM_2_CQ_CFG1                                           0x4100B4

#define mmDMA_QM_2_CQ_AWUSEW                                         0x4100B8

#define mmDMA_QM_2_CQ_PTW_WO                                         0x4100C0

#define mmDMA_QM_2_CQ_PTW_HI                                         0x4100C4

#define mmDMA_QM_2_CQ_TSIZE                                          0x4100C8

#define mmDMA_QM_2_CQ_CTW                                            0x4100CC

#define mmDMA_QM_2_CQ_PTW_WO_STS                                     0x4100D4

#define mmDMA_QM_2_CQ_PTW_HI_STS                                     0x4100D8

#define mmDMA_QM_2_CQ_TSIZE_STS                                      0x4100DC

#define mmDMA_QM_2_CQ_CTW_STS                                        0x4100E0

#define mmDMA_QM_2_CQ_STS0                                           0x4100E4

#define mmDMA_QM_2_CQ_STS1                                           0x4100E8

#define mmDMA_QM_2_CQ_WD_WATE_WIM_EN                                 0x4100F0

#define mmDMA_QM_2_CQ_WD_WATE_WIM_WST_TOKEN                          0x4100F4

#define mmDMA_QM_2_CQ_WD_WATE_WIM_SAT                                0x4100F8

#define mmDMA_QM_2_CQ_WD_WATE_WIM_TOUT                               0x4100FC

#define mmDMA_QM_2_CQ_IFIFO_CNT                                      0x410108

#define mmDMA_QM_2_CP_MSG_BASE0_ADDW_WO                              0x410120

#define mmDMA_QM_2_CP_MSG_BASE0_ADDW_HI                              0x410124

#define mmDMA_QM_2_CP_MSG_BASE1_ADDW_WO                              0x410128

#define mmDMA_QM_2_CP_MSG_BASE1_ADDW_HI                              0x41012C

#define mmDMA_QM_2_CP_MSG_BASE2_ADDW_WO                              0x410130

#define mmDMA_QM_2_CP_MSG_BASE2_ADDW_HI                              0x410134

#define mmDMA_QM_2_CP_MSG_BASE3_ADDW_WO                              0x410138

#define mmDMA_QM_2_CP_MSG_BASE3_ADDW_HI                              0x41013C

#define mmDMA_QM_2_CP_WDMA_TSIZE_OFFSET                              0x410140

#define mmDMA_QM_2_CP_WDMA_SWC_BASE_WO_OFFSET                        0x410144

#define mmDMA_QM_2_CP_WDMA_SWC_BASE_HI_OFFSET                        0x410148

#define mmDMA_QM_2_CP_WDMA_DST_BASE_WO_OFFSET                        0x41014C

#define mmDMA_QM_2_CP_WDMA_DST_BASE_HI_OFFSET                        0x410150

#define mmDMA_QM_2_CP_WDMA_COMMIT_OFFSET                             0x410154

#define mmDMA_QM_2_CP_FENCE0_WDATA                                   0x410158

#define mmDMA_QM_2_CP_FENCE1_WDATA                                   0x41015C

#define mmDMA_QM_2_CP_FENCE2_WDATA                                   0x410160

#define mmDMA_QM_2_CP_FENCE3_WDATA                                   0x410164

#define mmDMA_QM_2_CP_FENCE0_CNT                                     0x410168

#define mmDMA_QM_2_CP_FENCE1_CNT                                     0x41016C

#define mmDMA_QM_2_CP_FENCE2_CNT                                     0x410170

#define mmDMA_QM_2_CP_FENCE3_CNT                                     0x410174

#define mmDMA_QM_2_CP_STS                                            0x410178

#define mmDMA_QM_2_CP_CUWWENT_INST_WO                                0x41017C

#define mmDMA_QM_2_CP_CUWWENT_INST_HI                                0x410180

#define mmDMA_QM_2_CP_BAWWIEW_CFG                                    0x410184

#define mmDMA_QM_2_CP_DBG_0                                          0x410188

#define mmDMA_QM_2_PQ_BUF_ADDW                                       0x410300

#define mmDMA_QM_2_PQ_BUF_WDATA                                      0x410304

#define mmDMA_QM_2_CQ_BUF_ADDW                                       0x410308

#define mmDMA_QM_2_CQ_BUF_WDATA                                      0x41030C

#endif /* ASIC_WEG_DMA_QM_2_WEGS_H_ */
