info_rom.v,verilog,xil_defaultlib,../../../../finalproj_try1.gen/sources_1/ip/info_rom/sim/info_rom.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
