# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 244 \
    name lb1_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename lb1_7 \
    op interface \
    ports { lb1_7_address0 { O 5 vector } lb1_7_ce0 { O 1 bit } lb1_7_q0 { I 32 vector } lb1_7_address1 { O 5 vector } lb1_7_ce1 { O 1 bit } lb1_7_we1 { O 1 bit } lb1_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'lb1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 245 \
    name lb1_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename lb1_6 \
    op interface \
    ports { lb1_6_address0 { O 5 vector } lb1_6_ce0 { O 1 bit } lb1_6_q0 { I 32 vector } lb1_6_address1 { O 5 vector } lb1_6_ce1 { O 1 bit } lb1_6_we1 { O 1 bit } lb1_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'lb1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 246 \
    name lb1_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename lb1_5 \
    op interface \
    ports { lb1_5_address0 { O 5 vector } lb1_5_ce0 { O 1 bit } lb1_5_q0 { I 32 vector } lb1_5_address1 { O 5 vector } lb1_5_ce1 { O 1 bit } lb1_5_we1 { O 1 bit } lb1_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'lb1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 247 \
    name lb1_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename lb1_4 \
    op interface \
    ports { lb1_4_address0 { O 5 vector } lb1_4_ce0 { O 1 bit } lb1_4_q0 { I 32 vector } lb1_4_address1 { O 5 vector } lb1_4_ce1 { O 1 bit } lb1_4_we1 { O 1 bit } lb1_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'lb1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 248 \
    name lb1_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename lb1_3 \
    op interface \
    ports { lb1_3_address0 { O 5 vector } lb1_3_ce0 { O 1 bit } lb1_3_q0 { I 32 vector } lb1_3_address1 { O 5 vector } lb1_3_ce1 { O 1 bit } lb1_3_we1 { O 1 bit } lb1_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'lb1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 249 \
    name lb1_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename lb1_2 \
    op interface \
    ports { lb1_2_address0 { O 5 vector } lb1_2_ce0 { O 1 bit } lb1_2_q0 { I 32 vector } lb1_2_address1 { O 5 vector } lb1_2_ce1 { O 1 bit } lb1_2_we1 { O 1 bit } lb1_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'lb1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 250 \
    name lb1_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename lb1_1 \
    op interface \
    ports { lb1_1_address0 { O 5 vector } lb1_1_ce0 { O 1 bit } lb1_1_q0 { I 32 vector } lb1_1_address1 { O 5 vector } lb1_1_ce1 { O 1 bit } lb1_1_we1 { O 1 bit } lb1_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'lb1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 251 \
    name lb1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename lb1 \
    op interface \
    ports { lb1_address0 { O 5 vector } lb1_ce0 { O 1 bit } lb1_q0 { I 32 vector } lb1_address1 { O 5 vector } lb1_ce1 { O 1 bit } lb1_we1 { O 1 bit } lb1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'lb1'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 241 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 17 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 242 \
    name zext_ln125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln125 \
    op interface \
    ports { zext_ln125 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 243 \
    name s_pix_i \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_s_pix_i \
    op interface \
    ports { s_pix_i_dout { I 32 vector } s_pix_i_num_data_valid { I 11 vector } s_pix_i_fifo_cap { I 11 vector } s_pix_i_empty_n { I 1 bit } s_pix_i_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 252 \
    name zext_ln124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln124 \
    op interface \
    ports { zext_ln124 { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 253 \
    name s_win_i \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_s_win_i \
    op interface \
    ports { s_win_i_din { O 2593 vector } s_win_i_num_data_valid { I 7 vector } s_win_i_fifo_cap { I 7 vector } s_win_i_full_n { I 1 bit } s_win_i_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName srcnn_flow_control_loop_pipe_sequential_init_U
set CompName srcnn_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix srcnn_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


