// Seed: 1571032193
module module_0;
  uwire id_1;
  assign module_1.id_35 = 0;
  assign #(!1 !== (1)) id_1 = -1;
  wire [-1 : 1] id_2, id_3, id_4;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    output wor id_2,
    input tri0 id_3,
    input tri id_4,
    input uwire id_5,
    input tri0 id_6,
    output tri id_7,
    input uwire id_8,
    input wor id_9,
    input tri1 id_10,
    output supply0 id_11,
    output uwire id_12,
    output supply0 id_13,
    input tri0 id_14,
    input tri id_15,
    output wor id_16,
    input supply1 id_17,
    output supply0 id_18,
    output wor id_19,
    input tri0 id_20,
    input wand id_21,
    input wire id_22,
    input supply0 id_23,
    input tri0 id_24,
    input wire id_25,
    input supply1 id_26,
    input tri1 id_27,
    input tri id_28,
    output wand id_29,
    output wor id_30,
    input tri1 id_31,
    input supply1 id_32
    , id_38,
    output uwire id_33,
    output tri1 id_34,
    input supply0 id_35,
    input tri id_36
);
  assign id_30 = id_28;
  assign id_13 = 1;
  module_0 modCall_1 ();
  logic id_39[1 'b0 : 1] = 1;
endmodule
