#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue May 23 14:18:31 2023
# Process ID: 14004
# Current directory: C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.runs/synth_1
# Command line: vivado.exe -log RISCV_CPU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISCV_CPU.tcl
# Log file: C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.runs/synth_1/RISCV_CPU.vds
# Journal file: C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.runs/synth_1\vivado.jou
# Running On: Alberto, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 8, Host memory: 8241 MB
#-----------------------------------------------------------
source RISCV_CPU.tcl -notrace
Command: synth_design -top RISCV_CPU -part xc7a35ticpg236-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22460
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 833.473 ; gain = 413.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RISCV_CPU' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:38]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ProgramCounter.vhd:17' bound to instance 'PC_U' of component 'ProgramCounter' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:106]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ProgramCounter.vhd:27]
WARNING: [Synth 8-614] signal 'PCEn' is read in the process but is not in the sensitivity list [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ProgramCounter.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ProgramCounter.vhd:27]
INFO: [Synth 8-3491] module 'InstructionMemory' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/InstructionMemory.vhd:20' bound to instance 'INSMEM_U' of component 'InstructionMemory' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:115]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/InstructionMemory.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/InstructionMemory.vhd:31]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALU.vhd:28' bound to instance 'ADDALU_1_U' of component 'ALU' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:121]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALU.vhd:39]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUPkg.vhd:82]
WARNING: [Synth 8-7193] Integer conversion function is truncating input [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUPkg.vhd:82]
INFO: [Synth 8-6054] Found Dynamic range expression with variable size [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUPkg.vhd:124]
INFO: [Synth 8-256] done synthesizing module 'ALU' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALU.vhd:39]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'INSREG_U' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:129]
INFO: [Synth 8-638] synthesizing module 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:27]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'singleRegister' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:27]
INFO: [Synth 8-3491] module 'ALUControl' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUControl.vhd:40' bound to instance 'ALUCONTR_U' of component 'ALUControl' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:141]
INFO: [Synth 8-638] synthesizing module 'ALUControl' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUControl.vhd:48]
INFO: [Synth 8-226] default block is never used [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUControl.vhd:100]
WARNING: [Synth 8-153] case item 10'bxxxxxxx000 will never be executed [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUControl.vhd:81]
WARNING: [Synth 8-153] case item 10'bxxxxxxx010 will never be executed [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUControl.vhd:81]
WARNING: [Synth 8-153] case item 10'bxxxxxxx011 will never be executed [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUControl.vhd:81]
WARNING: [Synth 8-153] case item 10'bxxxxxxx100 will never be executed [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUControl.vhd:81]
WARNING: [Synth 8-153] case item 10'bxxxxxxx110 will never be executed [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUControl.vhd:81]
WARNING: [Synth 8-153] case item 10'bxxxxxxx111 will never be executed [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUControl.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'ALUControl' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALUControl.vhd:48]
INFO: [Synth 8-3491] module 'ImmSelect' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ImmSelect.vhd:22' bound to instance 'IMMSEL_U' of component 'ImmSelect' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:148]
INFO: [Synth 8-638] synthesizing module 'ImmSelect' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ImmSelect.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ImmSelect' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ImmSelect.vhd:30]
INFO: [Synth 8-3491] module 'RegisterFile' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:31' bound to instance 'REGFILE_U' of component 'RegisterFile' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:160]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:45]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'REGX' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RegisterFile.vhd:45]
INFO: [Synth 8-226] default block is never used [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:173]
INFO: [Synth 8-3491] module 'CSRs' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/CSRs.vhd:6' bound to instance 'CSRS_U' of component 'CSRs' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:177]
INFO: [Synth 8-638] synthesizing module 'CSRs' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/CSRs.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'CSRs' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/CSRs.vhd:18]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ControlUnit.vhd:18' bound to instance 'CU_U' of component 'ControlUnit' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:188]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ControlUnit.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ControlUnit.vhd:28]
INFO: [Synth 8-3491] module 'Comparison' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/Comparison.vhd:18' bound to instance 'COMP_U' of component 'Comparison' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Comparison' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/Comparison.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Comparison' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/Comparison.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:205]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALU.vhd:28' bound to instance 'ADDALU_2_U' of component 'ALU' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:210]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALU.vhd:28' bound to instance 'ALU_U' of component 'ALU' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:218]
INFO: [Synth 8-3491] module 'StoreControl' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/StoreControl.vhd:13' bound to instance 'STOREC_U' of component 'StoreControl' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:226]
INFO: [Synth 8-638] synthesizing module 'StoreControl' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/StoreControl.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'StoreControl' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/StoreControl.vhd:21]
INFO: [Synth 8-3491] module 'CSRsControl' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/CSRsControl.vhd:4' bound to instance 'CSRSCONTRL_U' of component 'CSRsControl' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:233]
INFO: [Synth 8-638] synthesizing module 'CSRsControl' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/CSRsControl.vhd:13]
INFO: [Synth 8-226] default block is never used [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/CSRsControl.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'CSRsControl' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/CSRsControl.vhd:13]
INFO: [Synth 8-3491] module 'JumpControl' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/JumpControl.vhd:18' bound to instance 'JUMPC_U' of component 'JumpControl' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:241]
INFO: [Synth 8-638] synthesizing module 'JumpControl' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/JumpControl.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'JumpControl' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/JumpControl.vhd:29]
INFO: [Synth 8-3491] module 'DataMemory' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/DataMemory.vhd:14' bound to instance 'MEM_U' of component 'DataMemory' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:252]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/DataMemory.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/DataMemory.vhd:27]
INFO: [Synth 8-3491] module 'GPIO' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/GPIO.vhd:6' bound to instance 'GPIO_U' of component 'GPIO' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:262]
INFO: [Synth 8-638] synthesizing module 'GPIO' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/GPIO.vhd:17]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'DATOSOUT' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/GPIO.vhd:27]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'DATOSIN' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/GPIO.vhd:37]
	Parameter REGSIZE bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'singleRegister' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/imports/new/singleRegister.vhd:14' bound to instance 'TRISTATE' of component 'singleRegister' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/GPIO.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'GPIO' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/GPIO.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:272]
INFO: [Synth 8-3491] module 'LoadControl' declared at 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/LoadControl.vhd:24' bound to instance 'LOADC_U' of component 'LoadControl' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:277]
INFO: [Synth 8-638] synthesizing module 'LoadControl' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/LoadControl.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'LoadControl' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/LoadControl.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'RISCV_CPU' (0#1) [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/RISCV_CPU.vhd:38]
WARNING: [Synth 8-3848] Net overflow in module/entity ALU does not have driver. [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ALU.vhd:34]
WARNING: [Synth 8-7129] Port instruction[31] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module StoreControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port overflow in module ALU is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[6] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[5] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[4] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[3] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[2] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[1] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[0] in module Comparison is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[31] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[30] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[29] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[28] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[27] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[26] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[25] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[24] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[23] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[22] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[21] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[20] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[19] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[18] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[17] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[16] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[15] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[11] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[10] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[9] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[8] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port instruction[7] in module ControlUnit is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[6] in module ImmSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[5] in module ImmSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[4] in module ImmSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[3] in module ImmSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[2] in module ImmSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[1] in module ImmSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[0] in module ImmSelect is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[24] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[23] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[22] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[21] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[20] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[19] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[18] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[17] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[16] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[15] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[11] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[10] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[9] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[8] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port input[7] in module ALUControl is either unconnected or has no load
WARNING: [Synth 8-7129] Port readAddress[31] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port readAddress[30] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port readAddress[29] in module InstructionMemory is either unconnected or has no load
WARNING: [Synth 8-7129] Port readAddress[28] in module InstructionMemory is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 942.113 ; gain = 522.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 942.113 ; gain = 522.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticpg236-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 942.113 ; gain = 522.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ControlUnit.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_nextState_reg' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ControlUnit.vhd:52]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                   fetch |                              001 |                              001
                  decode |                              010 |                              010
             save_to_reg |                              011 |                              011
             save_to_mem |                              100 |                              100
     save_to_reg_and_csr |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlUnit'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.srcs/sources_1/new/ControlUnit.vhd:52]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 942.113 ; gain = 522.184
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 3     
	   3 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 3     
	   2 Input    7 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
+---Registers : 
	               32 Bit    Registers := 39    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 3     
	   2 Input   32 Bit        Muxes := 12    
	   3 Input   32 Bit        Muxes := 1     
	   6 Input   23 Bit        Muxes := 2     
	   7 Input   23 Bit        Muxes := 1     
	  11 Input   23 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 5     
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	  14 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 38    
	   4 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1169.168 ; gain = 749.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|InstructionMemory | ram[0]     | 1024x7        | LUT            | 
|InstructionMemory | ram[0]     | 1024x7        | LUT            | 
|InstructionMemory | ram[0]     | 1024x7        | LUT            | 
|InstructionMemory | ram[0]     | 1024x7        | LUT            | 
|InstructionMemory | ram[0]     | 1024x7        | LUT            | 
|InstructionMemory | ram[0]     | 1024x7        | LUT            | 
|InstructionMemory | ram[0]     | 1024x7        | LUT            | 
|InstructionMemory | ram[0]     | 1024x7        | LUT            | 
+------------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------+-----------+----------------------+------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------+-----------+----------------------+------------------+
|RISCV_CPU   | MEM_U/ram_reg | Implied   | 4 K x 32             | RAM256X1S x 512  | 
+------------+---------------+-----------+----------------------+------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1169.168 ; gain = 749.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------+-----------+----------------------+------------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives       | 
+------------+---------------+-----------+----------------------+------------------+
|RISCV_CPU   | MEM_U/ram_reg | Implied   | 4 K x 32             | RAM256X1S x 512  | 
+------------+---------------+-----------+----------------------+------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1169.168 ; gain = 749.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1169.168 ; gain = 749.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1169.168 ; gain = 749.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1169.168 ; gain = 749.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1169.168 ; gain = 749.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1169.168 ; gain = 749.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1169.168 ; gain = 749.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     1|
|2     |CARRY4    |    62|
|3     |LUT1      |    34|
|4     |LUT2      |   110|
|5     |LUT3      |    80|
|6     |LUT4      |   518|
|7     |LUT5      |   220|
|8     |LUT6      |   803|
|9     |MUXF7     |   221|
|10    |MUXF8     |    10|
|11    |RAM256X1S |   512|
|12    |FDCE      |   672|
|13    |FDPE      |    33|
|14    |LD        |     3|
|15    |IBUF      |     2|
|16    |OBUFT     |    32|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+------------------+------+
|      |Instance                             |Module            |Cells |
+------+-------------------------------------+------------------+------+
|1     |top                                  |                  |  3313|
|2     |  CSRS_U                             |CSRs              |    64|
|3     |  CSRSCONTRL_U                       |CSRsControl       |    32|
|4     |  CU_U                               |ControlUnit       |    16|
|5     |  GPIO_U                             |GPIO              |    98|
|6     |    DATOSOUT                         |singleRegister_16 |    32|
|7     |    TRISTATE                         |singleRegister_17 |    64|
|8     |  IMMSEL_U                           |ImmSelect         |    33|
|9     |  INSMEM_U                           |InstructionMemory |    56|
|10    |  INSREG_U                           |singleRegister    |  1046|
|11    |  JUMPC_U                            |JumpControl       |    32|
|12    |  MEM_U                              |DataMemory        |   713|
|13    |  PC_U                               |ProgramCounter    |    73|
|14    |  REGFILE_U                          |RegisterFile      |  1115|
|15    |    \GENERATE_32_REGISTERS[0].REGX   |singleRegister_0  |    32|
|16    |    \GENERATE_32_REGISTERS[14].REGX  |singleRegister_1  |    32|
|17    |    \GENERATE_32_REGISTERS[15].REGX  |singleRegister_2  |    96|
|18    |    \GENERATE_32_REGISTERS[16].REGX  |singleRegister_3  |    32|
|19    |    \GENERATE_32_REGISTERS[17].REGX  |singleRegister_4  |    32|
|20    |    \GENERATE_32_REGISTERS[1].REGX   |singleRegister_5  |    32|
|21    |    \GENERATE_32_REGISTERS[22].REGX  |singleRegister_6  |    32|
|22    |    \GENERATE_32_REGISTERS[23].REGX  |singleRegister_7  |    97|
|23    |    \GENERATE_32_REGISTERS[24].REGX  |singleRegister_8  |    32|
|24    |    \GENERATE_32_REGISTERS[25].REGX  |singleRegister_9  |    32|
|25    |    \GENERATE_32_REGISTERS[30].REGX  |singleRegister_10 |    32|
|26    |    \GENERATE_32_REGISTERS[31].REGX  |singleRegister_11 |   435|
|27    |    \GENERATE_32_REGISTERS[6].REGX   |singleRegister_12 |    32|
|28    |    \GENERATE_32_REGISTERS[7].REGX   |singleRegister_13 |   103|
|29    |    \GENERATE_32_REGISTERS[8].REGX   |singleRegister_14 |    32|
|30    |    \GENERATE_32_REGISTERS[9].REGX   |singleRegister_15 |    32|
+------+-------------------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1169.168 ; gain = 749.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 235 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1169.168 ; gain = 749.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1169.168 ; gain = 749.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1172.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 808 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1232.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 515 instances were transformed.
  LD => LDCE: 3 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 512 instances

Synth Design complete, checksum: c841ce10
INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 1232.734 ; gain = 837.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/acara/OneDrive/Escritorio/TFG/RISCVImplementation.runs/synth_1/RISCV_CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISCV_CPU_utilization_synth.rpt -pb RISCV_CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 23 14:19:18 2023...
