{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669767009666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669767009666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 15:10:09 2022 " "Processing started: Tue Nov 29 15:10:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669767009666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669767009666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669767009666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669767010103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669767010103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/desktop/ee 243/lab6/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/desktop/ee 243/lab6/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Adder_Circuit " "Found design unit 1: Adder-Adder_Circuit" {  } { { "../Lab6/Adder.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018367 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Lab6/Adder.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Adder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669767018367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/desktop/ee 243/lab6/multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/desktop/ee 243/lab6/multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplier-FourBFour " "Found design unit 1: Multiplier-FourBFour" {  } { { "../Lab6/Multiplier.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Multiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018414 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "../Lab6/Multiplier.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Multiplier.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669767018414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/desktop/ee 243/lab6/fig1c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/desktop/ee 243/lab6/fig1c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fig1C-Block2 " "Found design unit 1: Fig1C-Block2" {  } { { "../Lab6/Fig1C.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Fig1C.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018429 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fig1C " "Found entity 1: Fig1C" {  } { { "../Lab6/Fig1C.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Fig1C.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669767018429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lmjacklin/desktop/ee 243/lab6/fig1b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/lmjacklin/desktop/ee 243/lab6/fig1b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fig1B-Block1 " "Found design unit 1: Fig1B-Block1" {  } { { "../Lab6/Fig1B.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Fig1B.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018461 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fig1B " "Found entity 1: Fig1B" {  } { { "../Lab6/Fig1B.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Fig1B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669767018461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex4to7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex4to7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex4to7-behavior " "Found design unit 1: hex4to7-behavior" {  } { { "hex4to7.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab 7/hex4to7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018476 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex4to7 " "Found entity 1: hex4to7" {  } { { "hex4to7.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab 7/hex4to7.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669767018476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab7.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.bdf" "" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab 7/lab7.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669767018476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669767018476 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669767018523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex4to7 hex4to7:inst2 " "Elaborating entity \"hex4to7\" for hierarchy \"hex4to7:inst2\"" {  } { { "lab7.bdf" "inst2" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab 7/lab7.bdf" { { 144 600 760 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669767018523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier Multiplier:inst0 " "Elaborating entity \"Multiplier\" for hierarchy \"Multiplier:inst0\"" {  } { { "lab7.bdf" "inst0" { Schematic "D:/Users/lmjacklin/Desktop/EE 243/Lab 7/lab7.bdf" { { 144 232 384 224 "inst0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669767018554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fig1B Multiplier:inst0\|Fig1B:u1 " "Elaborating entity \"Fig1B\" for hierarchy \"Multiplier:inst0\|Fig1B:u1\"" {  } { { "../Lab6/Multiplier.vhd" "u1" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Multiplier.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669767018586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Multiplier:inst0\|Fig1B:u1\|Adder:A4 " "Elaborating entity \"Adder\" for hierarchy \"Multiplier:inst0\|Fig1B:u1\|Adder:A4\"" {  } { { "../Lab6/Fig1B.vhd" "A4" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Fig1B.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669767018617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a2 Adder.vhd(10) " "Verilog HDL or VHDL warning at Adder.vhd(10): object \"a2\" assigned a value but never read" {  } { { "../Lab6/Adder.vhd" "" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Adder.vhd" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669767018632 "|lab7|Multiplier:inst|Fig1B:u1|Adder:A4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fig1C Multiplier:inst0\|Fig1C:w1 " "Elaborating entity \"Fig1C\" for hierarchy \"Multiplier:inst0\|Fig1C:w1\"" {  } { { "../Lab6/Multiplier.vhd" "w1" { Text "D:/Users/lmjacklin/Desktop/EE 243/Lab6/Multiplier.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669767018648 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669767019101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669767019554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669767019554 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "91 " "Implemented 91 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669767019585 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669767019585 ""} { "Info" "ICUT_CUT_TM_LCELLS" "55 " "Implemented 55 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669767019585 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669767019585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669767019601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 15:10:19 2022 " "Processing ended: Tue Nov 29 15:10:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669767019601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669767019601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669767019601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669767019601 ""}
