INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gate_lvl_model/gl_srcs/and_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module and_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gate_lvl_model/gl_srcs/gl_all_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gl_all_gates
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gate_lvl_model/gl_srcs/nand_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nand_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gate_lvl_model/gl_srcs/nor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gate_lvl_model/gl_srcs/not_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gate_lvl_model/gl_srcs/or_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module or_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gate_lvl_model/gate_lvl_model.srcs/sources_1/new/xnor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xnor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gate_lvl_model/gl_srcs/xor_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xor_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/vivado_project/vivado_nit_projects/gate_lvl_model/sim_srcs/tb_gl_all_gates.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gl_all_gates
