Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,660
design__inferred_latch__count,0
design__instance__count,5976
design__instance__area,78505.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.005094929598271847
power__switching__total,0.004150263499468565
power__leakage__total,0.000003733258608917822
power__total,0.009248926304280758
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.299296901289735
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.3175798325317338
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.0985326848002359
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.430098080435439
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.098533
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,14.856089
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.365592649834871
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.40893642407589753
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5806545408844637
timing__setup__ws__corner:nom_slow_1p08V_125C,7.934776615904678
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.580655
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.934777
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.32451939276571995
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.35350204319900114
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2735030057623907
timing__setup__ws__corner:nom_typ_1p20V_25C,11.17499102662215
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.273503
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,12.304482
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.299296901289735
clock__skew__worst_setup,0.3175798325317338
timing__hold__ws,0.0985326848002359
timing__setup__ws,7.934776615904678
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.098533
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.934777
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 419.52 313.74
design__core__bbox,2.88 3.78 416.64 309.96
design__io,45
design__die__area,131620
design__core__area,126685
design__instance__count__stdcell,5976
design__instance__area__stdcell,78505.5
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.61969
design__instance__utilization__stdcell,0.61969
design__rows,81
design__rows:CoreSite,81
design__sites,69822
design__sites:CoreSite,69822
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,235
design__instance__area__class:inverter,1364.43
design__instance__count__class:sequential_cell,377
design__instance__area__class:sequential_cell,17784.7
design__instance__count__class:multi_input_combinational_cell,4197
design__instance__area__class:multi_input_combinational_cell,44278.6
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,1017
design__instance__area__class:timing_repair_buffer,13724.1
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,205551
design__violations,0
design__instance__count__class:clock_buffer,97
design__instance__area__class:clock_buffer,879.984
design__instance__count__class:clock_inverter,39
design__instance__area__class:clock_inverter,382.838
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,454
antenna__violating__nets,1
antenna__violating__pins,1
route__antenna_violation__count,1
antenna_diodes_count,6
design__instance__count__class:antenna_cell,6
design__instance__area__class:antenna_cell,32.6592
route__net,6313
route__net__special,2
route__drc_errors__iter:0,8696
route__wirelength__iter:0,239235
route__drc_errors__iter:1,5426
route__wirelength__iter:1,237199
route__drc_errors__iter:2,4869
route__wirelength__iter:2,236419
route__drc_errors__iter:3,1093
route__wirelength__iter:3,235048
route__drc_errors__iter:4,567
route__wirelength__iter:4,234896
route__drc_errors__iter:5,209
route__wirelength__iter:5,234724
route__drc_errors__iter:6,80
route__wirelength__iter:6,234758
route__drc_errors__iter:7,41
route__wirelength__iter:7,234754
route__drc_errors__iter:8,2
route__wirelength__iter:8,234750
route__drc_errors__iter:9,0
route__wirelength__iter:9,234754
route__drc_errors,0
route__wirelength,234754
route__vias,48213
route__vias__singlecut,48213
route__vias__multicut,0
design__disconnected_pin__count,2
design__critical_disconnected_pin__count,0
route__wirelength__max,1076.24
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,159
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,159
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,159
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,159
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000482973
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000496021
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000024126
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000496021
design_powergrid__voltage__worst,0.0000496021
design_powergrid__voltage__worst__net:VPWR,1.19995
design_powergrid__drop__worst,0.0000496021
design_powergrid__drop__worst__net:VPWR,0.0000482973
design_powergrid__voltage__worst__net:VGND,0.0000496021
design_powergrid__drop__worst__net:VGND,0.0000496021
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.00002559999999999999884155166274268822235171683132648468017578125
ir__drop__worst,0.0000483000000000000017318611822414453627061448059976100921630859375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
