Verilog Project
====

The first goal of this course is "Design, simulate, and describe the complete operation of a computer system." To complete this goal, you will develop your own implementation of a 32-bit MIPS CPU. This may seem like a daunting goal but 


