{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1613763496003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1613763496011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 19 14:38:15 2021 " "Processing started: Fri Feb 19 14:38:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1613763496011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613763496011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RegisterFile32x64 -c RegisterFile32x64 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RegisterFile32x64 -c RegisterFile32x64" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613763496011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1613763496719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1613763496719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/de10_lite_golden_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/de10_lite_golden_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "../../../../../../../intelFPGA_lite/18.1/DE10_LITE_Golden_Top.v" "" { Text "C:/intelFPGA_lite/18.1/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613763509182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613763509182 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/CompArc/DE10_LITE_Golden_Top.v C:/intelFPGA_lite/18.1/DE10_LITE_Golden_Top.v " "File \"C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/CompArc/DE10_LITE_Golden_Top.v\" is a duplicate of already analyzed file \"C:/intelFPGA_lite/18.1/DE10_LITE_Golden_Top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1613763509188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_lite_golden_top.v 0 0 " "Found 0 design units, including 0 entities, in source file de10_lite_golden_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613763509189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile32x64a.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile32x64a.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile32x64a " "Found entity 1: RegisterFile32x64a" {  } { { "RegisterFile32x64a.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/CompArc/RegisterFile32x64a.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613763509197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613763509197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile32x64_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile32x64_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile32x64_tb " "Found entity 1: RegisterFile32x64_tb" {  } { { "RegisterFile32x64_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/CompArc/RegisterFile32x64_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613763509204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613763509204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registernbit.v 1 1 " "Found 1 design units, including 1 entities, in source file registernbit.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterNbit " "Found entity 1: RegisterNbit" {  } { { "RegisterNbit.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/CompArc/RegisterNbit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1613763509218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1613763509218 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "RegisterFile32x64_tb.v(13) " "Verilog HDL Instantiation warning at RegisterFile32x64_tb.v(13): instance has no name" {  } { { "RegisterFile32x64_tb.v" "" { Text "C:/Users/rlkmi/Documents/4_2021_Sophomore_Spring/CompArch/Labs/CompArc/RegisterFile32x64_tb.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1613763509221 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RegisterFile32x64a " "Elaborating entity \"RegisterFile32x64a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1613763509286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1613763512417 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1613763514583 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1613763514583 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4985 " "Implemented 4985 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "81 " "Implemented 81 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1613763515072 ""} { "Info" "ICUT_CUT_TM_OPINS" "128 " "Implemented 128 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1613763515072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4776 " "Implemented 4776 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1613763515072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1613763515072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1613763515129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 19 14:38:35 2021 " "Processing ended: Fri Feb 19 14:38:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1613763515129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1613763515129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1613763515129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1613763515129 ""}
