#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Nov 07 06:28:20 2016
# Process ID: 11224
# Current directory: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7368 C:\Users\dilsizk\Desktop\ece491\ece491labs\Lab05\project_1\project_1.xpr
# Log file: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/vivado.log
# Journal file: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 06:28:53 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744923A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210292744923A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744923A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210292744923A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744923A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210292744923A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
open_hw_target {localhost:3121/xilinx_tcf/Digilent/210292744861A}
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744861A
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property top TopLevelTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/TopLevelTest_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol outdata_copy, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:46]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port UART_RXD_OUT_copy on this module [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:33]
ERROR: [VRFC 10-426] cannot find port LED on this module [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:44]
ERROR: [VRFC 10-426] cannot find port UART_RXD_OUT_copy on this module [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:46]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 15 for port SW [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/TopLevelTest_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 971.270 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xsim.dir/TopLevelTest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 07 06:36:32 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelTest_behav -key {Behavioral:sim_1:Functional:TopLevelTest} -tclbatch {TopLevelTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source TopLevelTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 971.270 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
run 4000 us
run 4000 us
run 4000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
run 4000 us
run 4000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 4000 us
run 4000 us
run 40000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 1029.227 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.227 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1029.227 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.227 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1029.227 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=20000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1029.227 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 40000 us
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1029.227 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=20000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1029.227 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=20000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1029.227 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1029.227 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=20000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 4000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=20000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 4000 us
run 40000 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 1029.227 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.227 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:26 ; elapsed = 00:01:12 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.227 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1029.227 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1029.227 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 1029.227 ; gain = 0.000
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 07:07:46 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 07:07:46 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top man_rcvr_bench2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/TopLevelTest_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'man_rcvr_bench2' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj man_rcvr_bench2_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot man_rcvr_bench2_behav xil_defaultlib.man_rcvr_bench2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.man_rcvr_bench2
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p
Built simulation snapshot man_rcvr_bench2_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xsim.dir/man_rcvr_bench2_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 07 07:13:19 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "man_rcvr_bench2_behav -key {Behavioral:sim_1:Functional:man_rcvr_bench2} -tclbatch {man_rcvr_bench2.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source man_rcvr_bench2.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'man_rcvr_bench2_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1047.047 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
OK: cardet LOW before synchronization pattern. Module Function Test 2.0.m
OK: cardet HIGH after 8 bits of preamble. Module Function Test 2.0.a.
OK: cardet HIGH after 16 bits of preamble. Module Function Test 2.0.b.
OK: cardet HIGH after SFD. Module Function Test 2.0.b.
OK: cardet HIGH after valid byte. Module Function Test 2.0.b.
OK: data matches message provied to receiver when all bits received. Module Function Test 2.0.i.
OK: data matches message provided to receiver. Module Function Test 2.0.k.
FAIL(cardet LOW after EOF. Module Function Test 2.0.d.) Failed test 8 at time 690196.
  Expected value 0x0, Inspected Value 0x1
OK: data matches message provided to receiver. Module Function Test 2.0.m.
FAIL(cardet LOW after EOF pattern. Module Function Test 2.0.m) Failed test 10 at time 700196.
  Expected value 0x0, Inspected Value 0x1
OK: EOF is properly recognized by receiver. Module Function Test 2.0.l
OK: data matches last data transmitted to receiver. Module Function Test 2.0.j.
OK: cardet HIGH after 8 bits of preamble. Module Function Test 2.0.a.
OK: cardet HIGH after 16 bits of preamble. Module Function Test 2.0.b.
OK: cardet HIGH after SFD. Module Function Test 2.0.b.
FAIL(error HIGH after EOF. Module Function Test 2.0.g.) Failed test 16 at time 1510396.
  Expected value 0x1, Inspected Value 0x0
OK: error LOW after valid synchronization pattern received. Module Function Test 2.0.h.
FAIL(cardet HIGH after 8-bits of preamble detected. Module Function Test 2.0.a.) Failed test 18 at time 2150596.
  Expected value 0x1, Inspected Value 0x0
OK: cardet LOW when SFD not received after preamble. Module Function Test 2.0.c.
FAIL(err HIGH when rxd is low for both halves of bit. Module Function Test 2.0.f.) Failed test 20 at time 3310796.
  Expected value 0x1, Inspected Value 0x0
FAIL(data matches last byte transmitted. Module Function Test 2.0.n.) Failed test 21 at time 7690996.
  Expected value 0x17, Inspected Value 0x3a

Tesbench Complete.
ATTENTION: 6 Error(s) in 21 tests
set_property top mx_rcvr_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/man_rcvr_bench2_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/TopLevelTest_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'mx_rcvr_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj mx_rcvr_testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mx_rcvr_testbench_behav xil_defaultlib.mx_rcvr_testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000,BIT_RATE=500...
Compiling module xil_defaultlib.mx_rcvr_testbench
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot mx_rcvr_testbench_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xsim.dir/mx_rcvr_testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 07 07:16:21 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "mx_rcvr_testbench_behav -key {Behavioral:sim_1:Functional:mx_rcvr_testbench} -tclbatch {mx_rcvr_testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source mx_rcvr_testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mx_rcvr_testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1047.047 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
START: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after at time 159995.
FAIL(cardet, pre-EOF) Failed test 5 at time 840115.
  Expected value 0x0, Inspected Value 0x1
FAIL: Requirement test 10a - 24-bit preamble/SFD, single byte, rxd high before/after. (1/5 falures)
START: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after at time 1040215.
FAIL(data, post-byte) Failed test 9 at time 1500226.
  Expected value 0x33, Inspected Value 0x62
FAIL(data, post-byte) Failed test 18 at time 1820226.
  Expected value 0x80, Inspected Value 0x55
FAIL(data, post-byte) Failed test 24 at time 1980226.
  Expected value 0x2a, Inspected Value 0x5
FAIL(data, post-byte) Failed test 30 at time 2140226.
  Expected value 0xe8, Inspected Value 0xce
FAIL(data, post-byte) Failed test 36 at time 2300226.
  Expected value 0x5c, Inspected Value 0x84
FAIL(data, post-byte) Failed test 42 at time 2460226.
  Expected value 0x48, Inspected Value 0xac
FAIL(data, post-byte) Failed test 48 at time 2620226.
  Expected value 0x4d, Inspected Value 0xbe
FAIL(data, post-byte) Failed test 54 at time 2780226.
  Expected value 0x5f, Inspected Value 0xa9
FAIL(data, post-byte) Failed test 60 at time 2940226.
  Expected value 0x25, Inspected Value 0x6
FAIL(data, post-byte) Failed test 66 at time 3100226.
  Expected value 0xd8, Inspected Value 0xc7
FAIL(data, post-byte) Failed test 72 at time 3260226.
  Expected value 0xb8, Inspected Value 0x58
FAIL(data, post-byte) Failed test 78 at time 3420226.
  Expected value 0xc6, Inspected Value 0xdb
FAIL(data, post-byte) Failed test 84 at time 3580226.
  Expected value 0xb6, Inspected Value 0x42
FAIL(data, post-byte) Failed test 90 at time 3740226.
  Expected value 0x90, Inspected Value 0x7b
FAIL(data, post-byte) Failed test 96 at time 3900226.
  Expected value 0xf7, Inspected Value 0xde
FAIL(data, post-byte) Failed test 102 at time 4060226.
  Expected value 0x5e, Inspected Value 0x98
FAIL(data, post-byte) Failed test 108 at time 4220226.
  Expected value 0x6, Inspected Value 0x29
FAIL(data, post-byte) Failed test 114 at time 4380226.
  Expected value 0x25, Inspected Value 0x19
FAIL(data, post-byte) Failed test 120 at time 4540226.
  Expected value 0x66, Inspected Value 0x80
FAIL(data, post-byte) Failed test 126 at time 4700226.
  Expected value 0x0, Inspected Value 0x7
FAIL(data, post-byte) Failed test 132 at time 4860226.
  Expected value 0x78, Inspected Value 0x89
FAIL(data, post-byte) Failed test 138 at time 5020226.
  Expected value 0xa4, Inspected Value 0x7e
FAIL(data, post-byte) Failed test 144 at time 5180226.
  Expected value 0x9f, Inspected Value 0x58
FAIL(data, post-byte) Failed test 150 at time 5340226.
  Expected value 0x6, Inspected Value 0x30
FAIL(cardet, pre-EOF) Failed test 152 at time 5420235.
  Expected value 0x0, Inspected Value 0x1
FAIL: Requirement test 10b - 24-bit preamble/SFD, 24 (or more) bytes, rxd high before/after. (25/147 falures)
START: Requirement test 10d - erroneous full low bit within frame at time 5640235.
FAIL(data, post-byte) Failed test 159 at time 6160246.
  Expected value 0xc3, Inspected Value 0xd6
FAIL(data, post-byte) Failed test 165 at time 6320246.
  Expected value 0x58, Inspected Value 0x35
FAIL(data, post-byte) Failed test 171 at time 6480246.
  Expected value 0xc1, Inspected Value 0x6
FAIL(data, post-byte) Failed test 177 at time 6640246.
  Expected value 0x2c, Inspected Value 0x69
FAIL(data, post-byte) Failed test 183 at time 6800246.
  Expected value 0x53, Inspected Value 0x95
FAIL(data, post-byte) Failed test 195 at time 7120246.
  Expected value 0xe5, Inspected Value 0x4f
FAIL(data, post-byte) Failed test 201 at time 7280246.
  Expected value 0x67, Inspected Value 0xcc
FAIL(data, post-byte) Failed test 207 at time 7440246.
  Expected value 0xa, Inspected Value 0xa0
FAIL(data, post-byte) Failed test 213 at time 7600246.
  Expected value 0x9e, Inspected Value 0xf3
FAIL(data, post-byte) Failed test 219 at time 7760246.
  Expected value 0xb5, Inspected Value 0x5b
FAIL(data, post-byte) Failed test 225 at time 7920246.
  Expected value 0xbd, Inspected Value 0x7a
FAIL(data, post-byte) Failed test 231 at time 8080246.
  Expected value 0x6, Inspected Value 0xc0
FAIL(cardet, post-low) Failed test 233 at time 8100255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-low) Failed test 234 at time 8100255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 235 at time 8220255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 236 at time 8220255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 237 at time 8380255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 238 at time 8380255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 239 at time 8380255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 240 at time 8380255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 241 at time 8540255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 242 at time 8540255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 243 at time 8540255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 244 at time 8540255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 245 at time 8700255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 246 at time 8700255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 247 at time 8700255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 248 at time 8700255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 249 at time 8860255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 250 at time 8860255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 251 at time 8860255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 252 at time 8860255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 253 at time 9020255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 254 at time 9020255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 255 at time 9020255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 256 at time 9020255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 257 at time 9180255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 258 at time 9180255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 259 at time 9180255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 260 at time 9180255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 261 at time 9340255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 262 at time 9340255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 263 at time 9340255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 264 at time 9340255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 265 at time 9500255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 266 at time 9500255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 267 at time 9500255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 268 at time 9500255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 269 at time 9660255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 270 at time 9660255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 271 at time 9660255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 272 at time 9660255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 273 at time 9820255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 274 at time 9820255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-byte) Failed test 275 at time 9820255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, pre-byte) Failed test 276 at time 9820255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, post-byte) Failed test 277 at time 9980255.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-byte) Failed test 278 at time 9980255.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-EOF) Failed test 279 at time 10020255.
  Expected value 0x0, Inspected Value 0x1
FAIL: Requirement test 10d - erroneous full low bit within frame. (59/127 falures)
START: Requirement test 10e - erroneous byte ends early at time 10240255.
FAIL(data, post-byte) Failed test 288 at time 11000266.
  Expected value 0x2e, Inspected Value 0x83
FAIL(data, post-byte) Failed test 294 at time 11160266.
  Expected value 0x58, Inspected Value 0x49
FAIL(data, post-byte) Failed test 300 at time 11320266.
  Expected value 0x92, Inspected Value 0x3f
FAIL(data, post-byte) Failed test 306 at time 11480266.
  Expected value 0x5f, Inspected Value 0x53
FAIL(data, post-byte) Failed test 312 at time 11640266.
  Expected value 0xd9, Inspected Value 0x74
FAIL(data, post-byte) Failed test 318 at time 11800266.
  Expected value 0x45, Inspected Value 0x42
FAIL(data, post-byte) Failed test 324 at time 11960266.
  Expected value 0xc8, Inspected Value 0x6a
FAIL(data, post-byte) Failed test 330 at time 12120266.
  Expected value 0xea, Inspected Value 0xe5
FAIL(data, post-byte) Failed test 336 at time 12280266.
  Expected value 0x34, Inspected Value 0x93
FAIL(data, post-byte) Failed test 342 at time 12440266.
  Expected value 0x79, Inspected Value 0xde
FAIL(data, post-byte) Failed test 348 at time 12600266.
  Expected value 0x6f, Inspected Value 0xce
FAIL(data, post-byte) Failed test 354 at time 12760266.
  Expected value 0x2e, Inspected Value 0x99
FAIL(data, post-byte) Failed test 360 at time 12920266.
  Expected value 0x13, Inspected Value 0x6
FAIL(data, post-byte) Failed test 366 at time 13080266.
  Expected value 0x2c, Inspected Value 0x98
FAIL(data, post-byte) Failed test 372 at time 13240266.
  Expected value 0x3, Inspected Value 0x0
FAIL(data, post-byte) Failed test 378 at time 13400266.
  Expected value 0x80, Inspected Value 0x3b
FAIL(data, post-byte) Failed test 384 at time 13560266.
  Expected value 0xfb, Inspected Value 0xef
FAIL(data, post-byte) Failed test 390 at time 13720266.
  Expected value 0xbe, Inspected Value 0xac
FAIL(data, post-byte) Failed test 396 at time 13880266.
  Expected value 0x6, Inspected Value 0x1
FAIL(data, post-byte) Failed test 402 at time 14040266.
  Expected value 0x90, Inspected Value 0x39
FAIL(data, post-byte) Failed test 408 at time 14200266.
  Expected value 0x93, Inspected Value 0x35
FAIL(data, post-byte) Failed test 414 at time 14360266.
  Expected value 0x15, Inspected Value 0x1f
FAIL(data, post-byte) Failed test 420 at time 14520266.
  Expected value 0xdf, Inspected Value 0x6e
FAIL(cardet, post-early end) Failed test 422 at time 14560275.
  Expected value 0x0, Inspected Value 0x1
FAIL(error, post-early end) Failed test 423 at time 14560275.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet, pre-EOF) Failed test 424 at time 14620275.
  Expected value 0x0, Inspected Value 0x1
FAIL: Requirement test 10e - erroneous byte ends early. (26/145 falures)

Tesbench Complete.
ATTENTION: 111 Error(s) in 424 tests
set_property top TopLevelTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/man_rcvr_bench2_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/mx_rcvr_testbench_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/TopLevelTest_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1047.047 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xsim.dir/TopLevelTest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 07 07:27:06 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelTest_behav -key {Behavioral:sim_1:Functional:TopLevelTest} -tclbatch {TopLevelTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source TopLevelTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1047.047 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1092.383 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.383 ; gain = 0.000
run 40000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.383 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1092.383 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.383 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1092.383 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:36]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:37]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:106]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:120]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:123]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:124]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:49]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:50]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:62]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:78]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:36]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:37]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:38]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1092.383 ; gain = 0.000
run 40000 us
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 07:38:36 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 07:38:36 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:43 . Memory (MB): peak = 1092.383 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
current_sim simulation_2
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
current_sim simulation_4
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 1129.578 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 09:54:23 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 09:55:26 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 09:55:26 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292744861A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744923A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210292744923A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744923A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210292744923A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744923A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210292744923A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744923A
ERROR: [Labtools 27-2270] Target localhost:3121/xilinx_tcf/Digilent/210292744923A is no longer available.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
disconnect_hw_server localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292744872A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292744872A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744872A
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
current_sim simulation_2
current_sim simulation_4
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1154.621 ; gain = 0.000
current_sim simulation_2
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 19:23:33 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 19:23:33 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 19:37:14 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 19:37:15 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 19:39:11 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 19:39:11 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 19:41:20 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 19:41:20 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 20:07:44 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 20:08:42 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 20:08:42 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210292744872A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210292744872A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292744872A
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 20:13:32 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 20:15:41 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 20:15:41 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property top rcvrTEST [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/man_rcvr_bench2_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/mx_rcvr_testbench_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/TopLevelTest_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rcvrTEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj rcvrTEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcvrTEST_behav xil_defaultlib.rcvrTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvrTEST
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot rcvrTEST_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xsim.dir/rcvrTEST_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 07 20:52:55 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rcvrTEST_behav -key {Behavioral:sim_1:Functional:rcvrTEST} -tclbatch {rcvrTEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rcvrTEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0x1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rcvrTEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.621 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0x1
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xXx
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0x10
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0x1
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0x2a
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0x10
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1154.621 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0x1
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xXx
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0x10
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0x1
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0x2a
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0x10
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rcvrTEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj rcvrTEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.930 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcvrTEST_behav xil_defaultlib.rcvrTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvrTEST
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot rcvrTEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0x1
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1156.930 ; gain = 0.000
run 4000 us
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 17 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xXX
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0x10
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0x1
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet after receive) Failed test 54 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0x2a
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0x10
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rcvrTEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj rcvrTEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.930 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcvrTEST_behav xil_defaultlib.rcvrTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvrTEST
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot rcvrTEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0x1
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.930 ; gain = 0.000
run 4000 us
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xxx
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xxx
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xxx
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 30 at time 1120000.
  Expected value 0xaa, Inspected Value 0xxx
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0x1
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xxx
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xxx
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xxx
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0xxx
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rcvrTEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj rcvrTEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.930 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcvrTEST_behav xil_defaultlib.rcvrTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvrTEST
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot rcvrTEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0x1
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1156.930 ; gain = 0.000
run 4000 us
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xxx
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xxx
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xXx
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0x1
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0xaa
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0xaa
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0xaa
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top TopLevelTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/TopLevelTest_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1156.930 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xsim.dir/TopLevelTest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 07 20:57:45 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelTest_behav -key {Behavioral:sim_1:Functional:TopLevelTest} -tclbatch {TopLevelTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source TopLevelTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1156.930 ; gain = 0.000
run 4000 us
run 4000 us
run 4000 us
run 4000 us
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 20:59:42 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 20:59:42 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 21:05:19 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 21:16:53 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 21:16:53 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 21:21:50 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 21:21:50 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 21:25:00 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 21:25:00 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 21:31:47 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 21:32:57 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 21:32:57 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 21:36:20 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 21:37:07 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 21:44:17 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 21:47:23 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 21:47:23 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:39]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
WARNING: [VRFC 10-756] identifier h_out_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1161.363 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1161.363 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1161.363 ; gain = 0.000
run 40000 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 1161.363 ; gain = 0.000
run 40000 us
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 22:00:30 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 22:01:33 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 22:01:33 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 22:06:40 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 22:07:48 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 22:07:48 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 1168.055 ; gain = 0.000
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.055 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.055 ; gain = 0.000
run 40000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.055 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.055 ; gain = 0.000
run 40000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.055 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1168.055 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1168.055 ; gain = 0.000
run 40000 us
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 22:17:14 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 22:17:14 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
undo
INFO: [Common 17-17] undo 'set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]'
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1171.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1171.023 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.023 ; gain = 0.000
run 40000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 40000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1171.023 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1171.023 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1171.023 ; gain = 0.000
run 40000 us
run 400000 us
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1171.023 ; gain = 0.000
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 22:24:13 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 22:24:13 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.180 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.180 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.180 ; gain = 0.000
run 400000 us
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 22:28:58 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 22:28:58 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.180 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.180 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.180 ; gain = 0.000
run 400000 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1193.180 ; gain = 0.000
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 22:34:57 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 22:34:57 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.180 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.180 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.180 ; gain = 0.000
run 400000 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier enable_data is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.180 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.180 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1193.180 ; gain = 0.000
run 400000 us
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 22:41:20 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 22:41:20 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1193.180 ; gain = 0.000
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 22:56:11 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 22:56:11 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 23:03:21 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 23:08:15 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 23:08:15 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier h_out_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1193.180 ; gain = 0.000
run 400000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1193.180 ; gain = 0.000
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 23:10:50 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 23:14:24 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 23:14:24 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 23:25:25 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs synth_2
[Mon Nov 07 23:32:15 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
launch_runs impl_2
[Mon Nov 07 23:33:23 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 23:34:43 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
open_run impl_2
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/.Xil/Vivado-11224-ECE400-F6M7KB2/dcp/topmodule.xdc]
INFO: [Common 17-41] Interrupt caught. Command should exit soon. [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/constrs_1/new/nexys4DDR.xdc:8]
INFO: [Common 17-344] 'create_clock' was cancelled [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/constrs_1/new/nexys4DDR.xdc:8]
Finished Parsing XDC File [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/.Xil/Vivado-11224-ECE400-F6M7KB2/dcp/topmodule.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1428.848 ; gain = 0.000
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property top rcvrTEST [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/TopLevelTest_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rcvrTEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj rcvrTEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier h_out_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1428.848 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcvrTEST_behav xil_defaultlib.rcvrTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvrTEST
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot rcvrTEST_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xsim.dir/rcvrTEST_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 07 23:37:34 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "rcvrTEST_behav -key {Behavioral:sim_1:Functional:rcvrTEST} -tclbatch {rcvrTEST.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source rcvrTEST.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0x1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'rcvrTEST_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1428.848 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400000 us
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0x1
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xXx
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xXx
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xx
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0x1
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0x2a
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0x2a
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0x2a
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0x2a
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0x2a
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0x2a
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rcvrTEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj rcvrTEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier h_out_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1440.660 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1440.660 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcvrTEST_behav xil_defaultlib.rcvrTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvrTEST
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot rcvrTEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0x1
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1440.660 ; gain = 0.012
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'rcvrTEST' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj rcvrTEST_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier h_out_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1441.133 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1441.133 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rcvrTEST_behav xil_defaultlib.rcvrTEST xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" Line 37. Module check_p1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.rcvrTEST
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.check_p1
Built simulation snapshot rcvrTEST_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
FAIL(cardet before preamble) Failed test 1 at time 110.
  Expected value 0x0, Inspected Value 0x1
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1441.133 ; gain = 0.000
run 400 us
FAIL(cardet middle of preamble of 16 bits) Failed test 4 at time 160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before sfd) Failed test 7 at time 320000.
  Expected value 0x1, Inspected Value 0x0
run 400 us
FAIL(cardet after sfd) Failed test 10 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before receive) Failed test 13 at time 480000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 18 at time 640000.
  Expected value 0xbb, Inspected Value 0xXx
FAIL(write after receive) Failed test 19 at time 640000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 21 at time 800000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 22 at time 800000.
  Expected value 0xff, Inspected Value 0xXx
FAIL(write after receive) Failed test 23 at time 800000.
  Expected value 0x1, Inspected Value 0x0
run 400 us
FAIL(cardet after receive) Failed test 25 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 26 at time 960000.
  Expected value 0x0, Inspected Value 0xx
FAIL(write after receive) Failed test 27 at time 960000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 29 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(write after receive) Failed test 31 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 32 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 33 at time 1120000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write before EOF) Failed test 34 at time 1120000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 35 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 36 at time 1160000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(write after EOF) Failed test 37 at time 1160000.
  Expected value 0x1, Inspected Value 0x0
run 400 us
run 400 us
run 400 us
FAIL(cardet before preamble) Failed test 38 at time 2170000.
  Expected value 0x0, Inspected Value 0x1
FAIL(data before preamble) Failed test 39 at time 2170000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet middle of preamble of 16 bits) Failed test 41 at time 2330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data middle of preamble of 16 bits) Failed test 42 at time 2330000.
  Expected value 0xxx, Inspected Value 0xaa
run 400 us
FAIL(cardet before sfd) Failed test 44 at time 2490000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before sfd) Failed test 45 at time 2490000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet after sfd) Failed test 47 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after sfd) Failed test 48 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
FAIL(cardet before receive) Failed test 50 at time 2650000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before receive) Failed test 51 at time 2650000.
  Expected value 0xxx, Inspected Value 0xaa
run 400 us
FAIL(data after receive) Failed test 55 at time 2810000.
  Expected value 0xbb, Inspected Value 0x2a
FAIL(write after receive) Failed test 56 at time 2810000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 58 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 59 at time 2970000.
  Expected value 0xff, Inspected Value 0x2a
FAIL(write after receive) Failed test 60 at time 2970000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after receive) Failed test 62 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 63 at time 3130000.
  Expected value 0x0, Inspected Value 0x2a
FAIL(write after receive) Failed test 64 at time 3130000.
  Expected value 0x1, Inspected Value 0x0
run 400 us
FAIL(cardet after receive) Failed test 66 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after receive) Failed test 67 at time 3290000.
  Expected value 0xaa, Inspected Value 0x2a
FAIL(write after receive) Failed test 68 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet before EOF) Failed test 69 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data before EOF) Failed test 70 at time 3290000.
  Expected value 0xxx, Inspected Value 0x2a
FAIL(write before EOF) Failed test 71 at time 3290000.
  Expected value 0x1, Inspected Value 0x0
FAIL(cardet after EOF) Failed test 72 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
FAIL(data after EOF) Failed test 73 at time 3330000.
  Expected value 0xxx, Inspected Value 0x2a
FAIL(write after EOF) Failed test 74 at time 3330000.
  Expected value 0x1, Inspected Value 0x0
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 23:41:09 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 23:41:09 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
current_sim simulation_6
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top TopLevelTest [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/rcvrTEST_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/TopLevelTest_behav.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xelab.pb
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier h_out_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1449.301 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/xsim.dir/TopLevelTest_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov 07 23:50:22 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "TopLevelTest_behav -key {Behavioral:sim_1:Functional:TopLevelTest} -tclbatch {TopLevelTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source TopLevelTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TopLevelTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1449.301 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 400 us
run 4000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 4000 us
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 23:54:59 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 23:54:59 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'TopLevelTest' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj TopLevelTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlator
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/correlator.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/seven_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mux8_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/decoder_3_8_en.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_3_8_en
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/counter_parm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_parm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/s_fifo4_modified.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m_transmitter
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/m_transmitter.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/mxtest_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxtest_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/dispctl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dispctl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/async_tran.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:40]
INFO: [VRFC 10-2458] undeclared symbol reset, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:65]
WARNING: [VRFC 10-756] identifier csum_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr.sv:99]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module topmodule
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:38]
INFO: [VRFC 10-2458] undeclared symbol BaudRateOutput, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:39]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:41]
WARNING: [VRFC 10-1315] redeclaration of ansi port txd_mtrans_out is not allowed [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:99]
INFO: [VRFC 10-2458] undeclared symbol ready_mtrans_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:108]
INFO: [VRFC 10-2458] undeclared symbol write_mr_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:122]
INFO: [VRFC 10-2458] undeclared symbol full_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:125]
INFO: [VRFC 10-2458] undeclared symbol empty_fifo_out, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:126]
WARNING: [VRFC 10-756] identifier txen_mtrans_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:51]
WARNING: [VRFC 10-756] identifier error_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:52]
WARNING: [VRFC 10-756] identifier cardet_mr_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:53]
WARNING: [VRFC 10-756] identifier send_mx_out is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:64]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:80]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/topmodule.sv:82]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module nexys4DDR
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:66]
INFO: [VRFC 10-2458] undeclared symbol BaudRateTen, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:67]
INFO: [VRFC 10-2458] undeclared symbol read_something, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
INFO: [VRFC 10-2458] undeclared symbol data_m_trans, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:196]
INFO: [VRFC 10-2458] undeclared symbol read_en_fifo2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
INFO: [VRFC 10-2458] undeclared symbol send_into_trans2, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
INFO: [VRFC 10-2458] undeclared symbol send, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:263]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:188]
WARNING: [VRFC 10-756] identifier read_en_fifo is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:208]
WARNING: [VRFC 10-756] identifier send_into_trans is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:209]
WARNING: [VRFC 10-756] identifier testing is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/nexys4DDR.sv:235]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/debounce.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module p_fifo
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:10]
INFO: [VRFC 10-2458] undeclared symbol BaudRateeight, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/fifo_4.sv:11]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/check_p.sv:84]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/decoder_rxd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder_rxd_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv" into library xil_defaultlib
INFO: [VRFC 10-443] port direction not specified for function/task, assuming input [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/Buffer/check_p.sv:85]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr2
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:40]
INFO: [VRFC 10-2458] undeclared symbol TwiceBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:41]
INFO: [VRFC 10-2458] undeclared symbol SixteenBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:42]
INFO: [VRFC 10-2458] undeclared symbol FourthBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:43]
INFO: [VRFC 10-2458] undeclared symbol EightBaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:44]
WARNING: [VRFC 10-756] identifier h_out_pre is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:29]
WARNING: [VRFC 10-756] identifier state is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/mx_rcvr2.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevelTest
INFO: [VRFC 10-2458] undeclared symbol outdata, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:45]
INFO: [VRFC 10-2458] undeclared symbol BaudRate, assumed default net type wire [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/TopLevelTest.sv:61]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rcvrTEST
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:157]
WARNING: [VRFC 10-756] identifier noise_error is used before its declaration [C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sources_1/new/rcvrTEST.sv:158]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/mx_rcvr_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_testbench
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/clkenbTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenbTEST
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.srcs/sim_1/new/correlatortest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correlatortest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/TransmitterTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TransmitterTest
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/New folder/mx_rcvr_transmitter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx_rcvr_transmitter_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/tests/asds/man_rcvr_bench2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module man_rcvr_bench2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1462.383 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1462.383 ; gain = 0.000
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 64509da5ccbe4025bf09a7c32099ad77 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TopLevelTest_behav xil_defaultlib.TopLevelTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkenb(DIVFREQ=50000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=1920)
Compiling module xil_defaultlib.transmitter(BAUD=19200)
Compiling module xil_defaultlib.clkenb(DIVFREQ=100000)
Compiling module xil_defaultlib.m_transmitter(BAUD=50000)
Compiling module xil_defaultlib.p_fifo4(numBits=64)
Compiling module xil_defaultlib.mxtest_2(WAIT_TIME=2000000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=800000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=200000)
Compiling module xil_defaultlib.clkenb(DIVFREQ=400000)
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1010...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1101...
Compiling module xil_defaultlib.correlator(LEN=12,PATTERN=12'b11...
Compiling module xil_defaultlib.correlator(LEN=8,PATTERN=8'b1111...
Compiling module xil_defaultlib.mx_rcvr2(BAUD=50000)
Compiling module xil_defaultlib.mux8_parm(W=1)
Compiling module xil_defaultlib.counter_parm(W=3)
Compiling module xil_defaultlib.decoder_3_8_en
Compiling module xil_defaultlib.seven_seg
Compiling module xil_defaultlib.clkenb(DIVFREQ=1000)
Compiling module xil_defaultlib.dispctl
Compiling module xil_defaultlib.topmodule(BAUD=50000)
Compiling module xil_defaultlib.TopLevelTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot TopLevelTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1462.383 ; gain = 0.000
run 4000 us
run 4000 us
run 4000 us
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Mon Nov 07 23:57:35 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 23:57:35 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2
[Mon Nov 07 23:59:55 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Mon Nov 07 23:59:55 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 00:02:01 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 00:03:38 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 00:03:38 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream
[Tue Nov 08 00:06:41 2016] Launched synth_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/synth_2/runme.log
[Tue Nov 08 00:06:41 2016] Launched impl_2...
Run output will be captured here: C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {C:/Users/dilsizk/Desktop/ece491/ece491labs/Lab05/project_1/project_1.runs/impl_2/topmodule.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
