
#ifndef ADC_USER_H
#define	ADC_USER_H

/*----------------------------------------------------------------------------*/
/*インクルードファイル*/
/*----------------------------------------------------------------------------*/
#include "adc_driver.h"
/*----------------------------------------------------------------------------*/
/*定数定義*/
/*----------------------------------------------------------------------------*/

/*----------------------------------------------------------------------------*/
/* AD1CON */
/*----------------------------------------------------------------------------*/
#define ADC1_USER_ACALEN		( ADC_ACALEN_DISABLE )
#define ADC1_USER_CALRATE		( ADC_CALRATE_1SEC)
#define ADC1_USER_RPTCNT		( 0U )
#define ADC1_USER_STANDBY		( ADC_STANDBY_DISABLE )
#define ADC1_USER_ON			( ADC_POWER_ENABLE )
#define ADC1_USER_CALCNT		( ADC_CALCNT_2CLK ) 

/*----------------------------------------------------------------------------*/
/* AD1CHxCON */
/*----------------------------------------------------------------------------*/
#define ADC1_USER_CH0_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH0_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH0_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH0_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH0_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH0_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH0_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH0_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH0_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH0_PINSEL	( ADC_PINSEL_ADXAN6 )
#define ADC1_USER_CH0_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH0_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH0_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH0_TRG1SRC	( ADC_TRGSRC1_SOFTWARE )
#define ADC1_USER_CH0_CNT		( 0U )
#define ADC1_USER_CH0_CMPLO		( 0U )
#define ADC1_USER_CH0_CMPHI		( 0U )

#define ADC1_USER_CH1_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH1_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH1_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH1_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH1_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH1_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH1_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH1_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH1_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH1_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH1_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH1_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH1_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH1_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH1_CNT		( 0U )
#define ADC1_USER_CH1_CMPLO		( 0U )
#define ADC1_USER_CH1_CMPHI		( 0U )

#define ADC1_USER_CH2_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH2_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH2_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH2_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH2_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH2_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH2_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH2_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH2_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH2_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH2_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH2_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH2_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH2_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH2_CNT		( 0U )
#define ADC1_USER_CH2_CMPLO		( 0U )
#define ADC1_USER_CH2_CMPHI		( 0U )

#define ADC1_USER_CH3_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH3_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH3_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH3_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH3_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH3_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH3_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH3_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH3_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH3_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH3_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH3_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH3_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH3_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH3_CNT		( 0U )
#define ADC1_USER_CH3_CMPLO		( 0U )
#define ADC1_USER_CH3_CMPHI		( 0U )

#define ADC1_USER_CH4_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH4_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH4_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH4_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH4_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH4_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH4_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH4_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH4_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH4_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH4_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH4_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH4_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH4_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH4_CNT		( 0U )
#define ADC1_USER_CH4_CMPLO		( 0U )
#define ADC1_USER_CH4_CMPHI		( 0U )

#define ADC1_USER_CH5_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH5_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH5_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH5_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH5_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH5_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH5_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH5_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH5_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH5_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH5_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH5_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH5_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH5_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH5_CNT		( 0U )
#define ADC1_USER_CH5_CMPLO		( 0U )
#define ADC1_USER_CH5_CMPHI		( 0U )

#define ADC1_USER_CH6_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH6_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH6_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH6_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH6_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH6_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH6_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH6_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH6_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH6_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH6_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH6_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH6_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH6_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH6_CNT		( 0U )
#define ADC1_USER_CH6_CMPLO		( 0U )
#define ADC1_USER_CH6_CMPHI		( 0U )

#define ADC1_USER_CH7_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH7_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH7_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH7_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH7_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH7_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH7_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH7_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH7_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH7_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH7_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH7_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH7_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH7_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH7_CNT		( 0U )
#define ADC1_USER_CH7_CMPLO		( 0U )
#define ADC1_USER_CH7_CMPHI		( 0U )

#define ADC1_USER_CH8_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH8_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH8_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH8_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH8_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH8_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH8_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH8_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH8_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH8_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH8_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH8_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH8_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH8_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH8_CNT		( 0U )
#define ADC1_USER_CH8_CMPLO		( 0U )
#define ADC1_USER_CH8_CMPHI		( 0U )

#define ADC1_USER_CH9_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH9_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH9_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH9_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH9_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH9_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH9_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH9_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH9_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH9_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH9_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH9_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH9_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH9_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH9_CNT		( 0U )
#define ADC1_USER_CH9_CMPLO		( 0U )
#define ADC1_USER_CH9_CMPHI		( 0U )

#define ADC1_USER_CH10_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH10_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH10_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH10_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH10_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH10_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH10_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH10_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH10_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH10_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH10_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH10_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH10_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH10_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH10_CNT		( 0U )
#define ADC1_USER_CH10_CMPLO	( 0U )
#define ADC1_USER_CH10_CMPHI	( 0U )

#define ADC1_USER_CH11_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH11_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH11_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH11_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH11_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH11_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH11_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH11_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH11_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH11_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH11_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH11_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH11_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH11_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH11_CNT		( 0U )
#define ADC1_USER_CH11_CMPLO	( 0U )
#define ADC1_USER_CH11_CMPHI	( 0U )

#define ADC1_USER_CH12_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH12_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH12_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH12_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH12_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH12_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH12_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH12_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH12_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH12_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH12_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH12_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH12_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH12_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH12_CNT		( 0U )
#define ADC1_USER_CH12_CMPLO	( 0U )
#define ADC1_USER_CH12_CMPHI	( 0U )

#define ADC1_USER_CH13_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH13_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH13_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH13_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH13_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH13_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH13_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH13_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH13_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH13_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH13_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH13_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH13_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH13_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH13_CNT		( 0U )
#define ADC1_USER_CH13_CMPLO	( 0U )
#define ADC1_USER_CH13_CMPHI	( 0U )

#define ADC1_USER_CH14_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH14_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH14_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH14_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH14_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH14_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH14_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH14_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH14_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH14_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH14_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH14_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH14_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH14_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH14_CNT		( 0U )
#define ADC1_USER_CH14_CMPLO	( 0U )
#define ADC1_USER_CH14_CMPHI	( 0U )

#define ADC1_USER_CH15_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH15_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH15_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH15_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH15_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH15_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH15_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH15_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH15_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH15_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH15_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH15_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH15_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH15_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH15_CNT		( 0U )
#define ADC1_USER_CH15_CMPLO	( 0U )
#define ADC1_USER_CH15_CMPHI	( 0U )

#define ADC1_USER_CH16_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH16_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH16_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH16_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH16_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH16_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH16_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH16_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH16_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH16_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH16_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH16_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH16_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH16_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH16_CNT		( 0U )
#define ADC1_USER_CH16_CMPLO	( 0U )
#define ADC1_USER_CH16_CMPHI	( 0U )

#define ADC1_USER_CH17_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH17_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH17_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH17_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH17_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH17_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH17_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH17_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH17_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH17_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH17_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH17_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH17_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH17_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH17_CNT		( 0U )
#define ADC1_USER_CH17_CMPLO	( 0U )
#define ADC1_USER_CH17_CMPHI	( 0U )

#define ADC1_USER_CH18_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH18_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH18_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH18_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH18_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH18_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH18_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH18_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH18_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH18_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH18_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH18_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH18_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH18_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH18_CNT		( 0U )
#define ADC1_USER_CH18_CMPLO	( 0U )
#define ADC1_USER_CH18_CMPHI	( 0U )

#define ADC1_USER_CH19_MODE		( ADC_MODE_SINGLE )
#define ADC1_USER_CH19_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC1_USER_CH19_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC1_USER_CH19_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC1_USER_CH19_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC1_USER_CH19_EIEN		( ADC_EIEN_DISABLE )
#define ADC1_USER_CH19_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC1_USER_CH19_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC1_USER_CH19_DIFF		( ADC_DIFF_SINGLE )
#define ADC1_USER_CH19_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC1_USER_CH19_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC1_USER_CH19_NINSEL	( ADC_NINSEL_GND )
#define ADC1_USER_CH19_SAMC		( ADC_SAMC_0p5TAD )
#define ADC1_USER_CH19_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC1_USER_CH19_CNT		( 0U )
#define ADC1_USER_CH19_CMPLO	( 0U )
#define ADC1_USER_CH19_CMPHI	( 0U )

/*----------------------------------------------------------------------------*/
/* AD2CON */
/*----------------------------------------------------------------------------*/
#define ADC2_USER_ACALEN		( ADC_ACALEN_DISABLE )
#define ADC2_USER_CALRATE		( ADC_CALRATE_1SEC)
#define ADC2_USER_RPTCNT		( 0U )
#define ADC2_USER_STANDBY		( ADC_STANDBY_DISABLE )
#define ADC2_USER_ON			( ADC_POWER_ENABLE )
#define ADC2_USER_CALCNT		( ADC_CALCNT_2CLK )

/*----------------------------------------------------------------------------*/
/* AD2CHxCON */
/*----------------------------------------------------------------------------*/
#define ADC2_USER_CH0_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH0_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH0_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH0_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH0_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH0_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH0_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH0_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH0_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH0_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH0_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH0_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH0_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH0_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH0_CNT		( 0U )
#define ADC2_USER_CH0_CMPLO		( 0U )
#define ADC2_USER_CH0_CMPHI		( 0U )

#define ADC2_USER_CH1_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH1_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH1_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH1_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH1_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH1_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH1_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH1_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH1_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH1_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH1_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH1_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH1_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH1_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH1_CNT		( 0U )
#define ADC2_USER_CH1_CMPLO		( 0U )
#define ADC2_USER_CH1_CMPHI		( 0U )

#define ADC2_USER_CH2_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH2_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH2_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH2_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH2_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH2_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH2_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH2_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH2_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH2_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH2_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH2_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH2_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH2_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH2_CNT		( 0U )
#define ADC2_USER_CH2_CMPLO		( 0U )
#define ADC2_USER_CH2_CMPHI		( 0U )

#define ADC2_USER_CH3_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH3_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH3_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH3_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH3_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH3_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH3_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH3_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH3_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH3_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH3_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH3_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH3_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH3_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH3_CNT		( 0U )
#define ADC2_USER_CH3_CMPLO		( 0U )
#define ADC2_USER_CH3_CMPHI		( 0U )

#define ADC2_USER_CH4_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH4_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH4_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH4_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH4_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH4_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH4_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH4_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH4_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH4_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH4_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH4_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH4_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH4_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH4_CNT		( 0U )
#define ADC2_USER_CH4_CMPLO		( 0U )
#define ADC2_USER_CH4_CMPHI		( 0U )

#define ADC2_USER_CH5_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH5_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH5_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH5_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH5_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH5_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH5_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH5_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH5_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH5_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH5_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH5_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH5_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH5_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH5_CNT		( 0U )
#define ADC2_USER_CH5_CMPLO		( 0U )
#define ADC2_USER_CH5_CMPHI		( 0U )

#define ADC2_USER_CH6_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH6_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH6_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH6_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH6_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH6_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH6_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH6_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH6_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH6_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH6_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH6_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH6_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH6_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH6_CNT		( 0U )
#define ADC2_USER_CH6_CMPLO		( 0U )
#define ADC2_USER_CH6_CMPHI		( 0U )

#define ADC2_USER_CH7_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH7_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH7_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH7_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH7_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH7_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH7_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH7_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH7_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH7_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH7_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH7_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH7_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH7_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH7_CNT		( 0U )
#define ADC2_USER_CH7_CMPLO		( 0U )
#define ADC2_USER_CH7_CMPHI		( 0U )

#define ADC2_USER_CH8_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH8_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH8_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH8_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH8_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH8_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH8_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH8_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH8_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH8_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH8_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH8_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH8_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH8_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH8_CNT		( 0U )
#define ADC2_USER_CH8_CMPLO		( 0U )
#define ADC2_USER_CH8_CMPHI		( 0U )

#define ADC2_USER_CH9_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH9_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH9_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH9_ACCRO		( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH9_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH9_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH9_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH9_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH9_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH9_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH9_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH9_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH9_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH9_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH9_CNT		( 0U )
#define ADC2_USER_CH9_CMPLO		( 0U )
#define ADC2_USER_CH9_CMPHI		( 0U )

#define ADC2_USER_CH10_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH10_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH10_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH10_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH10_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH10_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH10_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH10_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH10_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH10_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH10_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH10_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH10_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH10_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH10_CNT		( 0U )
#define ADC2_USER_CH10_CMPLO	( 0U )
#define ADC2_USER_CH10_CMPHI	( 0U )

#define ADC2_USER_CH11_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH11_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH11_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH11_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH11_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH11_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH11_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH11_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH11_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH11_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH11_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH11_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH11_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH11_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH11_CNT		( 0U )
#define ADC2_USER_CH11_CMPLO	( 0U )
#define ADC2_USER_CH11_CMPHI	( 0U )

#define ADC2_USER_CH12_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH12_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH12_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH12_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH12_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH12_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH12_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH12_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH12_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH12_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH12_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH12_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH12_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH12_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH12_CNT		( 0U )
#define ADC2_USER_CH12_CMPLO	( 0U )
#define ADC2_USER_CH12_CMPHI	( 0U )

#define ADC2_USER_CH13_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH13_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH13_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH13_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH13_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH13_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH13_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH13_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH13_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH13_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH13_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH13_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH13_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH13_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH13_CNT		( 0U )
#define ADC2_USER_CH13_CMPLO	( 0U )
#define ADC2_USER_CH13_CMPHI	( 0U )

#define ADC2_USER_CH14_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH14_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH14_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH14_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH14_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH14_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH14_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH14_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH14_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH14_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH14_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH14_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH14_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH14_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH14_CNT		( 0U )
#define ADC2_USER_CH14_CMPLO	( 0U )
#define ADC2_USER_CH14_CMPHI	( 0U )

#define ADC2_USER_CH15_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH15_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH15_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH15_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH15_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH15_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH15_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH15_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH15_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH15_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH15_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH15_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH15_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH15_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH15_CNT		( 0U )
#define ADC2_USER_CH15_CMPLO	( 0U )
#define ADC2_USER_CH15_CMPHI	( 0U )

#define ADC2_USER_CH16_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH16_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH16_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH16_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH16_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH16_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH16_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH16_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH16_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH16_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH16_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH16_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH16_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH16_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH16_CNT		( 0U )
#define ADC2_USER_CH16_CMPLO	( 0U )
#define ADC2_USER_CH16_CMPHI	( 0U )

#define ADC2_USER_CH17_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH17_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH17_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH17_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH17_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH17_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH17_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH17_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH17_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH17_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH17_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH17_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH17_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH17_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH17_CNT		( 0U )
#define ADC2_USER_CH17_CMPLO	( 0U )
#define ADC2_USER_CH17_CMPHI	( 0U )

#define ADC2_USER_CH18_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH18_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH18_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH18_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH18_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH18_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH18_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH18_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH18_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH18_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH18_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH18_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH18_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH18_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH18_CNT		( 0U )
#define ADC2_USER_CH18_CMPLO	( 0U )
#define ADC2_USER_CH18_CMPHI	( 0U )

#define ADC2_USER_CH19_MODE		( ADC_MODE_SINGLE )
#define ADC2_USER_CH19_ACCNUM	( ADC_ACCNUM_X4 )
#define ADC2_USER_CH19_ACCBRST	( ADC_ACCBRST_DISABLE )
#define ADC2_USER_CH19_ACCRO	( ADC_ACCRO_DISABLE )
#define ADC2_USER_CH19_TRG1POL	( ADC_TRG1POL_HIGH )
#define ADC2_USER_CH19_EIEN		( ADC_EIEN_DISABLE )
#define ADC2_USER_CH19_TRG2SRC	( ADC_TRGSRC2_DISABLE )
#define ADC2_USER_CH19_CMPMOD	( ADC_CMPMOD_DISABLE )
#define ADC2_USER_CH19_DIFF		( ADC_DIFF_SINGLE )
#define ADC2_USER_CH19_PINSEL	( ADC_PINSEL_ADXAN0 )
#define ADC2_USER_CH19_LEFT		( ADC_LEFT_ALI_RIGHT )
#define ADC2_USER_CH19_NINSEL	( ADC_NINSEL_GND )
#define ADC2_USER_CH19_SAMC		( ADC_SAMC_0p5TAD )
#define ADC2_USER_CH19_TRG1SRC	( ADC_TRGSRC1_DISABLE )
#define ADC2_USER_CH19_CNT		( 0U )
#define ADC2_USER_CH19_CMPLO	( 0U )
#define ADC2_USER_CH19_CMPHI	( 0U )


/*----------------------------------------------------------------------------*/
/*変数定義*/
/*----------------------------------------------------------------------------*/
/*----------------------------------------------------------------------------*/
/*プロトタイプ宣言*/
/*----------------------------------------------------------------------------*/

#endif	/* ADC_USER_H */

