Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Oct 29 16:18:02 2016
| Host         : ECE400-9877QW1 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.857        0.000                      0                 1084        0.106        0.000                      0                 1084        4.500        0.000                       0                   528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.857        0.000                      0                 1084        0.106        0.000                      0                 1084        4.500        0.000                       0                   528  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.857ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 2.885ns (31.398%)  route 6.303ns (68.602%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.637     5.240    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.419     5.659 r  U_RX/U_SFD_CORR/shreg_reg[137]/Q
                         net (fo=4, routed)           1.045     6.703    U_RX/U_SFD_CORR/shreg[137]
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.299     7.002 r  U_RX/U_SFD_CORR/g0_b0__54/O
                         net (fo=2, routed)           0.661     7.663    U_RX/U_SFD_CORR/g0_b0__54_n_0
    SLICE_X12Y82         LUT3 (Prop_lut3_I1_O)        0.146     7.809 r  U_RX/U_SFD_CORR/csum[3]_i_80/O
                         net (fo=2, routed)           1.083     8.892    U_RX/U_SFD_CORR/csum[3]_i_80_n_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.328     9.220 r  U_RX/U_SFD_CORR/csum[7]_i_71/O
                         net (fo=2, routed)           0.886    10.106    U_RX/U_SFD_CORR/csum[7]_i_71_n_0
    SLICE_X6Y80          LUT3 (Prop_lut3_I1_O)        0.124    10.230 r  U_RX/U_SFD_CORR/csum[7]_i_26__0/O
                         net (fo=4, routed)           1.135    11.365    U_RX/U_SFD_CORR/csum[7]_i_26__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.152    11.517 r  U_RX/U_SFD_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.580    12.097    U_RX/U_SFD_CORR/csum[7]_i_10_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.348    12.445 r  U_RX/U_SFD_CORR/csum[7]_i_14__0/O
                         net (fo=3, routed)           0.597    13.042    U_RX/U_SFD_CORR/csum[7]_i_14__0_n_0
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124    13.166 r  U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.317    13.483    U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I2_O)        0.124    13.607 r  U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.607    U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.157 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.157    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_0
    SLICE_X4Y81          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    14.428 r  U_RX/U_SFD_CORR/csum_reg[8]_i_1/CO[0]
                         net (fo=1, routed)           0.000    14.428    U_RX/U_SFD_CORR/csum_reg[8]_i_1_n_3
    SLICE_X4Y81          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.593    15.016    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[8]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X4Y81          FDRE (Setup_fdre_C_D)        0.046    15.285    U_RX/U_SFD_CORR/csum_reg[8]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                         -14.428    
  -------------------------------------------------------------------
                         slack                                  0.857    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.007ns  (logic 2.704ns (30.020%)  route 6.303ns (69.980%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.637     5.240    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.419     5.659 r  U_RX/U_SFD_CORR/shreg_reg[137]/Q
                         net (fo=4, routed)           1.045     6.703    U_RX/U_SFD_CORR/shreg[137]
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.299     7.002 r  U_RX/U_SFD_CORR/g0_b0__54/O
                         net (fo=2, routed)           0.661     7.663    U_RX/U_SFD_CORR/g0_b0__54_n_0
    SLICE_X12Y82         LUT3 (Prop_lut3_I1_O)        0.146     7.809 r  U_RX/U_SFD_CORR/csum[3]_i_80/O
                         net (fo=2, routed)           1.083     8.892    U_RX/U_SFD_CORR/csum[3]_i_80_n_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.328     9.220 r  U_RX/U_SFD_CORR/csum[7]_i_71/O
                         net (fo=2, routed)           0.886    10.106    U_RX/U_SFD_CORR/csum[7]_i_71_n_0
    SLICE_X6Y80          LUT3 (Prop_lut3_I1_O)        0.124    10.230 r  U_RX/U_SFD_CORR/csum[7]_i_26__0/O
                         net (fo=4, routed)           1.135    11.365    U_RX/U_SFD_CORR/csum[7]_i_26__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.152    11.517 r  U_RX/U_SFD_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.580    12.097    U_RX/U_SFD_CORR/csum[7]_i_10_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.348    12.445 r  U_RX/U_SFD_CORR/csum[7]_i_14__0/O
                         net (fo=3, routed)           0.597    13.042    U_RX/U_SFD_CORR/csum[7]_i_14__0_n_0
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124    13.166 r  U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.317    13.483    U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I2_O)        0.124    13.607 r  U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.607    U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    14.247 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.247    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_4
    SLICE_X4Y80          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.592    15.015    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[7]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.062    15.300    U_RX/U_SFD_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[137]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.947ns  (logic 2.644ns (29.550%)  route 6.303ns (70.450%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=3 LUT5=3 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.637     5.240    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y82         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[137]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y82         FDRE (Prop_fdre_C_Q)         0.419     5.659 r  U_RX/U_SFD_CORR/shreg_reg[137]/Q
                         net (fo=4, routed)           1.045     6.703    U_RX/U_SFD_CORR/shreg[137]
    SLICE_X13Y82         LUT6 (Prop_lut6_I0_O)        0.299     7.002 r  U_RX/U_SFD_CORR/g0_b0__54/O
                         net (fo=2, routed)           0.661     7.663    U_RX/U_SFD_CORR/g0_b0__54_n_0
    SLICE_X12Y82         LUT3 (Prop_lut3_I1_O)        0.146     7.809 r  U_RX/U_SFD_CORR/csum[3]_i_80/O
                         net (fo=2, routed)           1.083     8.892    U_RX/U_SFD_CORR/csum[3]_i_80_n_0
    SLICE_X6Y82          LUT5 (Prop_lut5_I3_O)        0.328     9.220 r  U_RX/U_SFD_CORR/csum[7]_i_71/O
                         net (fo=2, routed)           0.886    10.106    U_RX/U_SFD_CORR/csum[7]_i_71_n_0
    SLICE_X6Y80          LUT3 (Prop_lut3_I1_O)        0.124    10.230 r  U_RX/U_SFD_CORR/csum[7]_i_26__0/O
                         net (fo=4, routed)           1.135    11.365    U_RX/U_SFD_CORR/csum[7]_i_26__0_n_0
    SLICE_X6Y81          LUT5 (Prop_lut5_I3_O)        0.152    11.517 r  U_RX/U_SFD_CORR/csum[7]_i_10/O
                         net (fo=4, routed)           0.580    12.097    U_RX/U_SFD_CORR/csum[7]_i_10_n_0
    SLICE_X5Y81          LUT2 (Prop_lut2_I0_O)        0.348    12.445 r  U_RX/U_SFD_CORR/csum[7]_i_14__0/O
                         net (fo=3, routed)           0.597    13.042    U_RX/U_SFD_CORR/csum[7]_i_14__0_n_0
    SLICE_X2Y80          LUT3 (Prop_lut3_I1_O)        0.124    13.166 r  U_RX/U_SFD_CORR/csum[7]_i_3/O
                         net (fo=2, routed)           0.317    13.483    U_RX/U_SFD_CORR/csum[7]_i_3_n_0
    SLICE_X4Y80          LUT5 (Prop_lut5_I2_O)        0.124    13.607 r  U_RX/U_SFD_CORR/csum[7]_i_7__0/O
                         net (fo=1, routed)           0.000    13.607    U_RX/U_SFD_CORR/csum[7]_i_7__0_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.187 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.187    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_5
    SLICE_X4Y80          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.592    15.015    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[6]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.062    15.300    U_RX/U_SFD_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -14.187    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.833ns  (logic 3.076ns (34.824%)  route 5.757ns (65.176%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.642     5.245    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  U_RX/U_SFD_CORR/shreg_reg[60]/Q
                         net (fo=4, routed)           0.971     6.733    U_RX/U_SFD_CORR/shreg_reg[125][29]
    SLICE_X10Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.857 r  U_RX/U_SFD_CORR/g0_b0__22/O
                         net (fo=6, routed)           0.998     7.855    U_RX/U_SFD_CORR/g0_b0__22_n_0
    SLICE_X8Y85          LUT3 (Prop_lut3_I1_O)        0.156     8.011 r  U_RX/U_SFD_CORR/csum[3]_i_78/O
                         net (fo=2, routed)           0.452     8.464    U_RX/U_PREAMBLE_CORR/shreg_reg[77]_6
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.355     8.819 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.390    10.208    U_RX/U_SFD_CORR/shreg_reg[53]_2
    SLICE_X7Y80          LUT5 (Prop_lut5_I1_O)        0.152    10.360 r  U_RX/U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           0.642    11.002    U_RX/U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.352    11.354 r  U_RX/U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.644    11.998    U_RX/U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.374    12.372 r  U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.468    12.840    U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X5Y79          LUT3 (Prop_lut3_I0_O)        0.326    13.166 r  U_RX/U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.193    13.359    U_RX/U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.744 r  U_RX/U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.744    U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.078 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.078    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_6
    SLICE_X4Y80          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.592    15.015    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[5]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.062    15.300    U_RX/U_SFD_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -14.078    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             1.334ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.722ns  (logic 2.965ns (33.995%)  route 5.757ns (66.005%))
  Logic Levels:           9  (CARRY4=2 LUT3=2 LUT5=4 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.642     5.245    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  U_RX/U_SFD_CORR/shreg_reg[60]/Q
                         net (fo=4, routed)           0.971     6.733    U_RX/U_SFD_CORR/shreg_reg[125][29]
    SLICE_X10Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.857 r  U_RX/U_SFD_CORR/g0_b0__22/O
                         net (fo=6, routed)           0.998     7.855    U_RX/U_SFD_CORR/g0_b0__22_n_0
    SLICE_X8Y85          LUT3 (Prop_lut3_I1_O)        0.156     8.011 r  U_RX/U_SFD_CORR/csum[3]_i_78/O
                         net (fo=2, routed)           0.452     8.464    U_RX/U_PREAMBLE_CORR/shreg_reg[77]_6
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.355     8.819 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.390    10.208    U_RX/U_SFD_CORR/shreg_reg[53]_2
    SLICE_X7Y80          LUT5 (Prop_lut5_I1_O)        0.152    10.360 r  U_RX/U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           0.642    11.002    U_RX/U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.352    11.354 r  U_RX/U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.644    11.998    U_RX/U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.374    12.372 r  U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.468    12.840    U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X5Y79          LUT3 (Prop_lut3_I0_O)        0.326    13.166 r  U_RX/U_SFD_CORR/csum[3]_i_2/O
                         net (fo=1, routed)           0.193    13.359    U_RX/U_SFD_CORR/csum[3]_i_2_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    13.744 r  U_RX/U_SFD_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.744    U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_0
    SLICE_X4Y80          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.967 r  U_RX/U_SFD_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.967    U_RX/U_SFD_CORR/csum_reg[7]_i_1_n_7
    SLICE_X4Y80          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.592    15.015    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y80          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[4]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y80          FDRE (Setup_fdre_C_D)        0.062    15.300    U_RX/U_SFD_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -13.967    
  -------------------------------------------------------------------
                         slack                                  1.334    

Slack (MET) :             1.579ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.223ns  (logic 2.512ns (30.547%)  route 5.711ns (69.453%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.641     5.244    U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.456     5.700 r  U_RX/U_PREAMBLE_CORR/shreg_reg[90]/Q
                         net (fo=7, routed)           1.294     6.993    U_RX/U_PREAMBLE_CORR/shreg_reg[91]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  U_RX/U_PREAMBLE_CORR/g0_b2/O
                         net (fo=2, routed)           0.810     7.928    U_RX/U_SFD_CORR/shreg_reg[90]_0[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.124     8.052 r  U_RX/U_SFD_CORR/csum[7]_i_35/O
                         net (fo=2, routed)           0.767     8.818    U_RX/U_SFD_CORR/csum[7]_i_35_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.150     8.968 r  U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.884     9.852    U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.358    10.210 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.440    10.650    U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.321    10.971 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.423    11.394    U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.348    11.742 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.456    12.198    U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.124    12.322 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_2/O
                         net (fo=1, routed)           0.638    12.960    U_RX/U_PREAMBLE_CORR/csum[7]_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    13.467 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.467    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.598    15.021    U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)       -0.198    15.046    U_RX/U_PREAMBLE_CORR/csum_reg[7]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -13.467    
  -------------------------------------------------------------------
                         slack                                  1.579    

Slack (MET) :             1.809ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.253ns  (logic 2.542ns (30.799%)  route 5.711ns (69.201%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.641     5.244    U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.456     5.700 r  U_RX/U_PREAMBLE_CORR/shreg_reg[90]/Q
                         net (fo=7, routed)           1.294     6.993    U_RX/U_PREAMBLE_CORR/shreg_reg[91]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  U_RX/U_PREAMBLE_CORR/g0_b2/O
                         net (fo=2, routed)           0.810     7.928    U_RX/U_SFD_CORR/shreg_reg[90]_0[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.124     8.052 r  U_RX/U_SFD_CORR/csum[7]_i_35/O
                         net (fo=2, routed)           0.767     8.818    U_RX/U_SFD_CORR/csum[7]_i_35_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.150     8.968 r  U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.884     9.852    U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.358    10.210 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.440    10.650    U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.321    10.971 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.423    11.394    U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.348    11.742 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.456    12.198    U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.124    12.322 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_2/O
                         net (fo=1, routed)           0.638    12.960    U_RX/U_PREAMBLE_CORR/csum[7]_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    13.497 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.497    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_5
    SLICE_X4Y85          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.598    15.021    U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[6]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.306    U_RX/U_PREAMBLE_CORR/csum_reg[6]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -13.497    
  -------------------------------------------------------------------
                         slack                                  1.809    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/csum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.149ns  (logic 2.605ns (31.967%)  route 5.544ns (68.033%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT5=4 LUT6=2)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.245ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.642     5.245    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.763 r  U_RX/U_SFD_CORR/shreg_reg[60]/Q
                         net (fo=4, routed)           0.971     6.733    U_RX/U_SFD_CORR/shreg_reg[125][29]
    SLICE_X10Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.857 r  U_RX/U_SFD_CORR/g0_b0__22/O
                         net (fo=6, routed)           0.998     7.855    U_RX/U_SFD_CORR/g0_b0__22_n_0
    SLICE_X8Y85          LUT3 (Prop_lut3_I1_O)        0.156     8.011 r  U_RX/U_SFD_CORR/csum[3]_i_78/O
                         net (fo=2, routed)           0.452     8.464    U_RX/U_PREAMBLE_CORR/shreg_reg[77]_6
    SLICE_X8Y85          LUT5 (Prop_lut5_I4_O)        0.355     8.819 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_46__0/O
                         net (fo=3, routed)           1.390    10.208    U_RX/U_SFD_CORR/shreg_reg[53]_2
    SLICE_X7Y80          LUT5 (Prop_lut5_I1_O)        0.152    10.360 r  U_RX/U_SFD_CORR/csum[7]_i_21__0/O
                         net (fo=2, routed)           0.642    11.002    U_RX/U_SFD_CORR/csum[7]_i_21__0_n_0
    SLICE_X6Y80          LUT5 (Prop_lut5_I0_O)        0.352    11.354 r  U_RX/U_SFD_CORR/csum[7]_i_34__0/O
                         net (fo=2, routed)           0.644    11.998    U_RX/U_SFD_CORR/csum[7]_i_34__0_n_0
    SLICE_X5Y80          LUT5 (Prop_lut5_I0_O)        0.374    12.372 r  U_RX/U_SFD_CORR/csum[7]_i_20/O
                         net (fo=3, routed)           0.448    12.820    U_RX/U_SFD_CORR/csum[7]_i_20_n_0
    SLICE_X4Y79          LUT6 (Prop_lut6_I2_O)        0.326    13.146 r  U_RX/U_SFD_CORR/csum[3]_i_6/O
                         net (fo=1, routed)           0.000    13.146    U_RX/U_SFD_CORR/csum[3]_i_6_n_0
    SLICE_X4Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.394 r  U_RX/U_SFD_CORR/csum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.394    U_RX/U_SFD_CORR/csum_reg[3]_i_1_n_4
    SLICE_X4Y79          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.592    15.015    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y79          FDRE                                         r  U_RX/U_SFD_CORR/csum_reg[3]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.238    
    SLICE_X4Y79          FDRE (Setup_fdre_C_D)        0.062    15.300    U_RX/U_SFD_CORR/csum_reg[3]
  -------------------------------------------------------------------
                         required time                         15.300    
                         arrival time                         -13.394    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             2.047ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[90]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.015ns  (logic 2.412ns (30.093%)  route 5.603ns (69.907%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.244ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.641     5.244    U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[90]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.456     5.700 r  U_RX/U_PREAMBLE_CORR/shreg_reg[90]/Q
                         net (fo=7, routed)           1.294     6.993    U_RX/U_PREAMBLE_CORR/shreg_reg[91]
    SLICE_X9Y86          LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  U_RX/U_PREAMBLE_CORR/g0_b2/O
                         net (fo=2, routed)           0.810     7.928    U_RX/U_SFD_CORR/shreg_reg[90]_0[2]
    SLICE_X7Y86          LUT3 (Prop_lut3_I0_O)        0.124     8.052 r  U_RX/U_SFD_CORR/csum[7]_i_35/O
                         net (fo=2, routed)           0.767     8.818    U_RX/U_SFD_CORR/csum[7]_i_35_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I0_O)        0.150     8.968 r  U_RX/U_SFD_CORR/csum[7]_i_31/O
                         net (fo=2, routed)           0.884     9.852    U_RX/U_PREAMBLE_CORR/shreg_reg[111]_3
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.358    10.210 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_38/O
                         net (fo=2, routed)           0.440    10.650    U_RX/U_PREAMBLE_CORR/csum[7]_i_38_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.321    10.971 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0/O
                         net (fo=3, routed)           0.423    11.394    U_RX/U_PREAMBLE_CORR/csum[7]_i_15__0_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I3_O)        0.348    11.742 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0/O
                         net (fo=4, routed)           0.460    12.202    U_RX/U_PREAMBLE_CORR/csum[7]_i_10__0_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.124    12.326 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_3/O
                         net (fo=1, routed)           0.526    12.852    U_RX/U_PREAMBLE_CORR/csum[7]_i_3_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.407    13.259 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.259    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_6
    SLICE_X4Y85          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.598    15.021    U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.306    U_RX/U_PREAMBLE_CORR/csum_reg[5]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -13.259    
  -------------------------------------------------------------------
                         slack                                  2.047    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 U_RX/U_PREAMBLE_CORR/shreg_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_PREAMBLE_CORR/csum_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 2.398ns (30.956%)  route 5.349ns (69.044%))
  Logic Levels:           9  (CARRY4=2 LUT3=3 LUT5=2 LUT6=2)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.635     5.238    U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y80         FDRE                                         r  U_RX/U_PREAMBLE_CORR/shreg_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y80         FDRE (Prop_fdre_C_Q)         0.456     5.694 r  U_RX/U_PREAMBLE_CORR/shreg_reg[55]/Q
                         net (fo=4, routed)           1.140     6.834    U_RX/U_PREAMBLE_CORR/shreg_reg[56]
    SLICE_X10Y80         LUT6 (Prop_lut6_I0_O)        0.124     6.958 r  U_RX/U_PREAMBLE_CORR/g0_b1__44/O
                         net (fo=7, routed)           0.966     7.923    U_RX/U_PREAMBLE_CORR/g0_b1__44_n_0
    SLICE_X10Y84         LUT3 (Prop_lut3_I0_O)        0.124     8.047 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_49/O
                         net (fo=2, routed)           0.661     8.709    U_RX/U_SFD_CORR/shreg_reg[55]_1
    SLICE_X10Y85         LUT5 (Prop_lut5_I0_O)        0.150     8.859 r  U_RX/U_SFD_CORR/csum[7]_i_40/O
                         net (fo=2, routed)           0.866     9.725    U_RX/U_PREAMBLE_CORR/shreg_reg[77]_1
    SLICE_X3Y85          LUT3 (Prop_lut3_I2_O)        0.343    10.068 r  U_RX/U_PREAMBLE_CORR/csum[7]_i_24/O
                         net (fo=2, routed)           0.727    10.794    U_RX/U_PREAMBLE_CORR/csum[7]_i_24_n_0
    SLICE_X5Y85          LUT5 (Prop_lut5_I3_O)        0.332    11.126 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_9/O
                         net (fo=3, routed)           0.476    11.603    U_RX/U_PREAMBLE_CORR/csum[3]_i_9_n_0
    SLICE_X5Y84          LUT3 (Prop_lut3_I0_O)        0.124    11.727 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_3/O
                         net (fo=2, routed)           0.513    12.239    U_RX/U_PREAMBLE_CORR/csum[3]_i_3_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I3_O)        0.124    12.363 r  U_RX/U_PREAMBLE_CORR/csum[3]_i_6/O
                         net (fo=1, routed)           0.000    12.363    U_RX/U_PREAMBLE_CORR/csum[3]_i_6_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.761 r  U_RX/U_PREAMBLE_CORR/csum_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.761    U_RX/U_PREAMBLE_CORR/csum_reg[3]_i_1_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.984 r  U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.984    U_RX/U_PREAMBLE_CORR/csum_reg[7]_i_1_n_7
    SLICE_X4Y85          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.598    15.021    U_RX/U_PREAMBLE_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  U_RX/U_PREAMBLE_CORR/csum_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y85          FDRE (Setup_fdre_C_D)        0.062    15.306    U_RX/U_PREAMBLE_CORR/csum_reg[4]
  -------------------------------------------------------------------
                         required time                         15.306    
                         arrival time                         -12.984    
  -------------------------------------------------------------------
                         slack                                  2.322    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_RX/U_FSM/U_PLL/min_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_FSM/U_PLL/final_time_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  U_RX/U_FSM/U_PLL/min_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_RX/U_FSM/U_PLL/min_time_reg[4]/Q
                         net (fo=1, routed)           0.054     1.689    U_RX/U_FSM/U_PLL/min_time[4]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.734 r  U_RX/U_FSM/U_PLL/final_time[4]_i_1/O
                         net (fo=1, routed)           0.000     1.734    U_RX/U_FSM/U_PLL/next_final_time[4]
    SLICE_X8Y93          FDRE                                         r  U_RX/U_FSM/U_PLL/final_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.846     2.011    U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  U_RX/U_FSM/U_PLL/final_time_reg[4]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.121     1.628    U_RX/U_FSM/U_PLL/final_time_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_RX/U_FSM/U_PLL/min_time_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_FSM/U_PLL/final_time_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  U_RX/U_FSM/U_PLL/min_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_RX/U_FSM/U_PLL/min_time_reg[1]/Q
                         net (fo=1, routed)           0.087     1.722    U_RX/U_FSM/U_PLL/min_time[1]
    SLICE_X10Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  U_RX/U_FSM/U_PLL/final_time[1]_i_1/O
                         net (fo=1, routed)           0.000     1.767    U_RX/U_FSM/U_PLL/next_final_time[1]
    SLICE_X10Y94         FDRE                                         r  U_RX/U_FSM/U_PLL/final_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.846     2.011    U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  U_RX/U_FSM/U_PLL/final_time_reg[1]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X10Y94         FDRE (Hold_fdre_C_D)         0.120     1.627    U_RX/U_FSM/U_PLL/final_time_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 U_RX/U_FSM/U_PLL/min_time_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_FSM/U_PLL/final_time_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y93          FDRE                                         r  U_RX/U_FSM/U_PLL/min_time_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_RX/U_FSM/U_PLL/min_time_reg[2]/Q
                         net (fo=1, routed)           0.087     1.722    U_RX/U_FSM/U_PLL/min_time[2]
    SLICE_X8Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.767 r  U_RX/U_FSM/U_PLL/final_time[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    U_RX/U_FSM/U_PLL/next_final_time[2]
    SLICE_X8Y93          FDRE                                         r  U_RX/U_FSM/U_PLL/final_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.846     2.011    U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y93          FDRE                                         r  U_RX/U_FSM/U_PLL/final_time_reg[2]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.120     1.627    U_RX/U_FSM/U_PLL/final_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 U_RX/U_FAST_COUNT/q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_FSM/U_PLL/max_time_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.525%)  route 0.111ns (37.475%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    U_RX/U_FAST_COUNT/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y94          FDRE                                         r  U_RX/U_FAST_COUNT/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  U_RX/U_FAST_COUNT/q_reg[2]/Q
                         net (fo=10, routed)          0.111     1.747    U_RX/U_FSM/U_PLL/Q[2]
    SLICE_X8Y94          LUT5 (Prop_lut5_I4_O)        0.045     1.792 r  U_RX/U_FSM/U_PLL/max_time[2]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_RX/U_FSM/U_PLL/next_max_time[2]
    SLICE_X8Y94          FDRE                                         r  U_RX/U_FSM/U_PLL/max_time_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.846     2.011    U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y94          FDRE                                         r  U_RX/U_FSM/U_PLL/max_time_reg[2]/C
                         clock pessimism             -0.503     1.507    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.121     1.628    U_RX/U_FSM/U_PLL/max_time_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 U_RX/U_SFD_CORR/shreg_reg[186]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_SFD_CORR/shreg_reg[187]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.317%)  route 0.139ns (49.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.566     1.485    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y79          FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y79          FDRE (Prop_fdre_C_Q)         0.141     1.626 r  U_RX/U_SFD_CORR/shreg_reg[186]/Q
                         net (fo=4, routed)           0.139     1.766    U_RX/U_SFD_CORR/shreg[186]
    SLICE_X10Y79         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[187]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.835     2.000    U_RX/U_SFD_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y79         FDRE                                         r  U_RX/U_SFD_CORR/shreg_reg[187]/C
                         clock pessimism             -0.479     1.520    
    SLICE_X10Y79         FDRE (Hold_fdre_C_D)         0.075     1.595    U_RX/U_SFD_CORR/shreg_reg[187]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_CLKENB/enb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.740%)  route 0.330ns (61.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.598     1.517    U_TX/U_TX/U_CLKENB/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y104         FDRE                                         r  U_TX/U_TX/U_CLKENB/enb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  U_TX/U_TX/U_CLKENB/enb_reg/Q
                         net (fo=7, routed)           0.330     2.012    U_TX/U_TX/U_CLKENB/enb
    SLICE_X1Y91          LUT5 (Prop_lut5_I3_O)        0.045     2.057 r  U_TX/U_TX/U_CLKENB/FSM_sequential_state[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.057    U_TX/U_TX/U_CLKENB_n_3
    SLICE_X1Y91          FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.876     2.041    U_TX/U_TX/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  U_TX/U_TX/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.245     1.795    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.091     1.886    U_TX/U_TX/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 U_RX/U_ONE_N_ZERO_CORR/shreg_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_IDLE_N_ERROR_CORR/shreg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.043%)  route 0.130ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.603     1.522    U_RX/U_ONE_N_ZERO_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  U_RX/U_ONE_N_ZERO_CORR/shreg_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  U_RX/U_ONE_N_ZERO_CORR/shreg_reg[43]/Q
                         net (fo=4, routed)           0.130     1.793    U_RX/U_IDLE_N_ERROR_CORR/shreg_reg[43]_0
    SLICE_X2Y93          FDRE                                         r  U_RX/U_IDLE_N_ERROR_CORR/shreg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.877     2.042    U_RX/U_IDLE_N_ERROR_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  U_RX/U_IDLE_N_ERROR_CORR/shreg_reg[44]/C
                         clock pessimism             -0.479     1.562    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.059     1.621    U_RX/U_IDLE_N_ERROR_CORR/shreg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 U_TX/U_TX/U_BAUD_GEN/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TX/U_TX/U_BAUD_GEN/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.341%)  route 0.072ns (25.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.598     1.517    U_TX/U_TX/U_BAUD_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y103         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.164     1.681 f  U_TX/U_TX/U_BAUD_GEN/q_reg[6]/Q
                         net (fo=5, routed)           0.072     1.754    U_TX/U_TX/U_BAUD_GEN/q_reg_n_0_[6]
    SLICE_X3Y103         LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  U_TX/U_TX/U_BAUD_GEN/q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.799    U_TX/U_TX/U_BAUD_GEN/q[3]
    SLICE_X3Y103         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.871     2.036    U_TX/U_TX/U_BAUD_GEN/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y103         FDRE                                         r  U_TX/U_TX/U_BAUD_GEN/q_reg[3]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.092     1.622    U_TX/U_TX/U_BAUD_GEN/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 U_RX/U_FSM/U_LAST_BIT/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_FSM/U_PLL/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.697%)  route 0.148ns (44.303%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    U_RX/U_FSM/U_LAST_BIT/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y96          FDRE                                         r  U_RX/U_FSM/U_LAST_BIT/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y96          FDRE (Prop_fdre_C_Q)         0.141     1.635 f  U_RX/U_FSM/U_LAST_BIT/Q_reg/Q
                         net (fo=4, routed)           0.148     1.783    U_RX/U_FSM/U_PLL/data_bit_last
    SLICE_X10Y96         LUT6 (Prop_lut6_I0_O)        0.045     1.828 r  U_RX/U_FSM/U_PLL/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.828    U_RX/U_FSM/U_PLL/FSM_sequential_state[2]_i_1_n_0
    SLICE_X10Y96         FDRE                                         r  U_RX/U_FSM/U_PLL/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.846     2.011    U_RX/U_FSM/U_PLL/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y96         FDRE                                         r  U_RX/U_FSM/U_PLL/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.479     1.531    
    SLICE_X10Y96         FDRE (Hold_fdre_C_D)         0.120     1.651    U_RX/U_FSM/U_PLL/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 U_RX/U_SYNC/sync_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RX/U_IDLE_N_ERROR_CORR/shreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.736%)  route 0.126ns (47.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.604     1.523    U_RX/U_SYNC/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  U_RX/U_SYNC/sync_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  U_RX/U_SYNC/sync_out_reg/Q
                         net (fo=2, routed)           0.126     1.791    U_RX/U_IDLE_N_ERROR_CORR/sync_out
    SLICE_X1Y94          FDRE                                         r  U_RX/U_IDLE_N_ERROR_CORR/shreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.877     2.042    U_RX/U_IDLE_N_ERROR_CORR/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y94          FDRE                                         r  U_RX/U_IDLE_N_ERROR_CORR/shreg_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.070     1.609    U_RX/U_IDLE_N_ERROR_CORR/shreg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     U_MXTEST/wait_count_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     U_MXTEST/wait_count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y94     U_MXTEST/wait_count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     U_MXTEST/wait_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     U_MXTEST/wait_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y90     U_MXTEST/wait_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     U_MXTEST/wait_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     U_MXTEST/wait_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     U_MXTEST/wait_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94    U_RX/U_FSM/U_PLL/min_time_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    U_RX/U_SAMPLE/enb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     U_RX/U_FSM/U_PLL/min_time_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    U_RX/U_SAMPLE/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    U_RX/U_SAMPLE/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    U_RX/U_SAMPLE/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    U_RX/U_SAMPLE/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y93    U_RX/U_SAMPLE/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     U_RX/U_SFD_CORR/shreg_reg[204]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     U_RX/U_SFD_CORR/shreg_reg[205]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     U_RX/U_FSM/U_DATA/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     U_RX/U_FSM/U_DATA/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    U_RX/U_FSM/U_PLL/min_corr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    U_RX/U_FSM/U_PLL/min_corr_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y98    U_RX/U_FSM/U_PLL/min_corr_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    U_RX/U_FSM/U_PLL/min_corr_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y98    U_RX/U_FSM/U_PLL/min_corr_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y98    U_RX/U_FSM/U_PLL/min_corr_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y98    U_RX/U_FSM/U_PLL/min_corr_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y98     U_RX/U_ONE_N_ZERO_CORR/csum_reg[0]/C



