-include $WORKAREA/src/val/tof/hcw_perf_dir_ldb_test1/hcw_perf_dir_ldb_test1.to
-dirtag q8_short
-simv_args
  +HQM_ENABLE_CIAL
  +DIR_PP0_Q0_NUM_HCW=128
  +DIR_PP1_Q0_NUM_HCW=128
  +DIR_PP2_Q0_NUM_HCW=128
  +DIR_PP3_Q0_NUM_HCW=128
  +DIR_PP4_Q0_NUM_HCW=128
  +DIR_PP5_Q0_NUM_HCW=128
  +DIR_PP6_Q0_NUM_HCW=128
  +DIR_PP7_Q0_NUM_HCW=128
  +DIR_PP8_Q0_NUM_HCW=0
  +DIR_PP9_Q0_NUM_HCW=0
  +DIR_PP10_Q0_NUM_HCW=0
  +DIR_PP11_Q0_NUM_HCW=0
  +DIR_PP12_Q0_NUM_HCW=0
  +DIR_PP13_Q0_NUM_HCW=0
  +DIR_PP14_Q0_NUM_HCW=0
  +DIR_PP15_Q0_NUM_HCW=0
  +DIR_PP0_HCW_DELAY=31
  +DIR_PP1_HCW_DELAY=31
  +DIR_PP2_HCW_DELAY=31
  +DIR_PP3_HCW_DELAY=31
  +DIR_PP4_HCW_DELAY=31
  +DIR_PP5_HCW_DELAY=31
  +DIR_PP6_HCW_DELAY=31
  +DIR_PP7_HCW_DELAY=31
  +LDB_PP0_Q0_NUM_HCW=64
  +LDB_PP1_Q0_NUM_HCW=64
  +LDB_PP2_Q0_NUM_HCW=64
  +LDB_PP3_Q0_NUM_HCW=64
  +LDB_PP4_Q0_NUM_HCW=64
  +LDB_PP5_Q0_NUM_HCW=64
  +LDB_PP6_Q0_NUM_HCW=64
  +LDB_PP7_Q0_NUM_HCW=64
  +LDB_PP0_HCW_DELAY=31
  +LDB_PP1_HCW_DELAY=31
  +LDB_PP2_HCW_DELAY=31
  +LDB_PP3_HCW_DELAY=31
  +LDB_PP4_HCW_DELAY=31
  +LDB_PP5_HCW_DELAY=31
  +LDB_PP6_HCW_DELAY=31
  +LDB_PP7_HCW_DELAY=31
  +HQM_SEQ_CFG=$WORKAREA/src/val/tb/hqm/tests/hcw_perf_dir_ldb_test1_cfg.cft
  +HQM_SEQ_CFG_EOT=$WORKAREA/src/val/tb/hqm/tests/hqm_system_eot.cft
-simv_args-
