module hi_fanout (clk1,
    in);
 input clk1;
 input in;

 wire net8;
 wire net7;
 wire net6;
 wire net4;
 wire net3;
 wire net1;
 wire net0;

 BUF_X1 fanout8 (.A(net0),
    .Z(net8));
 BUF_X1 fanout7 (.A(net8),
    .Z(net7));
 BUF_X1 fanout6 (.A(net8),
    .Z(net6));
 BUF_X1 fanout4 (.A(net0),
    .Z(net4));
 BUF_X1 fanout3 (.A(net4),
    .Z(net3));
 BUF_X1 fanout1 (.A(net4),
    .Z(net1));
 DFF_X1 drvr (.D(in),
    .CK(clk1),
    .Q(net0));
 hi_fanout_child h0 (.net0_4(net7),
    .net0_3(net6),
    .net0_2(net4),
    .net0_1(net3),
    .net0_0(net1),
    .net0(net8),
    .clk1(clk1));
 hi_fanout_child_h1 h1 (.net0_5(net8),
    .net0_4(net7),
    .net0_3(net6),
    .net0_2(net4),
    .net0_1(net3),
    .net0_0(net1),
    .net0(net0),
    .clk1(clk1));
endmodule
module hi_fanout_child (net0_4,
    net0_3,
    net0_2,
    net0_1,
    net0_0,
    net0,
    clk1);
 input net0_4;
 input net0_3;
 input net0_2;
 input net0_1;
 input net0_0;
 input net0;
 input clk1;

 wire net2;
 wire net5;

 BUF_X1 fanout5 (.A(net0),
    .Z(net5));
 BUF_X1 fanout2 (.A(net0_1),
    .Z(net2));
 DFF_X1 load0 (.D(net2),
    .CK(clk1));
 DFF_X1 load1 (.D(net2),
    .CK(clk1));
 DFF_X1 load10 (.D(net5),
    .CK(clk1));
 DFF_X1 load11 (.D(net2),
    .CK(clk1));
 DFF_X1 load12 (.D(net5),
    .CK(clk1));
 DFF_X1 load13 (.D(net2),
    .CK(clk1));
 DFF_X1 load14 (.D(net2),
    .CK(clk1));
 DFF_X1 load15 (.D(net5),
    .CK(clk1));
 DFF_X1 load16 (.D(net0_1),
    .CK(clk1));
 DFF_X1 load17 (.D(net5),
    .CK(clk1));
 DFF_X1 load18 (.D(net2),
    .CK(clk1));
 DFF_X1 load19 (.D(net5),
    .CK(clk1));
 DFF_X1 load2 (.D(net0_1),
    .CK(clk1));
 DFF_X1 load20 (.D(net5),
    .CK(clk1));
 DFF_X1 load21 (.D(net0_1),
    .CK(clk1));
 DFF_X1 load22 (.D(net2),
    .CK(clk1));
 DFF_X1 load23 (.D(net5),
    .CK(clk1));
 DFF_X1 load24 (.D(net2),
    .CK(clk1));
 DFF_X1 load25 (.D(net5),
    .CK(clk1));
 DFF_X1 load26 (.D(net0_1),
    .CK(clk1));
 DFF_X1 load27 (.D(net0_3),
    .CK(clk1));
 DFF_X1 load28 (.D(net0_0),
    .CK(clk1));
 DFF_X1 load29 (.D(net0_4),
    .CK(clk1));
 DFF_X1 load3 (.D(net2),
    .CK(clk1));
 DFF_X1 load30 (.D(net5),
    .CK(clk1));
 DFF_X1 load31 (.D(net0_1),
    .CK(clk1));
 DFF_X1 load32 (.D(net0_3),
    .CK(clk1));
 DFF_X1 load33 (.D(net0_2),
    .CK(clk1));
 DFF_X1 load34 (.D(net0_0),
    .CK(clk1));
 DFF_X1 load4 (.D(net0_4),
    .CK(clk1));
 DFF_X1 load5 (.D(net2),
    .CK(clk1));
 DFF_X1 load6 (.D(net5),
    .CK(clk1));
 DFF_X1 load7 (.D(net0_1),
    .CK(clk1));
 DFF_X1 load8 (.D(net0_3),
    .CK(clk1));
 DFF_X1 load9 (.D(net0_2),
    .CK(clk1));
endmodule
module hi_fanout_child_h1 (net0_5,
    net0_4,
    net0_3,
    net0_2,
    net0_1,
    net0_0,
    net0,
    clk1);
 input net0_5;
 input net0_4;
 input net0_3;
 input net0_2;
 input net0_1;
 input net0_0;
 input net0;
 input clk1;


 DFF_X1 load0 (.D(net0_5),
    .CK(clk1));
 DFF_X1 load1 (.D(net0_0),
    .CK(clk1));
 DFF_X1 load10 (.D(net0_4),
    .CK(clk1));
 DFF_X1 load11 (.D(net0_0),
    .CK(clk1));
 DFF_X1 load12 (.D(net0_4),
    .CK(clk1));
 DFF_X1 load13 (.D(net0_1),
    .CK(clk1));
 DFF_X1 load14 (.D(net0_3),
    .CK(clk1));
 DFF_X1 load15 (.D(net0_2),
    .CK(clk1));
 DFF_X1 load16 (.D(net0_5),
    .CK(clk1));
 DFF_X1 load17 (.D(net0_0),
    .CK(clk1));
 DFF_X1 load18 (.D(net0_4),
    .CK(clk1));
 DFF_X1 load19 (.D(net0_2),
    .CK(clk1));
 DFF_X1 load2 (.D(net0_0),
    .CK(clk1));
 DFF_X1 load20 (.D(net0_4),
    .CK(clk1));
 DFF_X1 load21 (.D(net0_1),
    .CK(clk1));
 DFF_X1 load22 (.D(net0_3),
    .CK(clk1));
 DFF_X1 load23 (.D(net0_2),
    .CK(clk1));
 DFF_X1 load24 (.D(net0_5),
    .CK(clk1));
 DFF_X1 load25 (.D(net0_0),
    .CK(clk1));
 DFF_X1 load26 (.D(net0_4),
    .CK(clk1));
 DFF_X1 load27 (.D(net0_2),
    .CK(clk1));
 DFF_X1 load28 (.D(net0_5),
    .CK(clk1));
 DFF_X1 load29 (.D(net0_0),
    .CK(clk1));
 DFF_X1 load3 (.D(net0_4),
    .CK(clk1));
 DFF_X1 load30 (.D(net0_2),
    .CK(clk1));
 DFF_X1 load31 (.D(net0_5),
    .CK(clk1));
 DFF_X1 load32 (.D(net0_2),
    .CK(clk1));
 DFF_X1 load33 (.D(net0_5),
    .CK(clk1));
 DFF_X1 load34 (.D(net0_0),
    .CK(clk1));
 DFF_X1 load4 (.D(net0_4),
    .CK(clk1));
 DFF_X1 load5 (.D(net0),
    .CK(clk1));
 DFF_X1 load6 (.D(net0_5),
    .CK(clk1));
 DFF_X1 load7 (.D(net0_0),
    .CK(clk1));
 DFF_X1 load8 (.D(net0),
    .CK(clk1));
 DFF_X1 load9 (.D(net0_4),
    .CK(clk1));
endmodule
