// Seed: 3258035169
module module_0 (
    output wand  id_0,
    input  wire  id_1,
    input  tri0  id_2,
    output wand  id_3
    , id_10,
    input  tri0  id_4,
    input  uwire id_5,
    input  tri   id_6,
    input  wor   id_7,
    input  tri0  id_8
);
  wire id_11;
  assign id_0  = 1 == 'b0;
  assign id_3  = 1 & id_2;
  assign id_10 = 1;
  wire id_12;
  assign module_1.id_1 = 0;
  wire id_13;
endmodule
module module_1 (
    input wor  id_0,
    input wire id_1
);
  assign id_3 = id_0;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_3
  );
  logic [7:0] id_5;
  assign id_3 = ~id_5[1];
endmodule
