Reading netlist file: "H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\impl\gwsynthesis\UltraSonic1.vg"
Parsing netlist file "H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\impl\gwsynthesis\UltraSonic1.vg" completed
Processing netlist completed
Reading constraint file: "H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\src\top.cst"
WARN  (CT1019) : Buf('t5_ibuf') IO type is 'LVCMOS18', but bank vccio is '3.3'
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\impl\pnr\UltraSonic1.power.html" completed
Generate file "H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\impl\pnr\UltraSonic1.pin.html" completed
Generate file "H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\impl\pnr\UltraSonic1.rpt.html" completed
Generate file "H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\impl\pnr\UltraSonic1.rpt.txt" completed
Generate file "H:\git\Pmod\Pmod_US_Speaker\sample\TangPrimer20K\UltraSonic1\impl\pnr\UltraSonic1.tr.html" completed
Sun Nov 26 12:07:21 2023

