Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 18:36:59 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_15/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                 1187        0.019        0.000                      0                 1187        2.215        0.000                       0                  1167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.490}        4.980           200.803         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.007        0.000                      0                 1187        0.019        0.000                      0                 1187        2.215        0.000                       0                  1167  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.215ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 genblk1[109].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.490ns period=4.980ns})
  Destination:            reg_out/reg_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.490ns period=4.980ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.980ns  (vclock rise@4.980ns - vclock rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 2.336ns (49.169%)  route 2.415ns (50.831%))
  Logic Levels:           18  (CARRY8=10 LUT2=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.926ns = ( 6.906 - 4.980 ) 
    Source Clock Delay      (SCD):    2.415ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.469ns (routing 0.582ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.531ns, distribution 0.739ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1166, routed)        1.469     2.415    genblk1[109].reg_in/clk_IBUF_BUFG
    SLICE_X111Y494       FDRE                                         r  genblk1[109].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y494       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     2.496 r  genblk1[109].reg_in/reg_out_reg[0]/Q
                         net (fo=3, routed)           0.262     2.758    conv/mul63/O110[0]
    SLICE_X111Y494       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[2])
                                                      0.132     2.890 r  conv/mul63/reg_out_reg[0]_i_894/O[2]
                         net (fo=1, routed)           0.135     3.025    conv/add000069/out0_16[2]
    SLICE_X111Y496       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     3.147 r  conv/add000069/reg_out[0]_i_735/O
                         net (fo=1, routed)           0.009     3.156    conv/add000069/reg_out[0]_i_735_n_0
    SLICE_X111Y496       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     3.300 r  conv/add000069/reg_out_reg[0]_i_535/O[4]
                         net (fo=1, routed)           0.254     3.554    conv/add000069/reg_out_reg[0]_i_535_n_11
    SLICE_X108Y496       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.676 r  conv/add000069/reg_out[0]_i_727/O
                         net (fo=1, routed)           0.025     3.701    conv/add000069/reg_out[0]_i_727_n_0
    SLICE_X108Y496       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.061     3.762 r  conv/add000069/reg_out_reg[0]_i_534/O[3]
                         net (fo=1, routed)           0.203     3.965    conv/add000069/reg_out_reg[0]_i_534_n_12
    SLICE_X108Y498       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     4.115 r  conv/add000069/reg_out[0]_i_298/O
                         net (fo=1, routed)           0.016     4.131    conv/add000069/reg_out[0]_i_298_n_0
    SLICE_X108Y498       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.248 r  conv/add000069/reg_out_reg[0]_i_144/CO[7]
                         net (fo=1, routed)           0.026     4.274    conv/add000069/reg_out_reg[0]_i_144_n_0
    SLICE_X108Y499       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.350 r  conv/add000069/reg_out_reg[0]_i_491/O[1]
                         net (fo=1, routed)           0.223     4.573    conv/add000069/reg_out_reg[0]_i_491_n_14
    SLICE_X108Y504       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.089     4.662 r  conv/add000069/reg_out[0]_i_267/O
                         net (fo=1, routed)           0.016     4.678    conv/add000069/reg_out[0]_i_267_n_0
    SLICE_X108Y504       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.237     4.915 r  conv/add000069/reg_out_reg[0]_i_133/O[5]
                         net (fo=1, routed)           0.431     5.346    conv/add000069/reg_out_reg[0]_i_133_n_10
    SLICE_X105Y510       LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     5.397 r  conv/add000069/reg_out[21]_i_37/O
                         net (fo=1, routed)           0.007     5.404    conv/add000069/reg_out[21]_i_37_n_0
    SLICE_X105Y510       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     5.557 r  conv/add000069/reg_out_reg[21]_i_22/CO[7]
                         net (fo=1, routed)           0.026     5.583    conv/add000069/reg_out_reg[21]_i_22_n_0
    SLICE_X105Y511       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.639 r  conv/add000069/reg_out_reg[21]_i_21/O[0]
                         net (fo=1, routed)           0.197     5.836    conv/add000069/reg_out_reg[21]_i_21_n_15
    SLICE_X104Y509       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.961 r  conv/add000069/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.016     5.977    conv/add000069/reg_out[21]_i_14_n_0
    SLICE_X104Y509       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     6.181 r  conv/add000069/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, routed)           0.184     6.365    conv/add000069/reg_out_reg[21]_i_3_n_11
    SLICE_X105Y508       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.487 r  conv/add000069/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     6.496    conv/add000069/reg_out[21]_i_6_n_0
    SLICE_X105Y508       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.676 r  conv/add000069/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, routed)           0.132     6.808    reg_out/a[21]
    SLICE_X105Y508       LUT2 (Prop_E5LUT_SLICEL_I0_O)
                                                      0.114     6.922 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, routed)          0.244     7.166    reg_out/reg_out[21]_i_1_n_0
    SLICE_X104Y508       FDRE                                         r  reg_out/reg_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.980     4.980 r  
    AP13                                              0.000     4.980 r  clk (IN)
                         net (fo=0)                   0.000     4.980    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     5.325 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.325    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.325 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.612    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.636 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1166, routed)        1.270     6.906    reg_out/clk_IBUF_BUFG
    SLICE_X104Y508       FDRE                                         r  reg_out/reg_out_reg[10]/C
                         clock pessimism              0.377     7.282    
                         clock uncertainty           -0.035     7.247    
    SLICE_X104Y508       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     7.173    reg_out/reg_out_reg[10]
  -------------------------------------------------------------------
                         required time                          7.173    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  0.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 demux/genblk1[127].z_reg[127][7]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.490ns period=4.980ns})
  Destination:            genblk1[127].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.490ns period=4.980ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.177ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Net Delay (Source):      0.786ns (routing 0.319ns, distribution 0.467ns)
  Clock Net Delay (Destination): 0.887ns (routing 0.351ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.230     0.230 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.230    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.230 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.374    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.391 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1166, routed)        0.786     1.177    demux/clk_IBUF_BUFG
    SLICE_X101Y517       FDRE                                         r  demux/genblk1[127].z_reg[127][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y517       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.216 r  demux/genblk1[127].z_reg[127][7]/Q
                         net (fo=1, routed)           0.033     1.249    genblk1[127].reg_in/D[7]
    SLICE_X101Y517       FDRE                                         r  genblk1[127].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.415     0.415 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.415    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.415 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.596    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.615 r  clk_IBUF_BUFG_inst/O
    X3Y8 (CLOCK_ROOT)    net (fo=1166, routed)        0.887     1.502    genblk1[127].reg_in/clk_IBUF_BUFG
    SLICE_X101Y517       FDRE                                         r  genblk1[127].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.320     1.183    
    SLICE_X101Y517       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.230    genblk1[127].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.490 }
Period(ns):         4.980
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.980       3.690      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.490       2.215      SLICE_X107Y499  demux/genblk1[35].z_reg[35][6]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.490       2.215      SLICE_X100Y497  demux/genblk1[35].z_reg[35][7]/C



