// Seed: 3676853624
module module_0 (
    output supply1 id_0,
    output wor id_1,
    input uwire id_2,
    input wor id_3,
    output tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input wor id_7,
    input tri id_8,
    output supply1 id_9,
    input wor id_10,
    output tri1 id_11,
    input uwire id_12,
    output tri id_13,
    input supply1 id_14,
    input supply0 id_15
);
  wire id_17;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output tri id_1,
    input supply1 id_2
);
  wire id_4;
  assign id_4 = id_4;
  assign id_4 = id_4;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_0,
      id_0
  );
  tri0 id_5 = 1;
endmodule
