Loading plugins phase: Elapsed time ==> 0s.284ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\software_control_fase.cyprj -d CY8C5888LTI-LP097 -s C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.355ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.068ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  software_control_fase.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\software_control_fase.cyprj -dcpsoc3 software_control_fase.v -verilog
======================================================================

======================================================================
Compiling:  software_control_fase.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\software_control_fase.cyprj -dcpsoc3 software_control_fase.v -verilog
======================================================================

======================================================================
Compiling:  software_control_fase.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\software_control_fase.cyprj -dcpsoc3 -verilog software_control_fase.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 12 10:50:46 2023


======================================================================
Compiling:  software_control_fase.v
Program  :   vpp
Options  :    -yv2 -q10 software_control_fase.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 12 10:50:46 2023

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'software_control_fase.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  software_control_fase.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\software_control_fase.cyprj -dcpsoc3 -verilog software_control_fase.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 12 10:50:47 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\codegentemp\software_control_fase.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\codegentemp\software_control_fase.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  software_control_fase.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\software_control_fase.cyprj -dcpsoc3 -verilog software_control_fase.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 12 10:50:47 2023

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\codegentemp\software_control_fase.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\codegentemp\software_control_fase.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\GlitchFilter_v2_0\GlitchFilter_v2_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_179
	Net_180
	\Timer:Net_260\
	Net_105
	\Timer:TimerUDB:ctrl_cmode_0\
	\Timer:TimerUDB:ctrl_ic_1\
	\Timer:TimerUDB:ctrl_ic_0\
	Net_103
	\Timer:Net_102\
	\Timer:Net_266\
	\btns:status_7\
	Q_2
	Net_164
	\DISPARADORES:control_out_1\
	Net_165
	\DISPARADORES:control_out_2\
	Net_166
	Net_167
	Net_168
	Net_169
	Net_170


Deleted 21 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__CERO_net_0
Aliasing tmpOE__disparo_net_0 to tmpOE__CERO_net_0
Aliasing \LCD:clk\ to zero
Aliasing \LCD:rst\ to zero
Aliasing \Timer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer:TimerUDB:ctrl_tmode_1\ to tmpOE__CERO_net_0
Aliasing \Timer:TimerUDB:ctrl_tmode_0\ to zero
Aliasing \Timer:TimerUDB:status_6\ to zero
Aliasing \Timer:TimerUDB:status_5\ to zero
Aliasing \Timer:TimerUDB:status_4\ to zero
Aliasing \Timer:TimerUDB:status_0\ to \Timer:TimerUDB:tc_i\
Aliasing tmpOE__D4_net_0 to tmpOE__CERO_net_0
Aliasing tmpOE__D5_net_0 to tmpOE__CERO_net_0
Aliasing tmpOE__D6_net_0 to tmpOE__CERO_net_0
Aliasing tmpOE__D7_net_0 to tmpOE__CERO_net_0
Aliasing tmpOE__E_net_0 to tmpOE__CERO_net_0
Aliasing tmpOE__RS_net_0 to tmpOE__CERO_net_0
Aliasing \btns:status_3\ to zero
Aliasing \btns:status_4\ to zero
Aliasing \btns:status_5\ to zero
Aliasing \btns:status_6\ to zero
Aliasing tmpOE__botones_net_2 to tmpOE__CERO_net_0
Aliasing tmpOE__botones_net_1 to tmpOE__CERO_net_0
Aliasing tmpOE__botones_net_0 to tmpOE__CERO_net_0
Aliasing \DISPARADORES:clk\ to zero
Aliasing \DISPARADORES:rst\ to zero
Aliasing \Timer:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer:TimerUDB:capture_out_reg_i\\D\ to \Timer:TimerUDB:capt_fifo_load_int\
Aliasing \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\ to Q_0
Aliasing Net_144_0D to zero
Aliasing Net_143_0D to zero
Aliasing \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\ to Q_1
Aliasing Net_144_1D to zero
Aliasing Net_143_1D to zero
Aliasing Net_144_2D to zero
Aliasing Net_143_2D to zero
Removing Lhs of wire one[8] = tmpOE__CERO_net_0[3]
Removing Lhs of wire tmpOE__disparo_net_0[11] = tmpOE__CERO_net_0[3]
Removing Rhs of wire Net_163[12] = \DISPARADORES:control_out_0\[222]
Removing Rhs of wire Net_163[12] = \DISPARADORES:control_0\[245]
Removing Lhs of wire \LCD:clk\[17] = zero[4]
Removing Lhs of wire \LCD:rst\[18] = zero[4]
Removing Rhs of wire Net_92[19] = \LCD:control_out_0\[20]
Removing Rhs of wire Net_92[19] = \LCD:control_0\[43]
Removing Rhs of wire Net_93[21] = \LCD:control_out_1\[22]
Removing Rhs of wire Net_93[21] = \LCD:control_1\[42]
Removing Rhs of wire Net_94[23] = \LCD:control_out_2\[24]
Removing Rhs of wire Net_94[23] = \LCD:control_2\[41]
Removing Rhs of wire Net_95[25] = \LCD:control_out_3\[26]
Removing Rhs of wire Net_95[25] = \LCD:control_3\[40]
Removing Rhs of wire Net_96[27] = \LCD:control_out_4\[28]
Removing Rhs of wire Net_96[27] = \LCD:control_4\[39]
Removing Rhs of wire Net_97[29] = \LCD:control_out_5\[30]
Removing Rhs of wire Net_97[29] = \LCD:control_5\[38]
Removing Rhs of wire Net_150[47] = \Timer:Net_53\[48]
Removing Rhs of wire Net_150[47] = \Timer:TimerUDB:tc_reg_i\[80]
Removing Lhs of wire \Timer:TimerUDB:ctrl_enable\[62] = \Timer:TimerUDB:control_7\[54]
Removing Lhs of wire \Timer:TimerUDB:ctrl_ten\[63] = \Timer:TimerUDB:control_4\[57]
Removing Lhs of wire \Timer:TimerUDB:ctrl_cmode_1\[64] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:ctrl_tmode_1\[66] = tmpOE__CERO_net_0[3]
Removing Lhs of wire \Timer:TimerUDB:ctrl_tmode_0\[67] = zero[4]
Removing Rhs of wire \Timer:TimerUDB:timer_enable\[73] = \Timer:TimerUDB:runmode_enable\[85]
Removing Rhs of wire \Timer:TimerUDB:run_mode\[74] = \Timer:TimerUDB:hwEnable_reg\[75]
Removing Lhs of wire \Timer:TimerUDB:tc_i\[79] = \Timer:TimerUDB:status_tc\[76]
Removing Lhs of wire \Timer:TimerUDB:hwEnable\[81] = \Timer:TimerUDB:control_7\[54]
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load_int\[84] = \Timer:TimerUDB:capt_fifo_load\[72]
Removing Rhs of wire Net_185[88] = \GlitchFilter_1:genblk1[0]:last_state\[254]
Removing Lhs of wire \Timer:TimerUDB:status_6\[93] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:status_5\[94] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:status_4\[95] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:status_0\[96] = \Timer:TimerUDB:status_tc\[76]
Removing Lhs of wire \Timer:TimerUDB:status_1\[97] = \Timer:TimerUDB:capt_fifo_load\[72]
Removing Rhs of wire \Timer:TimerUDB:status_2\[98] = \Timer:TimerUDB:fifo_full\[99]
Removing Rhs of wire \Timer:TimerUDB:status_3\[100] = \Timer:TimerUDB:fifo_nempty\[101]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_2\[103] = Net_150[47]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_1\[104] = \Timer:TimerUDB:trig_reg\[92]
Removing Lhs of wire \Timer:TimerUDB:cs_addr_0\[105] = \Timer:TimerUDB:per_zero\[78]
Removing Lhs of wire tmpOE__D4_net_0[139] = tmpOE__CERO_net_0[3]
Removing Lhs of wire tmpOE__D5_net_0[145] = tmpOE__CERO_net_0[3]
Removing Lhs of wire tmpOE__D6_net_0[151] = tmpOE__CERO_net_0[3]
Removing Lhs of wire tmpOE__D7_net_0[157] = tmpOE__CERO_net_0[3]
Removing Lhs of wire tmpOE__E_net_0[163] = tmpOE__CERO_net_0[3]
Removing Lhs of wire tmpOE__RS_net_0[169] = tmpOE__CERO_net_0[3]
Removing Lhs of wire \btns:status_0\[174] = Q_0[175]
Removing Rhs of wire Q_0[175] = \Debouncer_1:DEBOUNCER[0]:d_sync_0\[190]
Removing Lhs of wire \btns:status_1\[176] = Q_1[177]
Removing Rhs of wire Q_1[177] = \Debouncer_1:DEBOUNCER[1]:d_sync_0\[196]
Removing Lhs of wire \btns:status_2\[178] = QN_2[179]
Removing Lhs of wire \btns:status_3\[180] = zero[4]
Removing Lhs of wire \btns:status_4\[181] = zero[4]
Removing Lhs of wire \btns:status_5\[182] = zero[4]
Removing Lhs of wire \btns:status_6\[183] = zero[4]
Removing Lhs of wire tmpOE__botones_net_2[210] = tmpOE__CERO_net_0[3]
Removing Lhs of wire tmpOE__botones_net_1[211] = tmpOE__CERO_net_0[3]
Removing Lhs of wire tmpOE__botones_net_0[212] = tmpOE__CERO_net_0[3]
Removing Lhs of wire \DISPARADORES:clk\[220] = zero[4]
Removing Lhs of wire \DISPARADORES:rst\[221] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:capture_last\\D\[256] = zero[4]
Removing Lhs of wire \Timer:TimerUDB:hwEnable_reg\\D\[257] = \Timer:TimerUDB:control_7\[54]
Removing Lhs of wire \Timer:TimerUDB:tc_reg_i\\D\[258] = \Timer:TimerUDB:status_tc\[76]
Removing Lhs of wire \Timer:TimerUDB:capture_out_reg_i\\D\[259] = \Timer:TimerUDB:capt_fifo_load\[72]
Removing Lhs of wire \Timer:TimerUDB:trig_last\\D\[262] = Net_185[88]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_0\\D\[266] = Net_123_0[191]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[0]:d_sync_1\\D\[267] = Q_0[175]
Removing Lhs of wire Net_144_0D[268] = zero[4]
Removing Lhs of wire Net_143_0D[270] = zero[4]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_0\\D\[271] = Net_123_1[197]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[1]:d_sync_1\\D\[272] = Q_1[177]
Removing Lhs of wire Net_144_1D[273] = zero[4]
Removing Lhs of wire Net_143_1D[275] = zero[4]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[2]:d_sync_0\\D\[276] = Net_123_2[203]
Removing Lhs of wire \Debouncer_1:DEBOUNCER[2]:d_sync_1\\D\[277] = \Debouncer_1:DEBOUNCER[2]:d_sync_0\[202]
Removing Lhs of wire Net_144_2D[278] = zero[4]
Removing Lhs of wire Net_143_2D[279] = zero[4]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_2\\D\[280] = \GlitchFilter_1:genblk1[0]:samples_1\[251]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_1\\D\[281] = \GlitchFilter_1:genblk1[0]:samples_0\[252]
Removing Lhs of wire \GlitchFilter_1:genblk1[0]:samples_0\\D\[282] = Net_192[5]

------------------------------------------------------
Aliased 0 equations, 81 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__CERO_net_0' (cost = 0):
tmpOE__CERO_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer:TimerUDB:trigger_polarized\' (cost = 0):
\Timer:TimerUDB:trigger_polarized\ <= (\Timer:TimerUDB:trig_fall_detected\);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:or_term\' (cost = 4):
\GlitchFilter_1:genblk1[0]:or_term\ <= (\GlitchFilter_1:genblk1[0]:samples_0\
	OR \GlitchFilter_1:genblk1[0]:samples_1\
	OR \GlitchFilter_1:genblk1[0]:samples_2\
	OR Net_192);

Note:  Expanding virtual equation for '\GlitchFilter_1:genblk1[0]:and_term\' (cost = 1):
\GlitchFilter_1:genblk1[0]:and_term\ <= ((Net_192 and \GlitchFilter_1:genblk1[0]:samples_2\ and \GlitchFilter_1:genblk1[0]:samples_1\ and \GlitchFilter_1:genblk1[0]:samples_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Timer:TimerUDB:trigger_enable\' (cost = 5):
\Timer:TimerUDB:trigger_enable\ <= ((\Timer:TimerUDB:control_4\ and \Timer:TimerUDB:trig_fall_detected\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Timer:TimerUDB:status_tc\' (cost = 5):
\Timer:TimerUDB:status_tc\ <= ((\Timer:TimerUDB:control_4\ and \Timer:TimerUDB:run_mode\ and \Timer:TimerUDB:per_zero\ and \Timer:TimerUDB:trig_fall_detected\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 8 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer:TimerUDB:capt_fifo_load\ to zero
Removing Lhs of wire \Timer:TimerUDB:capt_fifo_load\[72] = zero[4]

------------------------------------------------------
Aliased 0 equations, 1 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\software_control_fase.cyprj -dcpsoc3 software_control_fase.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.093ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Sunday, 12 November 2023 10:50:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\adria\OneDrive\Documents\psoc\Final_MELCHOR\software_control_fase.cydsn\software_control_fase.cyprj -d CY8C5888LTI-LP097 software_control_fase.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: Net_144_0 from registered to combinatorial
    Converted constant MacroCell: Net_143_0 from registered to combinatorial
    Converted constant MacroCell: Net_144_1 from registered to combinatorial
    Converted constant MacroCell: Net_143_1 from registered to combinatorial
    Converted constant MacroCell: Net_144_2 from registered to combinatorial
    Converted constant MacroCell: Net_143_2 from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'clock'. Fanout=1, Signal=Net_197
    Digital Clock 1: Automatic-assigning  clock 'timer_clock'. Fanout=2, Signal=Net_196
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_133
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock, EnableOut: Constant 1
    UDB Clk/Enable \Debouncer_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \GlitchFilter_1:ClkSync\: with output requested to be synchronous
        ClockIn: clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = CERO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CERO(0)__PA ,
            fb => Net_192 ,
            pad => CERO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = disparo(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => disparo(0)__PA ,
            pin_input => Net_163 ,
            pad => disparo(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D4(0)__PA ,
            pin_input => Net_92 ,
            pad => D4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D5(0)__PA ,
            pin_input => Net_93 ,
            pad => D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D6(0)__PA ,
            pin_input => Net_94 ,
            pad => D6(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D7(0)__PA ,
            pin_input => Net_95 ,
            pad => D7(0)_PAD );
        Properties:
        {
        }

    Pin : Name = E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => E(0)__PA ,
            pin_input => Net_96 ,
            pad => E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS(0)__PA ,
            pin_input => Net_97 ,
            pad => RS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = botones(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => botones(0)__PA ,
            fb => Net_123_0 ,
            pad => botones(0)_PAD );
        Properties:
        {
        }

    Pin : Name = botones(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => botones(1)__PA ,
            fb => Net_123_1 ,
            pad => botones(1)_PAD );
        Properties:
        {
        }

    Pin : Name = botones(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => botones(2)__PA ,
            fb => Net_123_2 ,
            pad => botones(2)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:trig_reg\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:trig_reg\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\
        );
        Output = \Timer:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_150, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * \Timer:TimerUDB:trig_fall_detected\
        );
        Output = Net_150 (fanout=7)

    MacroCell: Name=\Timer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * !\Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * !\Timer:TimerUDB:run_mode\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * !\Timer:TimerUDB:per_zero\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:timer_enable\ (fanout=3)

    MacroCell: Name=\Timer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:timer_enable\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * \Timer:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer:TimerUDB:trig_disable\
        );
        Output = \Timer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\Timer:TimerUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_185
        );
        Output = \Timer:TimerUDB:trig_last\ (fanout=2)

    MacroCell: Name=\Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * !\Timer:TimerUDB:trig_last\ * 
              Net_185
            + !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_rise_detected\ (fanout=1)

    MacroCell: Name=\Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:trig_last\ * 
              !Net_185
            + !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:trig_fall_detected\ (fanout=6)

    MacroCell: Name=QN_2, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[2]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[2]:d_sync_1\
        );
        Output = QN_2 (fanout=1)

    MacroCell: Name=Q_0, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_123_0
        );
        Output = Q_0 (fanout=1)

    MacroCell: Name=Q_1, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_123_1
        );
        Output = Q_1 (fanout=1)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[2]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_123_2
        );
        Output = \Debouncer_1:DEBOUNCER[2]:d_sync_0\ (fanout=2)

    MacroCell: Name=\Debouncer_1:DEBOUNCER[2]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[2]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[2]:d_sync_1\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_2\ (fanout=1)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_1\ (fanout=2)

    MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_192
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_0\ (fanout=2)

    MacroCell: Name=Net_185, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_192 * Net_185 * !\GlitchFilter_1:genblk1[0]:samples_2\ * 
              !\GlitchFilter_1:genblk1[0]:samples_1\ * 
              !\GlitchFilter_1:genblk1[0]:samples_0\
            + Net_192 * !Net_185 * \GlitchFilter_1:genblk1[0]:samples_2\ * 
              \GlitchFilter_1:genblk1[0]:samples_1\ * 
              \GlitchFilter_1:genblk1[0]:samples_0\
        );
        Output = Net_185 (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer:TimerUDB:sT8:timerdp:u0\
        PORT MAP (
            clock => Net_196 ,
            cs_addr_2 => Net_150 ,
            cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
            cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
            z0_comb => \Timer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer:TimerUDB:status_2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_150 ,
            clock => Net_196 ,
            status_3 => \Timer:TimerUDB:status_3\ ,
            status_2 => \Timer:TimerUDB:status_2\ ,
            status_0 => \Timer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\btns:sts_intr:sts_reg\
        PORT MAP (
            status_2 => QN_2 ,
            status_1 => Q_1 ,
            status_0 => Q_0 ,
            interrupt => Net_115 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000100"
            cy_md_select = "0000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\LCD:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LCD:control_7\ ,
            control_6 => \LCD:control_6\ ,
            control_5 => Net_97 ,
            control_4 => Net_96 ,
            control_3 => Net_95 ,
            control_2 => Net_94 ,
            control_1 => Net_93 ,
            control_0 => Net_92 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_196 ,
            control_7 => \Timer:TimerUDB:control_7\ ,
            control_6 => \Timer:TimerUDB:control_6\ ,
            control_5 => \Timer:TimerUDB:control_5\ ,
            control_4 => \Timer:TimerUDB:control_4\ ,
            control_3 => \Timer:TimerUDB:control_3\ ,
            control_2 => \Timer:TimerUDB:control_2\ ,
            control_1 => \Timer:TimerUDB:control_1\ ,
            control_0 => \Timer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\DISPARADORES:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \DISPARADORES:control_7\ ,
            control_6 => \DISPARADORES:control_6\ ,
            control_5 => \DISPARADORES:control_5\ ,
            control_4 => \DISPARADORES:control_4\ ,
            control_3 => \DISPARADORES:control_3\ ,
            control_2 => \DISPARADORES:control_2\ ,
            control_1 => \DISPARADORES:control_1\ ,
            control_0 => Net_163 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =actualizar
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =DIS
        PORT MAP (
            interrupt => Net_150 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   14 :   34 :   48 : 29.17 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   18 :  174 :  192 :  9.38 %
  Unique P-terms              :   23 :  361 :  384 :  5.99 %
  Total P-terms               :   24 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    StatusI Registers         :    2 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.156ms
Tech Mapping phase: Elapsed time ==> 0s.240ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(0)][IoId=(1)] : CERO(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : D4(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : D5(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : D6(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : D7(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : E(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : RS(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : botones(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : botones(1) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : botones(2) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : disparo(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.369ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    8 :   40 :   48 :  16.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.50
                   Pterms :            3.00
               Macrocells :            2.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.028ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          4 :       7.75 :       4.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_192
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_1\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=9, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_185, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_192 * Net_185 * !\GlitchFilter_1:genblk1[0]:samples_2\ * 
              !\GlitchFilter_1:genblk1[0]:samples_1\ * 
              !\GlitchFilter_1:genblk1[0]:samples_0\
            + Net_192 * !Net_185 * \GlitchFilter_1:genblk1[0]:samples_2\ * 
              \GlitchFilter_1:genblk1[0]:samples_1\ * 
              \GlitchFilter_1:genblk1[0]:samples_0\
        );
        Output = Net_185 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\GlitchFilter_1:genblk1[0]:samples_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_197) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \GlitchFilter_1:genblk1[0]:samples_0\
        );
        Output = \GlitchFilter_1:genblk1[0]:samples_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\Timer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_150 ,
        clock => Net_196 ,
        status_3 => \Timer:TimerUDB:status_3\ ,
        status_2 => \Timer:TimerUDB:status_2\ ,
        status_0 => \Timer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_196 ,
        control_7 => \Timer:TimerUDB:control_7\ ,
        control_6 => \Timer:TimerUDB:control_6\ ,
        control_5 => \Timer:TimerUDB:control_5\ ,
        control_4 => \Timer:TimerUDB:control_4\ ,
        control_3 => \Timer:TimerUDB:control_3\ ,
        control_2 => \Timer:TimerUDB:control_2\ ,
        control_1 => \Timer:TimerUDB:control_1\ ,
        control_0 => \Timer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:trig_reg\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:timer_enable\ * 
              \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:trig_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_7\
        );
        Output = \Timer:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:timer_enable\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * \Timer:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer:TimerUDB:trig_disable\
        );
        Output = \Timer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Timer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * !\Timer:TimerUDB:timer_enable\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * !\Timer:TimerUDB:run_mode\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
            + !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * !\Timer:TimerUDB:per_zero\ * 
              !\Timer:TimerUDB:trig_disable\ * 
              \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:timer_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer:TimerUDB:sT8:timerdp:u0\
    PORT MAP (
        clock => Net_196 ,
        cs_addr_2 => Net_150 ,
        cs_addr_1 => \Timer:TimerUDB:trig_reg\ ,
        cs_addr_0 => \Timer:TimerUDB:per_zero\ ,
        z0_comb => \Timer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer:TimerUDB:status_2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\Timer:TimerUDB:trig_rise_detected\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * !\Timer:TimerUDB:trig_last\ * 
              Net_185
            + !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_rise_detected\
        );
        Output = \Timer:TimerUDB:trig_rise_detected\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Timer:TimerUDB:trig_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_185
        );
        Output = \Timer:TimerUDB:trig_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Timer:TimerUDB:trig_fall_detected\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:trig_last\ * 
              !Net_185
            + !Net_150 * \Timer:TimerUDB:control_7\ * 
              \Timer:TimerUDB:control_4\ * 
              \Timer:TimerUDB:trig_fall_detected\
        );
        Output = \Timer:TimerUDB:trig_fall_detected\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_150, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_196) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer:TimerUDB:control_4\ * \Timer:TimerUDB:run_mode\ * 
              \Timer:TimerUDB:per_zero\ * \Timer:TimerUDB:trig_fall_detected\
        );
        Output = Net_150 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\LCD:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LCD:control_7\ ,
        control_6 => \LCD:control_6\ ,
        control_5 => Net_97 ,
        control_4 => Net_96 ,
        control_3 => Net_95 ,
        control_2 => Net_94 ,
        control_1 => Net_93 ,
        control_0 => Net_92 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[2]:d_sync_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Debouncer_1:DEBOUNCER[2]:d_sync_0\
        );
        Output = \Debouncer_1:DEBOUNCER[2]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Q_1, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_123_1
        );
        Output = Q_1 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=QN_2, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Debouncer_1:DEBOUNCER[2]:d_sync_0\ * 
              \Debouncer_1:DEBOUNCER[2]:d_sync_1\
        );
        Output = QN_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Q_0, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_123_0
        );
        Output = Q_0 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Debouncer_1:DEBOUNCER[2]:d_sync_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_133) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_123_2
        );
        Output = \Debouncer_1:DEBOUNCER[2]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\btns:sts_intr:sts_reg\
    PORT MAP (
        status_2 => QN_2 ,
        status_1 => Q_1 ,
        status_0 => Q_0 ,
        interrupt => Net_115 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000100"
        cy_md_select = "0000000"
    }
    Clock Enable: True

controlcell: Name =\DISPARADORES:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \DISPARADORES:control_7\ ,
        control_6 => \DISPARADORES:control_6\ ,
        control_5 => \DISPARADORES:control_5\ ,
        control_4 => \DISPARADORES:control_4\ ,
        control_3 => \DISPARADORES:control_3\ ,
        control_2 => \DISPARADORES:control_2\ ,
        control_1 => \DISPARADORES:control_1\ ,
        control_0 => Net_163 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =DIS
        PORT MAP (
            interrupt => Net_150 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =actualizar
        PORT MAP (
            interrupt => Net_115 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = disparo(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => disparo(0)__PA ,
        pin_input => Net_163 ,
        pad => disparo(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CERO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CERO(0)__PA ,
        fb => Net_192 ,
        pad => CERO(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = botones(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => botones(0)__PA ,
        fb => Net_123_0 ,
        pad => botones(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = botones(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => botones(1)__PA ,
        fb => Net_123_1 ,
        pad => botones(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = RS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS(0)__PA ,
        pin_input => Net_97 ,
        pad => RS(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => E(0)__PA ,
        pin_input => Net_96 ,
        pad => E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = D4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D4(0)__PA ,
        pin_input => Net_92 ,
        pad => D4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D5(0)__PA ,
        pin_input => Net_93 ,
        pad => D5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D6(0)__PA ,
        pin_input => Net_94 ,
        pad => D6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D7(0)__PA ,
        pin_input => Net_95 ,
        pad => D7(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = botones(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => botones(2)__PA ,
        fb => Net_123_2 ,
        pad => botones(2)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_197 ,
            dclk_0 => Net_197_local ,
            dclk_glb_1 => Net_196 ,
            dclk_1 => Net_196_local ,
            dclk_glb_2 => Net_133 ,
            dclk_2 => Net_133_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+--------------
   0 |   0 |     * |      NONE |         CMOS_OUT | disparo(0) | In(Net_163)
     |   1 |     * |      NONE |    RES_PULL_DOWN |    CERO(0) | FB(Net_192)
-----+-----+-------+-----------+------------------+------------+--------------
   3 |   0 |     * |      NONE |      RES_PULL_UP | botones(0) | FB(Net_123_0)
     |   1 |     * |      NONE |      RES_PULL_UP | botones(1) | FB(Net_123_1)
     |   2 |     * |      NONE |         CMOS_OUT |      RS(0) | In(Net_97)
     |   3 |     * |      NONE |         CMOS_OUT |       E(0) | In(Net_96)
     |   4 |     * |      NONE |         CMOS_OUT |      D4(0) | In(Net_92)
     |   5 |     * |      NONE |         CMOS_OUT |      D5(0) | In(Net_93)
     |   6 |     * |      NONE |         CMOS_OUT |      D6(0) | In(Net_94)
     |   7 |     * |      NONE |         CMOS_OUT |      D7(0) | In(Net_95)
-----+-----+-------+-----------+------------------+------------+--------------
  15 |   0 |     * |      NONE |      RES_PULL_UP | botones(2) | FB(Net_123_2)
------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.048ms
Digital Placement phase: Elapsed time ==> 1s.349ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "software_control_fase_r.vh2" --pcf-path "software_control_fase.pco" --des-name "software_control_fase" --dsf-path "software_control_fase.dsf" --sdc-path "software_control_fase.sdc" --lib-path "software_control_fase_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.240ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.052ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in software_control_fase_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.400ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.328ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.156ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.156ms
API generation phase: Elapsed time ==> 1s.357ms
Dependency generation phase: Elapsed time ==> 0s.022ms
Cleanup phase: Elapsed time ==> 0s.000ms
