Release 12.4 - xst M.81d (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: S3.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "S3.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "S3"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : S3
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/l2/philippot/TP6/S3.vhf" in Library work.
Architecture behavioral of Entity connecteur_muser_s3 is up to date.
Architecture behavioral of Entity connecteur16_muser_s3 is up to date.
Architecture behavioral of Entity fd16ce_mxilinx_s3 is up to date.
Architecture behavioral of Entity s3 is up to date.
Compiling vhdl file "/home/l2/philippot/TP6/connecteur16.vhf" in Library work.
Architecture behavioral of Entity connecteur_muser_connecteur16 is up to date.
Architecture behavioral of Entity connecteur16 is up to date.
Compiling vhdl file "/home/l2/philippot/TP6/connecteur.vhf" in Library work.
Architecture behavioral of Entity connecteur is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <S3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD16CE_MXILINX_S3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <connecteur16_MUSER_S3> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <connecteur_MUSER_S3> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <S3> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  CO_13" for instance <CO> in unit <S3>.
    Set user-defined property "HU_SET =  Ram_11" for instance <Ram> in unit <S3>.
    Set user-defined property "HU_SET =  Rdm_12" for instance <Rdm> in unit <S3>.
    Set user-defined property "HU_SET =  Rd_ext_10" for instance <Rd_ext> in unit <S3>.
    Set user-defined property "HU_SET =  Ri_14" for instance <Ri> in unit <S3>.
    Set user-defined property "HU_SET =  Rled_5" for instance <Rled> in unit <S3>.
    Set user-defined property "HU_SET =  Rsrc1_8" for instance <Rsrc1> in unit <S3>.
    Set user-defined property "HU_SET =  Rsrc2_9" for instance <Rsrc2> in unit <S3>.
    Set user-defined property "HU_SET =  Rsw_6" for instance <Rsw> in unit <S3>.
    Set user-defined property "HU_SET =  R1_0" for instance <R1> in unit <S3>.
    Set user-defined property "HU_SET =  R2_1" for instance <R2> in unit <S3>.
    Set user-defined property "HU_SET =  R3_2" for instance <R3> in unit <S3>.
    Set user-defined property "HU_SET =  R4_3" for instance <R4> in unit <S3>.
    Set user-defined property "HU_SET =  R5_4" for instance <R5> in unit <S3>.
    Set user-defined property "HU_SET =  R7seg_7" for instance <R7seg> in unit <S3>.
Entity <S3> analyzed. Unit <S3> generated.

Analyzing Entity <FD16CE_MXILINX_S3> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q4> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q5> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q6> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q7> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q8> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q9> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q10> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q11> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q12> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q13> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q14> in unit <FD16CE_MXILINX_S3>.
    Set user-defined property "INIT =  0" for instance <I_Q15> in unit <FD16CE_MXILINX_S3>.
Entity <FD16CE_MXILINX_S3> analyzed. Unit <FD16CE_MXILINX_S3> generated.

Analyzing Entity <connecteur16_MUSER_S3> in library <work> (Architecture <behavioral>).
Entity <connecteur16_MUSER_S3> analyzed. Unit <connecteur16_MUSER_S3> generated.

Analyzing Entity <connecteur_MUSER_S3> in library <work> (Architecture <behavioral>).
Entity <connecteur_MUSER_S3> analyzed. Unit <connecteur_MUSER_S3> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <FD16CE_MXILINX_S3>.
    Related source file is "/home/l2/philippot/TP6/S3.vhf".
Unit <FD16CE_MXILINX_S3> synthesized.


Synthesizing Unit <connecteur_MUSER_S3>.
    Related source file is "/home/l2/philippot/TP6/S3.vhf".
Unit <connecteur_MUSER_S3> synthesized.


Synthesizing Unit <connecteur16_MUSER_S3>.
    Related source file is "/home/l2/philippot/TP6/S3.vhf".
Unit <connecteur16_MUSER_S3> synthesized.


Synthesizing Unit <S3>.
    Related source file is "/home/l2/philippot/TP6/S3.vhf".
WARNING:Xst:653 - Signal <Rsw_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rsrc2_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rsrc2_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rsrc1_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rsrc1_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rled_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Ri_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <Ri_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Ri_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rdm_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <Rdm_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rdm_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rd_ext_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <Rd_ext_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Rd_ext_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Ram_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <Ram_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R7seg_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R7seg_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R5_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R5_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R4_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R4_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R3_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R3_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R2_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R2_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R1_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <R1_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <CO_D_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
WARNING:Xst:653 - Signal <CO_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <CO_CE_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <S3> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 240
 Flip-Flops                                            : 240

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <S3> ...

Optimizing unit <FD16CE_MXILINX_S3> ...

Optimizing unit <connecteur16_MUSER_S3> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block S3, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 240
 Flip-Flops                                            : 240

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : S3.ngr
Top Level Output File Name         : S3
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 49

Cell Usage :
# BELS                             : 482
#      AND2                        : 240
#      GND                         : 1
#      OR2                         : 240
#      VCC                         : 1
# FlipFlops/Latches                : 240
#      FDCE                        : 240
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 48
#      IBUF                        : 16
#      OBUF                        : 32
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      135  out of   8672     1%  
 Number of Slice Flip Flops:            240  out of  17344     1%  
 Number of IOs:                          49
 Number of bonded IOBs:                  49  out of    250    19%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 240   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
XLXN_49(XLXI_49:G)                 | NONE(CO/I_Q0)          | 240   |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 19.765ns (Maximum Frequency: 50.594MHz)
   Minimum input arrival time before clock: 1.946ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 19.765ns (frequency: 50.594MHz)
  Total number of paths / destination ports: 2400 / 160
-------------------------------------------------------------------------
Delay:               19.765ns (Levels of Logic = 17)
  Source:            R1/I_Q0 (FF)
  Destination:       R7seg/I_Q0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: R1/I_Q0 to R7seg/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.420  I_Q0 (Q<0>)
     end scope: 'R1'
     AND2:I0->O            1   0.704   0.420  c0/c0/XLXI_1 (c0/c0/XLXN_3)
     OR2:I1->O             1   0.704   0.420  c0/c0/XLXI_2 (XLXN_5<0>)
     OR2:I0->O             1   0.704   0.420  c1/c0/XLXI_2 (XLXN_13<0>)
     OR2:I0->O             1   0.704   0.420  c2/c0/XLXI_2 (XLXN_10<0>)
     OR2:I0->O             1   0.704   0.420  c3/c0/XLXI_2 (R4out2<0>)
     OR2:I0->O             1   0.704   0.420  c4/c0/XLXI_2 (XLXN_19<0>)
     OR2:I0->O             1   0.704   0.420  c5/c0/XLXI_2 (XLXN_27<0>)
     OR2:I0->O             1   0.704   0.420  c6/c0/XLXI_2 (XLXN_25<0>)
     OR2:I0->O             1   0.704   0.420  c7/c0/XLXI_2 (R7segout2<0>)
     OR2:I0->O             1   0.704   0.420  c8/c0/XLXI_2 (Rsrc1out2<0>)
     OR2:I0->O             1   0.704   0.420  c14/c0/XLXI_2 (XLXN_40<0>)
     OR2:I0->O             1   0.704   0.420  c9/c0/XLXI_2 (Rdextout2<0>)
     OR2:I0->O             1   0.704   0.420  c10/c0/XLXI_2 (XLXN_57<0>)
     OR2:I0->O             1   0.704   0.420  c11/c0/XLXI_2 (XLXN_51<0>)
     OR2:I0->O             1   0.704   0.420  c12/c0/XLXI_2 (XLXN_54<0>)
     OR2:I0->O            10   0.704   0.882  c13/c0/XLXI_2 (XLXN_119<0>)
     begin scope: 'R7seg'
     FDCE:D                    0.308          I_Q0
    ----------------------------------------
    Total                     19.765ns (12.163ns logic, 7.602ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 2)
  Source:            switches<0> (PAD)
  Destination:       Rsw/I_Q0 (FF)
  Destination Clock: clk rising

  Data Path: switches<0> to Rsw/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  switches_0_IBUF (switches_0_IBUF)
     begin scope: 'Rsw'
     FDCE:D                    0.308          I_Q0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 2)
  Source:            R7seg/I_Q15 (FF)
  Destination:       D7seg<15> (PAD)
  Source Clock:      clk rising

  Data Path: R7seg/I_Q15 to D7seg<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.591   0.447  I_Q15 (Q<15>)
     end scope: 'R7seg'
     OBUF:I->O                 3.272          D7seg_15_OBUF (D7seg<15>)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.06 secs
 
--> 


Total memory usage is 352980 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    0 (   0 filtered)

