$date
	Sun Oct 23 07:06:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#755788
b11001 !
1"
#755790
b11001 &
b11001 %
1$
#755791
0"
#755794
b1001100 &
b1001100 %
#755798
b100110 &
b100110 %
#755802
b10011 &
b10011 %
#755806
b111010 &
b111010 %
#755810
b11101 &
b11101 %
#755814
b1011000 &
b1011000 %
#755818
b101100 &
b101100 %
#755822
b10110 &
b10110 %
#755826
b1011 &
b1011 %
#755830
b100010 &
b100010 %
#755834
b10001 &
b10001 %
#755838
b110100 &
b110100 %
#755842
b11010 &
b11010 %
#755846
b1101 &
b1101 %
#755850
b101000 &
b101000 %
#755854
b10100 &
b10100 %
#755858
b1010 &
b1010 %
#755862
b101 &
b101 %
#755866
b10000 &
b10000 %
#755870
b1000 &
b1000 %
#755874
b100 &
b100 %
#755878
b10 &
b10 %
#755882
b1 &
b1 %
1#
#755886
b0 &
0#
b0 %
0$
#1759094
b1001 &
b1001 %
1$
b1001 !
1"
#1759095
0"
#1759098
b11100 &
b11100 %
#1759102
b1110 &
b1110 %
#1759106
b111 &
b111 %
#1759110
b10110 &
b10110 %
#1759114
b1011 &
b1011 %
#1759118
b100010 &
b100010 %
#1759122
b10001 &
b10001 %
#1759126
b110100 &
b110100 %
#1759130
b11010 &
b11010 %
#1759134
b1101 &
b1101 %
#1759138
b101000 &
b101000 %
#1759142
b10100 &
b10100 %
#1759146
b1010 &
b1010 %
#1759150
b101 &
b101 %
#1759154
b10000 &
b10000 %
#1759158
b1000 &
b1000 %
#1759162
b100 &
b100 %
#1759166
b10 &
b10 %
#1759170
b1 &
b1 %
1#
#1759174
b0 &
0#
b0 %
0$
#2704192
b11100 !
1"
#2704194
b11100 &
b11100 %
1$
#2704195
0"
#2704198
b1110 &
b1110 %
#2704202
b111 &
b111 %
#2704206
b10110 &
b10110 %
#2704210
b1011 &
b1011 %
#2704214
b100010 &
b100010 %
#2704218
b10001 &
b10001 %
#2704222
b110100 &
b110100 %
#2704226
b11010 &
b11010 %
#2704230
b1101 &
b1101 %
#2704234
b101000 &
b101000 %
#2704238
b10100 &
b10100 %
#2704242
b1010 &
b1010 %
#2704246
b101 &
b101 %
#2704250
b10000 &
b10000 %
#2704254
b1000 &
b1000 %
#2704258
b100 &
b100 %
#2704262
b10 &
b10 %
#2704266
b1 &
b1 %
1#
#2704270
b0 &
0#
b0 %
0$
#4500012
