(pcb "/media/henrique/ARQUIVOS-HD/MEGA/GOOGLE DRIVE/Hackerman/Projects/Origin_8-bit-Computer/HARDWARE/EDA/KiCad/8-bit computer/Logic Unit.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.5+dfsg1-2build2")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  206000 -126000  106000 -126000  106000 -76000  206000 -76000
            206000 -126000)
    )
    (keepout "" (polygon signal 0  152876 -121505  152632 -121546  152397 -121626  152180 -121744
            151984 -121896  151816 -122079  151681 -122286  151581 -122513
            151520 -122753  151500 -123000  151520 -123247  151581 -123487
            151681 -123714  151816 -123921  151984 -124104  152180 -124256
            152397 -124374  152632 -124454  152876 -124495  153124 -124495
            153368 -124454  153603 -124374  153820 -124256  154016 -124104
            154184 -123921  154319 -123714  154419 -123487  154480 -123247
            154500 -123000  154480 -122753  154419 -122513  154319 -122286
            154184 -122079  154016 -121896  153820 -121744  153603 -121626
            153368 -121546  153124 -121505  152876 -121505))
    (keepout "" (polygon signal 0  158876 -121505  158632 -121546  158397 -121626  158180 -121744
            157984 -121896  157816 -122079  157681 -122286  157581 -122513
            157520 -122753  157500 -123000  157520 -123247  157581 -123487
            157681 -123714  157816 -123921  157984 -124104  158180 -124256
            158397 -124374  158632 -124454  158876 -124495  159124 -124495
            159368 -124454  159603 -124374  159820 -124256  160016 -124104
            160184 -123921  160319 -123714  160419 -123487  160480 -123247
            160500 -123000  160480 -122753  160419 -122513  160319 -122286
            160184 -122079  160016 -121896  159820 -121744  159603 -121626
            159368 -121546  159124 -121505  158876 -121505))
    (keepout "" (polygon signal 0  108876 -121505  108632 -121546  108397 -121626  108180 -121744
            107984 -121896  107816 -122079  107681 -122286  107581 -122513
            107520 -122753  107500 -123000  107520 -123247  107581 -123487
            107681 -123714  107816 -123921  107984 -124104  108180 -124256
            108397 -124374  108632 -124454  108876 -124495  109124 -124495
            109368 -124454  109603 -124374  109820 -124256  110016 -124104
            110184 -123921  110319 -123714  110419 -123487  110480 -123247
            110500 -123000  110480 -122753  110419 -122513  110319 -122286
            110184 -122079  110016 -121896  109820 -121744  109603 -121626
            109368 -121546  109124 -121505  108876 -121505))
    (keepout "" (polygon signal 0  202876 -121505  202632 -121546  202397 -121626  202180 -121744
            201984 -121896  201816 -122079  201681 -122286  201581 -122513
            201520 -122753  201500 -123000  201520 -123247  201581 -123487
            201681 -123714  201816 -123921  201984 -124104  202180 -124256
            202397 -124374  202632 -124454  202876 -124495  203124 -124495
            203368 -124454  203603 -124374  203820 -124256  204016 -124104
            204184 -123921  204319 -123714  204419 -123487  204480 -123247
            204500 -123000  204480 -122753  204419 -122513  204319 -122286
            204184 -122079  204016 -121896  203820 -121744  203603 -121626
            203368 -121546  203124 -121505  202876 -121505))
    (keepout "" (polygon signal 0  152876 -77505.1  152632 -77545.9  152397 -77626.3  152180 -77744.2
            151984 -77896.4  151816 -78078.7  151681 -78286.1  151581 -78513
            151520 -78753.1  151500 -79000  151520 -79246.9  151581 -79487
            151681 -79713.9  151816 -79921.3  151984 -80103.6  152180 -80255.8
            152397 -80373.7  152632 -80454.1  152876 -80494.9  153124 -80494.9
            153368 -80454.1  153603 -80373.7  153820 -80255.8  154016 -80103.6
            154184 -79921.3  154319 -79713.9  154419 -79487  154480 -79246.9
            154500 -79000  154480 -78753.1  154419 -78513  154319 -78286.1
            154184 -78078.7  154016 -77896.4  153820 -77744.2  153603 -77626.3
            153368 -77545.9  153124 -77505.1  152876 -77505.1))
    (keepout "" (polygon signal 0  158876 -77505.1  158632 -77545.9  158397 -77626.3  158180 -77744.2
            157984 -77896.4  157816 -78078.7  157681 -78286.1  157581 -78513
            157520 -78753.1  157500 -79000  157520 -79246.9  157581 -79487
            157681 -79713.9  157816 -79921.3  157984 -80103.6  158180 -80255.8
            158397 -80373.7  158632 -80454.1  158876 -80494.9  159124 -80494.9
            159368 -80454.1  159603 -80373.7  159820 -80255.8  160016 -80103.6
            160184 -79921.3  160319 -79713.9  160419 -79487  160480 -79246.9
            160500 -79000  160480 -78753.1  160419 -78513  160319 -78286.1
            160184 -78078.7  160016 -77896.4  159820 -77744.2  159603 -77626.3
            159368 -77545.9  159124 -77505.1  158876 -77505.1))
    (keepout "" (polygon signal 0  108876 -77505.1  108632 -77545.9  108397 -77626.3  108180 -77744.2
            107984 -77896.4  107816 -78078.7  107681 -78286.1  107581 -78513
            107520 -78753.1  107500 -79000  107520 -79246.9  107581 -79487
            107681 -79713.9  107816 -79921.3  107984 -80103.6  108180 -80255.8
            108397 -80373.7  108632 -80454.1  108876 -80494.9  109124 -80494.9
            109368 -80454.1  109603 -80373.7  109820 -80255.8  110016 -80103.6
            110184 -79921.3  110319 -79713.9  110419 -79487  110480 -79246.9
            110500 -79000  110480 -78753.1  110419 -78513  110319 -78286.1
            110184 -78078.7  110016 -77896.4  109820 -77744.2  109603 -77626.3
            109368 -77545.9  109124 -77505.1  108876 -77505.1))
    (keepout "" (polygon signal 0  202876 -77505.1  202632 -77545.9  202397 -77626.3  202180 -77744.2
            201984 -77896.4  201816 -78078.7  201681 -78286.1  201581 -78513
            201520 -78753.1  201500 -79000  201520 -79246.9  201581 -79487
            201681 -79713.9  201816 -79921.3  201984 -80103.6  202180 -80255.8
            202397 -80373.7  202632 -80454.1  202876 -80494.9  203124 -80494.9
            203368 -80454.1  203603 -80373.7  203820 -80255.8  204016 -80103.6
            204184 -79921.3  204319 -79713.9  204419 -79487  204480 -79246.9
            204500 -79000  204480 -78753.1  204419 -78513  204319 -78286.1
            204184 -78078.7  204016 -77896.4  203820 -77744.2  203603 -77626.3
            203368 -77545.9  203124 -77505.1  202876 -77505.1))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U41 162500 -102500 front 0 (PN 74LS32))
      (place U40 162500 -81250 front 0 (PN 74LS32))
      (place U39 183000 -102500 front 0 (PN 74LS86))
      (place U38 183000 -81250 front 0 (PN 74LS86))
      (place U37 137250 -101500 front 0 (PN 74LS32))
      (place U36 137250 -81250 front 0 (PN 74LS32))
      (place U35 117750 -101500 front 0 (PN 74LS08))
      (place U34 118000 -81250 front 0 (PN 74LS08))
    )
    (component Connector_PinSocket_2.00mm:PinSocket_1x09_P2.00mm_Vertical
      (place J49 109000 -93000 front 0 (PN ACC_B[7...0]))
      (place J48 170000 -123000 front 90 (PN B_REG_B[7...0]))
      (place J47 203250 -93000 front 0 (PN XOR_NOT_B[7...0]))
      (place J46 132750 -123000 front 90 (PN OR_B[7...0]))
      (place J45 113250 -123000 front 90 (PN AND_B[7...0]))
    )
    (component Connector_PinSocket_2.00mm:PinSocket_1x03_P2.00mm_Vertical
      (place J44 196750 -123250 front 270 (PN POWER))
    )
    (component Connector_PinSocket_2.00mm:PinSocket_1x02_P2.00mm_Vertical
      (place J43 175750 -79000 front 90 (PN CONTROL))
    )
    (component Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm
      (place C43 170000 -78000 front 180 (PN "100nF 63V"))
      (place C42 190750 -78000 front 180 (PN "100nF 63V"))
      (place C41 193500 -102500 front 0 (PN "100nF 63V"))
      (place C40 147750 -101500 front 0 (PN "100nF 63V"))
      (place C39 145000 -78000 front 180 (PN "100nF 63V"))
      (place C38 128250 -101500 front 0 (PN "100nF 63V"))
      (place C37 173000 -102500 front 0 (PN "100nF 63V"))
      (place C36 125750 -78000 front 180 (PN "100nF 63V"))
    )
  )
  (library
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 50  9100 1550  -1450 1550))
      (outline (path signal 50  9100 -16800  9100 1550))
      (outline (path signal 50  -1450 -16800  9100 -16800))
      (outline (path signal 50  -1450 1550  -1450 -16800))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image Connector_PinSocket_2.00mm:PinSocket_1x09_P2.00mm_Vertical
      (outline (path signal 50  -1500 -17500  -1500 1500))
      (outline (path signal 50  1500 -17500  -1500 -17500))
      (outline (path signal 50  1500 1500  1500 -17500))
      (outline (path signal 50  -1500 1500  1500 1500))
      (outline (path signal 120  0 1060  1060 1060))
      (outline (path signal 120  1060 1060  1060 0))
      (outline (path signal 120  1060 -1000  1060 -17060))
      (outline (path signal 120  -1060 -17060  1060 -17060))
      (outline (path signal 120  -1060 -1000  -1060 -17060))
      (outline (path signal 120  -1060 -1000  1060 -1000))
      (outline (path signal 100  -1000 -17000  -1000 1000))
      (outline (path signal 100  1000 -17000  -1000 -17000))
      (outline (path signal 100  1000 500  1000 -17000))
      (outline (path signal 100  500 1000  1000 500))
      (outline (path signal 100  -1000 1000  500 1000))
      (pin Oval[A]Pad_1350x1350_um 9 0 -16000)
      (pin Oval[A]Pad_1350x1350_um 8 0 -14000)
      (pin Oval[A]Pad_1350x1350_um 7 0 -12000)
      (pin Oval[A]Pad_1350x1350_um 6 0 -10000)
      (pin Oval[A]Pad_1350x1350_um 5 0 -8000)
      (pin Oval[A]Pad_1350x1350_um 4 0 -6000)
      (pin Oval[A]Pad_1350x1350_um 3 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
    )
    (image Connector_PinSocket_2.00mm:PinSocket_1x03_P2.00mm_Vertical
      (outline (path signal 50  -1500 -5500  -1500 1500))
      (outline (path signal 50  1500 -5500  -1500 -5500))
      (outline (path signal 50  1500 1500  1500 -5500))
      (outline (path signal 50  -1500 1500  1500 1500))
      (outline (path signal 120  0 1060  1060 1060))
      (outline (path signal 120  1060 1060  1060 0))
      (outline (path signal 120  1060 -1000  1060 -5060))
      (outline (path signal 120  -1060 -5060  1060 -5060))
      (outline (path signal 120  -1060 -1000  -1060 -5060))
      (outline (path signal 120  -1060 -1000  1060 -1000))
      (outline (path signal 100  -1000 -5000  -1000 1000))
      (outline (path signal 100  1000 -5000  -1000 -5000))
      (outline (path signal 100  1000 500  1000 -5000))
      (outline (path signal 100  500 1000  1000 500))
      (outline (path signal 100  -1000 1000  500 1000))
      (pin Oval[A]Pad_1350x1350_um 3 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
    )
    (image Connector_PinSocket_2.00mm:PinSocket_1x02_P2.00mm_Vertical
      (outline (path signal 50  -1500 -3500  -1500 1500))
      (outline (path signal 50  1500 -3500  -1500 -3500))
      (outline (path signal 50  1500 1500  1500 -3500))
      (outline (path signal 50  -1500 1500  1500 1500))
      (outline (path signal 120  0 1060  1060 1060))
      (outline (path signal 120  1060 1060  1060 0))
      (outline (path signal 120  1060 -1000  1060 -3060))
      (outline (path signal 120  -1060 -3060  1060 -3060))
      (outline (path signal 120  -1060 -1000  -1060 -3060))
      (outline (path signal 120  -1060 -1000  1060 -1000))
      (outline (path signal 100  -1000 -3000  -1000 1000))
      (outline (path signal 100  1000 -3000  -1000 -3000))
      (outline (path signal 100  1000 500  1000 -3000))
      (outline (path signal 100  500 1000  1000 500))
      (outline (path signal 100  -1000 1000  500 1000))
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
    )
    (image Capacitor_THT:C_Rect_L7.0mm_W2.5mm_P5.00mm
      (outline (path signal 50  6250 1500  -1250 1500))
      (outline (path signal 50  6250 -1500  6250 1500))
      (outline (path signal 50  -1250 -1500  6250 -1500))
      (outline (path signal 50  -1250 1500  -1250 -1500))
      (outline (path signal 120  6120 1370  6120 -1370))
      (outline (path signal 120  -1120 1370  -1120 -1370))
      (outline (path signal 120  -1120 -1370  6120 -1370))
      (outline (path signal 120  -1120 1370  6120 1370))
      (outline (path signal 100  6000 1250  -1000 1250))
      (outline (path signal 100  6000 -1250  6000 1250))
      (outline (path signal 100  -1000 -1250  6000 -1250))
      (outline (path signal 100  -1000 1250  -1000 -1250))
      (pin Round[A]Pad_1600_um 2 5000 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1350x1350_um
      (shape (path F.Cu 1350  0 0  0 0))
      (shape (path B.Cu 1350  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1350x1350_um
      (shape (rect F.Cu -675 -675 675 675))
      (shape (rect B.Cu -675 -675 675 675))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins U41-7 U40-7 U39-7 U38-7 U37-7 U36-7 U35-7 U34-7 J49-1 J48-1 J47-1 J46-1
        J45-1 J44-2 J43-1 C43-2 C42-2 C41-2 C40-2 C39-2 C38-2 C37-2 C36-2)
    )
    (net +5V
      (pins U41-14 U40-14 U39-14 U38-14 U37-14 U36-14 U35-14 U34-14 J44-3 J44-1 C43-1
        C42-1 C41-1 C40-1 C39-1 C38-1 C37-1 C36-1)
    )
    (net \XOR|NOT
      (pins U41-12 U41-4 U41-9 U41-1 U40-12 U40-4 U40-9 U40-1 J43-2)
    )
    (net and_b7
      (pins U35-11 J45-9)
    )
    (net and_b6
      (pins U35-8 J45-8)
    )
    (net and_b5
      (pins U35-6 J45-7)
    )
    (net and_b4
      (pins U35-3 J45-6)
    )
    (net and_b3
      (pins U34-11 J45-5)
    )
    (net and_b2
      (pins U34-8 J45-4)
    )
    (net and_b1
      (pins U34-6 J45-3)
    )
    (net and_b0
      (pins U34-3 J45-2)
    )
    (net or_b7
      (pins U37-11 J46-9)
    )
    (net or_b6
      (pins U37-8 J46-8)
    )
    (net or_b5
      (pins U37-6 J46-7)
    )
    (net or_b4
      (pins U37-3 J46-6)
    )
    (net or_b3
      (pins U36-11 J46-5)
    )
    (net or_b2
      (pins U36-8 J46-4)
    )
    (net or_b1
      (pins U36-6 J46-3)
    )
    (net or_b0
      (pins U36-3 J46-2)
    )
    (net xor_not_b7
      (pins U39-11 J47-9)
    )
    (net xor_not_b6
      (pins U39-8 J47-8)
    )
    (net xor_not_b5
      (pins U39-6 J47-7)
    )
    (net xor_not_b4
      (pins U39-3 J47-6)
    )
    (net xor_not_b3
      (pins U38-11 J47-5)
    )
    (net xor_not_b2
      (pins U38-8 J47-4)
    )
    (net xor_not_b1
      (pins U38-6 J47-3)
    )
    (net xor_not_b0
      (pins U38-3 J47-2)
    )
    (net b_reg_b7
      (pins U41-13 U37-13 U35-13 J48-9)
    )
    (net b_reg_b6
      (pins U41-10 U37-10 U35-10 J48-8)
    )
    (net b_reg_b5
      (pins U41-5 U37-5 U35-5 J48-7)
    )
    (net b_reg_b4
      (pins U41-2 U37-2 U35-2 J48-6)
    )
    (net b_reg_b3
      (pins U40-13 U36-13 U34-13 J48-5)
    )
    (net b_reg_b2
      (pins U40-10 U36-10 U34-10 J48-4)
    )
    (net b_reg_b1
      (pins U40-5 U36-5 U34-5 J48-3)
    )
    (net b_reg_b0
      (pins U40-2 U36-2 U34-2 J48-2)
    )
    (net acc_b7
      (pins U39-12 U37-12 U35-12 J49-9)
    )
    (net acc_b6
      (pins U39-9 U37-9 U35-9 J49-8)
    )
    (net acc_b5
      (pins U39-4 U37-4 U35-4 J49-7)
    )
    (net acc_b4
      (pins U39-1 U37-1 U35-1 J49-6)
    )
    (net acc_b3
      (pins U38-12 U36-12 U34-12 J49-5)
    )
    (net acc_b2
      (pins U38-9 U36-9 U34-9 J49-4)
    )
    (net acc_b1
      (pins U38-4 U36-4 U34-4 J49-3)
    )
    (net acc_b0
      (pins U38-1 U36-1 U34-1 J49-2)
    )
    (net "Net-(U38-Pad13)"
      (pins U40-11 U38-13)
    )
    (net "Net-(U38-Pad5)"
      (pins U40-6 U38-5)
    )
    (net "Net-(U38-Pad10)"
      (pins U40-8 U38-10)
    )
    (net "Net-(U38-Pad2)"
      (pins U40-3 U38-2)
    )
    (net "Net-(U39-Pad13)"
      (pins U41-11 U39-13)
    )
    (net "Net-(U39-Pad5)"
      (pins U41-6 U39-5)
    )
    (net "Net-(U39-Pad10)"
      (pins U41-8 U39-10)
    )
    (net "Net-(U39-Pad2)"
      (pins U41-3 U39-2)
    )
    (class kicad_default "" +5V GND "Net-(U38-Pad10)" "Net-(U38-Pad13)" "Net-(U38-Pad2)"
      "Net-(U38-Pad5)" "Net-(U39-Pad10)" "Net-(U39-Pad13)" "Net-(U39-Pad2)"
      "Net-(U39-Pad5)" \XOR|NOT acc_b0 acc_b1 acc_b2 acc_b3 acc_b4 acc_b5
      acc_b6 acc_b7 and_b0 and_b1 and_b2 and_b3 and_b4 and_b5 and_b6 and_b7
      b_reg_b0 b_reg_b1 b_reg_b2 b_reg_b3 b_reg_b4 b_reg_b5 b_reg_b6 b_reg_b7
      or_b0 or_b1 or_b2 or_b3 or_b4 or_b5 or_b6 or_b7 xor_not_b0 xor_not_b1
      xor_not_b2 xor_not_b3 xor_not_b4 xor_not_b5 xor_not_b6 xor_not_b7
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
