{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 23 19:02:58 2016 " "Info: Processing started: Wed Nov 23 19:02:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIANZHEN -c DIANZHEN " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DIANZHEN -c DIANZHEN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_shida.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file data_shida.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_shida-a " "Info: Found design unit 1: data_shida-a" {  } { { "data_shida.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/data_shida.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 data_shida " "Info: Found entity 1: data_shida" {  } { { "data_shida.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/data_shida.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CNT4B_S.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CNT4B_S.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CNT4B_S-behav " "Info: Found design unit 1: CNT4B_S-behav" {  } { { "CNT4B_S.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/CNT4B_S.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CNT4B_S " "Info: Found entity 1: CNT4B_S" {  } { { "CNT4B_S.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/CNT4B_S.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_ram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dot_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dot_ram-SYN " "Info: Found design unit 1: dot_ram-SYN" {  } { { "dot_ram.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/dot_ram.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dot_ram " "Info: Found entity 1: dot_ram" {  } { { "dot_ram.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/dot_ram.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dot_buffer.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dot_buffer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dot_buffer " "Info: Found entity 1: dot_buffer" {  } { { "dot_buffer.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_7/dot_buffer.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DIANZHENDRIVER.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DIANZHENDRIVER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DIANZHENDRIVER " "Info: Found entity 1: DIANZHENDRIVER" {  } { { "DIANZHENDRIVER.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_7/DIANZHENDRIVER.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DIANZHENDRIVER " "Info: Elaborating entity \"DIANZHENDRIVER\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_buffer dot_buffer:inst " "Info: Elaborating entity \"dot_buffer\" for hierarchy \"dot_buffer:inst\"" {  } { { "DIANZHENDRIVER.bdf" "inst" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_7/DIANZHENDRIVER.bdf" { { 64 448 704 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT4B_S dot_buffer:inst\|CNT4B_S:inst1 " "Info: Elaborating entity \"CNT4B_S\" for hierarchy \"dot_buffer:inst\|CNT4B_S:inst1\"" {  } { { "dot_buffer.bdf" "inst1" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_7/dot_buffer.bdf" { { 280 376 536 376 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CQI CNT4B_S.vhd(18) " "Warning (10492): VHDL Process Statement warning at CNT4B_S.vhd(18): signal \"CQI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CNT4B_S.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/CNT4B_S.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dot_ram dot_buffer:inst\|dot_ram:inst " "Info: Elaborating entity \"dot_ram\" for hierarchy \"dot_buffer:inst\|dot_ram:inst\"" {  } { { "dot_buffer.bdf" "inst" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_7/dot_buffer.bdf" { { 16 376 632 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dot_buffer:inst\|dot_ram:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"dot_buffer:inst\|dot_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "dot_ram.vhd" "altsyncram_component" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/dot_ram.vhd" 100 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dot_buffer:inst\|dot_ram:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"dot_buffer:inst\|dot_ram:inst\|altsyncram:altsyncram_component\"" {  } { { "dot_ram.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/dot_ram.vhd" 100 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dot_buffer:inst\|dot_ram:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"dot_buffer:inst\|dot_ram:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Info: Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Info: Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Info: Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Info: Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Info: Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Info: Parameter \"numwords_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Info: Parameter \"numwords_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Info: Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Info: Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Info: Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Info: Parameter \"widthad_a\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Info: Parameter \"widthad_b\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Info: Parameter \"width_a\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Info: Parameter \"width_b\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dot_ram.vhd" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/dot_ram.vhd" 100 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_01n1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_01n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_01n1 " "Info: Found entity 1: altsyncram_01n1" {  } { { "db/altsyncram_01n1.tdf" "" { Text "D:/WorkSpace/FPGAworkspave/shiyan_7/db/altsyncram_01n1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_01n1 dot_buffer:inst\|dot_ram:inst\|altsyncram:altsyncram_component\|altsyncram_01n1:auto_generated " "Info: Elaborating entity \"altsyncram_01n1\" for hierarchy \"dot_buffer:inst\|dot_ram:inst\|altsyncram:altsyncram_component\|altsyncram_01n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_shida data_shida:inst1 " "Info: Elaborating entity \"data_shida\" for hierarchy \"data_shida:inst1\"" {  } { { "DIANZHENDRIVER.bdf" "inst1" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_7/DIANZHENDRIVER.bdf" { { 64 256 384 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "M\[3\] GND " "Warning (13410): Pin \"M\[3\]\" is stuck at GND" {  } { { "DIANZHENDRIVER.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_7/DIANZHENDRIVER.bdf" { { 328 304 480 344 "M\[3..0\]" "" } { 320 152 210 336 "M\[1\]" "" } { 336 152 206 352 "M\[0\]" "" } { 296 152 209 312 "M\[2\]" "" } { 360 152 209 376 "M\[3\]" "" } { 320 264 313 336 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[2\] VCC " "Warning (13410): Pin \"M\[2\]\" is stuck at VCC" {  } { { "DIANZHENDRIVER.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_7/DIANZHENDRIVER.bdf" { { 328 304 480 344 "M\[3..0\]" "" } { 320 152 210 336 "M\[1\]" "" } { 336 152 206 352 "M\[0\]" "" } { 296 152 209 312 "M\[2\]" "" } { 360 152 209 376 "M\[3\]" "" } { 320 264 313 336 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[1\] VCC " "Warning (13410): Pin \"M\[1\]\" is stuck at VCC" {  } { { "DIANZHENDRIVER.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_7/DIANZHENDRIVER.bdf" { { 328 304 480 344 "M\[3..0\]" "" } { 320 152 210 336 "M\[1\]" "" } { 336 152 206 352 "M\[0\]" "" } { 296 152 209 312 "M\[2\]" "" } { 360 152 209 376 "M\[3\]" "" } { 320 264 313 336 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "M\[0\] GND " "Warning (13410): Pin \"M\[0\]\" is stuck at GND" {  } { { "DIANZHENDRIVER.bdf" "" { Schematic "D:/WorkSpace/FPGAworkspave/shiyan_7/DIANZHENDRIVER.bdf" { { 328 304 480 344 "M\[3..0\]" "" } { 320 152 210 336 "M\[1\]" "" } { 336 152 206 352 "M\[0\]" "" } { 296 152 209 312 "M\[2\]" "" } { 360 152 209 376 "M\[3\]" "" } { 320 264 313 336 "M\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 12 " "Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[29\] " "Info: Register \"data_shida:inst1\|Q\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[30\] " "Info: Register \"data_shida:inst1\|Q\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[31\] " "Info: Register \"data_shida:inst1\|Q\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[32\] " "Info: Register \"data_shida:inst1\|Q\[32\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[33\] " "Info: Register \"data_shida:inst1\|Q\[33\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[34\] " "Info: Register \"data_shida:inst1\|Q\[34\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[35\] " "Info: Register \"data_shida:inst1\|Q\[35\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[36\] " "Info: Register \"data_shida:inst1\|Q\[36\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[37\] " "Info: Register \"data_shida:inst1\|Q\[37\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[38\] " "Info: Register \"data_shida:inst1\|Q\[38\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[39\] " "Info: Register \"data_shida:inst1\|Q\[39\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "data_shida:inst1\|Q\[40\] " "Info: Register \"data_shida:inst1\|Q\[40\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DIANZHEN " "Warning: Ignored assignments for entity \"DIANZHEN\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity DIANZHEN -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity DIANZHEN -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DIANZHEN -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity DIANZHEN -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "213 " "Info: Implemented 213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Info: Implemented 24 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Info: Implemented 171 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 23 19:03:01 2016 " "Info: Processing ended: Wed Nov 23 19:03:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
