/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire [18:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_4z;
  wire [8:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_93z;
  reg [4:0] celloutsig_0_94z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [7:0] celloutsig_1_10z;
  wire [12:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_15z = !(celloutsig_0_3z ? celloutsig_0_11z[2] : celloutsig_0_12z[6]);
  assign celloutsig_0_3z = in_data[95] | ~(celloutsig_0_1z[2]);
  assign celloutsig_0_8z = celloutsig_0_7z | ~(in_data[43]);
  assign celloutsig_0_93z = celloutsig_0_18z[7] | celloutsig_0_15z;
  assign celloutsig_1_4z = celloutsig_1_1z[3] | in_data[171];
  assign celloutsig_0_4z = in_data[55:42] + { in_data[38:33], celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_4z[3], celloutsig_0_2z } / { 1'h1, in_data[74:67] };
  assign celloutsig_0_9z = { celloutsig_0_2z[7:4], celloutsig_0_8z } / { 1'h1, celloutsig_0_4z[5:2] };
  assign celloutsig_1_19z = { celloutsig_1_11z[9:5], celloutsig_1_3z } / { 1'h1, celloutsig_1_11z[10:7], celloutsig_1_0z };
  assign celloutsig_0_12z = { celloutsig_0_11z[10:6], celloutsig_0_9z } / { 1'h1, celloutsig_0_6z };
  assign celloutsig_0_18z = { in_data[95:94], celloutsig_0_6z } / { 1'h1, celloutsig_0_14z[17:9], celloutsig_0_10z };
  assign celloutsig_0_7z = { in_data[59:46], celloutsig_0_0z } >= { in_data[69:56], celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_2z[6:1], celloutsig_0_7z } >= { celloutsig_0_2z[4:0], celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_1_8z = { celloutsig_1_1z[1], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z } <= in_data[148:137];
  assign celloutsig_0_2z = celloutsig_0_1z[2] ? in_data[62:55] : { celloutsig_0_0z, 1'h0, celloutsig_0_1z[1:0] };
  assign celloutsig_1_14z = { celloutsig_1_2z[4:1], celloutsig_1_0z } != { celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_1_2z = - { in_data[183:180], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = - { in_data[119], celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_0z = in_data[98] & in_data[165];
  assign celloutsig_1_3z = in_data[112] & celloutsig_1_1z[0];
  assign celloutsig_1_5z = in_data[115] & celloutsig_1_1z[2];
  assign celloutsig_1_6z = celloutsig_1_4z & celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_9z & celloutsig_1_14z;
  assign celloutsig_0_26z = celloutsig_0_11z[5] & celloutsig_0_4z[11];
  assign celloutsig_1_9z = | { celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[45:41] >> in_data[67:63];
  assign celloutsig_0_11z = { in_data[18:10], celloutsig_0_10z, celloutsig_0_8z } >> { celloutsig_0_9z[3:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_14z = { celloutsig_0_6z[7:0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_8z } >> { celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_1_10z = { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_5z } >>> { celloutsig_1_7z[7:1], celloutsig_1_5z };
  assign celloutsig_0_1z = in_data[77:75] - celloutsig_0_0z[4:2];
  assign celloutsig_0_6z = { in_data[39:32], celloutsig_0_3z } ^ celloutsig_0_5z;
  assign celloutsig_1_11z = { celloutsig_1_2z[3:1], celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_4z } ^ { celloutsig_1_10z[6:0], celloutsig_1_2z };
  assign celloutsig_0_27z = { celloutsig_0_12z[7], celloutsig_0_4z } ^ { celloutsig_0_14z[18:8], celloutsig_0_26z, celloutsig_0_1z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_94z = 5'h00;
    else if (!celloutsig_1_19z[0]) celloutsig_0_94z = celloutsig_0_27z[5:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_1z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_1z = in_data[115:112];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_93z, celloutsig_0_94z };
endmodule
