|MountainOperatorPorts
RstuC <> RstuC
TxduC0 <= RxdUsb.DB_MAX_OUTPUT_PORT_TYPE
RxduC0 => TxdUsb.DATAIN
TxduC1 <= RxdGpsMux.DB_MAX_OUTPUT_PORT_TYPE
RxduC1 => RxdGpsMux.DATAB
ArmMosi => ~NO_FANOUT~
ArmSck => ~NO_FANOUT~
ArmMiso <= <VCC>
X0 <= PPSMux.DB_MAX_OUTPUT_PORT_TYPE
X1 => nCsSpiExt1.DATAIN
X2 => nCsSpiExt2.DATAIN
UConnuC <= UsbConn.DB_MAX_OUTPUT_PORT_TYPE
RamBusAddress[0] => IBufP2Ports:GenRamAddrBus:0:IBUF_RamAddr_i.I
RamBusAddress[1] => IBufP2Ports:GenRamAddrBus:1:IBUF_RamAddr_i.I
RamBusAddress[2] => IBufP2Ports:GenRamAddrBus:2:IBUF_RamAddr_i.I
RamBusAddress[3] => IBufP2Ports:GenRamAddrBus:3:IBUF_RamAddr_i.I
RamBusAddress[4] => IBufP2Ports:GenRamAddrBus:4:IBUF_RamAddr_i.I
RamBusAddress[5] => IBufP2Ports:GenRamAddrBus:5:IBUF_RamAddr_i.I
RamBusAddress[6] => IBufP2Ports:GenRamAddrBus:6:IBUF_RamAddr_i.I
RamBusAddress[7] => IBufP2Ports:GenRamAddrBus:7:IBUF_RamAddr_i.I
RamBusAddress[8] => IBufP2Ports:GenRamAddrBus:8:IBUF_RamAddr_i.I
RamBusAddress[9] => IBufP2Ports:GenRamAddrBus:9:IBUF_RamAddr_i.I
RamBusAddress[10] => IBufP2Ports:GenRamAddrBus:10:IBUF_RamAddr_i.I
RamBusAddress[11] => IBufP2Ports:GenRamAddrBus:11:IBUF_RamAddr_i.I
RamBusAddress[12] => IBufP2Ports:GenRamAddrBus:12:IBUF_RamAddr_i.I
RamBusAddress[13] => IBufP2Ports:GenRamAddrBus:13:IBUF_RamAddr_i.I
RamBusAddress[14] => IBufP2Ports:GenRamAddrBus:14:IBUF_RamAddr_i.I
RamBusAddress[15] => IBufP2Ports:GenRamAddrBus:15:IBUF_RamAddr_i.I
RamBusData[0] <> IOBufP2Ports:GenRamDataBus:0:IOBUF_RamData_i.IO
RamBusData[1] <> IOBufP2Ports:GenRamDataBus:1:IOBUF_RamData_i.IO
RamBusData[2] <> IOBufP2Ports:GenRamDataBus:2:IOBUF_RamData_i.IO
RamBusData[3] <> IOBufP2Ports:GenRamDataBus:3:IOBUF_RamData_i.IO
RamBusData[4] <> IOBufP2Ports:GenRamDataBus:4:IOBUF_RamData_i.IO
RamBusData[5] <> IOBufP2Ports:GenRamDataBus:5:IOBUF_RamData_i.IO
RamBusData[6] <> IOBufP2Ports:GenRamDataBus:6:IOBUF_RamData_i.IO
RamBusData[7] <> IOBufP2Ports:GenRamDataBus:7:IOBUF_RamData_i.IO
RamBusData[8] <> IOBufP2Ports:GenRamDataBus:8:IOBUF_RamData_i.IO
RamBusData[9] <> IOBufP2Ports:GenRamDataBus:9:IOBUF_RamData_i.IO
RamBusData[10] <> IOBufP2Ports:GenRamDataBus:10:IOBUF_RamData_i.IO
RamBusData[11] <> IOBufP2Ports:GenRamDataBus:11:IOBUF_RamData_i.IO
RamBusData[12] <> IOBufP2Ports:GenRamDataBus:12:IOBUF_RamData_i.IO
RamBusData[13] <> IOBufP2Ports:GenRamDataBus:13:IOBUF_RamData_i.IO
RamBusData[14] <> IOBufP2Ports:GenRamDataBus:14:IOBUF_RamData_i.IO
RamBusData[15] <> IOBufP2Ports:GenRamDataBus:15:IOBUF_RamData_i.IO
RamBusnCs[0] => IBufP2Ports:IBufCE.I
RamBusnCs[1] => ~NO_FANOUT~
RamBusnCs[2] => ~NO_FANOUT~
RamBusWE => IBufP2Ports:IBufWE.I
RamBusOE => IBufP2Ports:IBufOE.I
TxdUsb <= RxduC0.DB_MAX_OUTPUT_PORT_TYPE
RxdUsb => UartRxFifo:UsbUart.Rxd
RxdUsb => TxduC0.DATAIN
UsbConn => UConnuC.DATAIN
UsbSw <= DataMapperPorts:DataMapper.UsbSwitch
RstZig <= DataMapperPorts:DataMapper.RadioPower
RxdZig => UartRxFifo:ZigUart.Rxd
TxdZig <= UartTxFifo:ZigOutUart.Txd
CtsZig => UartTxFifo:ZigOutUart.Cts
RtsZig <= UartRxFifo:ZigUart.FifoFull
SyncDCDC <= ClockDividerPorts:DcDcClkDivider.div
PwrSD <= DataMapperPorts:DataMapper.SDPower
PwrRadio <= DataMapperPorts:DataMapper.RadioPower
VCXO => ClockMultiplierPorts:MasterPll.clkin
VCXO => ClockMultiplierPorts:UartPll.clkin
TxdGps => RxdGpsMux.DATAA
RxdGps <= UartTxFifoParity:GpsOutUart.Txd
PpsGps => PPSMux.DATAA
TxdAClk <= UartTxFifo:AClkOutUart.Txd
RxdAClk => UartRxFifo:AClkUart.Rxd
nCsClk <= SpiDacPorts:ClkDac_i.nCs
SckClk <= SpiDacPorts:ClkDac_i.Sck
MosiClk <= SpiDacPorts:ClkDac_i.Mosi
MisoClk => IBufP2Ports:IBufDacMiso.I
SarAdcTrig <= ltc2378fifoPorts:ltc2378.Trigger
SarAdcSck <= ltc2378fifoPorts:ltc2378.Sck
SarAdcMiso => IBufP2Ports:IBufSarAdcMiso.I
SarAdcnCs <= ltc2378fifoPorts:ltc2378.nCs
SarAdcnDrdy => IBufP2Ports:IBufSarAdcnDrdy.I
AdcGainMux[0] <= DataMapperPorts:DataMapper.AdcGain[0]
AdcGainMux[1] <= DataMapperPorts:DataMapper.AdcGain[1]
AdcGainMux[2] <= DataMapperPorts:DataMapper.AdcGain[2]
AdcGainMux[3] <= DataMapperPorts:DataMapper.AdcGain[3]
AdcGainMux[4] <= DataMapperPorts:DataMapper.AdcGain[4]
AdcGainMux[5] <= DataMapperPorts:DataMapper.AdcGain[5]
ChopperMuxPos <= ltc2378fifoPorts:ltc2378.ChopperMuxPos
ChopperMuxNeg <= ltc2378fifoPorts:ltc2378.ChopperMuxNeg
SckSpiExt <> SckSpiExt
MosiSpiExt <> MosiSpiExt
MisoSpiExt <> MisoSpiExt
nCsSpiExt0 <> nCsSpiExt0
nCsSpiExt1 <> nCsSpiExt1
nCsSpiExt2 <> nCsSpiExt2
GpsRxdSpiExt <> GpsRxdSpiExt
GpsPpsSpiExt <> GpsPpsSpiExt
SckAux <> SckAux
MosiAux <> MosiAux
MisoAux <> MisoAux
nCs0Aux <> nCs0Aux
nCs1Aux <> nCs1Aux
nCs2Aux <> nCs2Aux
PeriodAux <= PeriodAux.DB_MAX_OUTPUT_PORT_TYPE
DutyAux <= DutyAux.DB_MAX_OUTPUT_PORT_TYPE
ZPeriod <= ZPeriod.DB_MAX_OUTPUT_PORT_TYPE
ZDuty <= SckAux.DB_MAX_OUTPUT_PORT_TYPE
TxdXMT <= UartTxFifo:XMTOutUart.Txd
RxdXMT => UartRxFifo:XMTUart.Rxd
LedR <= LedR.DB_MAX_OUTPUT_PORT_TYPE
LedG <= LedG.DB_MAX_OUTPUT_PORT_TYPE
TP3 <> TP3
TP4 <= ltc2378fifoPorts:ltc2378.TP2
TP5 <= ltc2378fifoPorts:ltc2378.TP3
TP6 <= ltc2378fifoPorts:ltc2378.TP4
TP7 <= ltc2378fifoPorts:ltc2378.AdcSampleFifoFull
TP8 <= ltc2378fifoPorts:ltc2378.AdcSampleFifoEmpty


|MountainOperatorPorts|BuildNumberPorts:BuildNumber
BuildNumber[0] <= <GND>
BuildNumber[1] <= <GND>
BuildNumber[2] <= <GND>
BuildNumber[3] <= <VCC>
BuildNumber[4] <= <GND>
BuildNumber[5] <= <GND>
BuildNumber[6] <= <GND>
BuildNumber[7] <= <GND>
BuildNumber[8] <= <GND>
BuildNumber[9] <= <GND>
BuildNumber[10] <= <GND>
BuildNumber[11] <= <GND>
BuildNumber[12] <= <GND>
BuildNumber[13] <= <GND>
BuildNumber[14] <= <GND>
BuildNumber[15] <= <GND>


|MountainOperatorPorts|ClockMultiplierPorts:MasterPll
rst => altpll:altpll_analog.areset
clkin => altpll:altpll_analog.inclk[0]
clkout <= altpll:altpll_analog.clk[0]
locked <= altpll:altpll_analog.locked


|MountainOperatorPorts|ClockMultiplierPorts:MasterPll|altpll:altpll_analog
inclk[0] => PLL2_altpll:auto_generated.inclk[0]
inclk[1] => PLL2_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL2_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL2_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MountainOperatorPorts|ClockMultiplierPorts:MasterPll|altpll:altpll_analog|PLL2_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ClockMultiplierPorts:UartPll
rst => altpll:altpll_analog.areset
clkin => altpll:altpll_analog.inclk[0]
clkout <= altpll:altpll_analog.clk[0]
locked <= altpll:altpll_analog.locked


|MountainOperatorPorts|ClockMultiplierPorts:UartPll|altpll:altpll_analog
inclk[0] => PLL2_altpll1:auto_generated.inclk[0]
inclk[1] => PLL2_altpll1:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => PLL2_altpll1:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= PLL2_altpll1:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|MountainOperatorPorts|ClockMultiplierPorts:UartPll|altpll:altpll_analog|PLL2_altpll1:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|DnaRegisterPorts:DnaRegister
clk => DnaRegister[0]~reg0.CLK
clk => DnaRegister[1]~reg0.CLK
clk => DnaRegister[2]~reg0.CLK
clk => DnaRegister[3]~reg0.CLK
clk => DnaRegister[4]~reg0.CLK
clk => DnaRegister[5]~reg0.CLK
clk => DnaRegister[6]~reg0.CLK
clk => DnaRegister[7]~reg0.CLK
clk => DnaRegister[8]~reg0.CLK
clk => DnaRegister[9]~reg0.CLK
clk => DnaRegister[10]~reg0.CLK
clk => DnaRegister[11]~reg0.CLK
clk => DnaRegister[12]~reg0.CLK
clk => DnaRegister[13]~reg0.CLK
clk => DnaRegister[14]~reg0.CLK
clk => DnaRegister[15]~reg0.CLK
clk => DnaRegister[16]~reg0.CLK
clk => DnaRegister[17]~reg0.CLK
clk => DnaRegister[18]~reg0.CLK
clk => DnaRegister[19]~reg0.CLK
clk => DnaRegister[20]~reg0.CLK
clk => DnaRegister[21]~reg0.CLK
clk => DnaRegister[22]~reg0.CLK
clk => DnaRegister[23]~reg0.CLK
clk => DnaRegister[24]~reg0.CLK
clk => DnaRegister[25]~reg0.CLK
clk => DnaRegister[26]~reg0.CLK
clk => DnaRegister[27]~reg0.CLK
clk => DnaRegister[28]~reg0.CLK
clk => DnaRegister[29]~reg0.CLK
clk => DnaRegister[30]~reg0.CLK
clk => DnaRegister[31]~reg0.CLK
clk => LastDnaValid.CLK
clk => DnaClk.CLK
rst => altchip_id:DNA_i.reset
rst => LastDnaValid.ACLR
rst => DnaClk.ACLR
rst => DnaRegister[0]~reg0.ENA
rst => DnaRegister[31]~reg0.ENA
rst => DnaRegister[30]~reg0.ENA
rst => DnaRegister[29]~reg0.ENA
rst => DnaRegister[28]~reg0.ENA
rst => DnaRegister[27]~reg0.ENA
rst => DnaRegister[26]~reg0.ENA
rst => DnaRegister[25]~reg0.ENA
rst => DnaRegister[24]~reg0.ENA
rst => DnaRegister[23]~reg0.ENA
rst => DnaRegister[22]~reg0.ENA
rst => DnaRegister[21]~reg0.ENA
rst => DnaRegister[20]~reg0.ENA
rst => DnaRegister[19]~reg0.ENA
rst => DnaRegister[18]~reg0.ENA
rst => DnaRegister[17]~reg0.ENA
rst => DnaRegister[16]~reg0.ENA
rst => DnaRegister[15]~reg0.ENA
rst => DnaRegister[14]~reg0.ENA
rst => DnaRegister[13]~reg0.ENA
rst => DnaRegister[12]~reg0.ENA
rst => DnaRegister[11]~reg0.ENA
rst => DnaRegister[10]~reg0.ENA
rst => DnaRegister[9]~reg0.ENA
rst => DnaRegister[8]~reg0.ENA
rst => DnaRegister[7]~reg0.ENA
rst => DnaRegister[6]~reg0.ENA
rst => DnaRegister[5]~reg0.ENA
rst => DnaRegister[4]~reg0.ENA
rst => DnaRegister[3]~reg0.ENA
rst => DnaRegister[2]~reg0.ENA
rst => DnaRegister[1]~reg0.ENA
DnaRegister[0] <= DnaRegister[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[1] <= DnaRegister[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[2] <= DnaRegister[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[3] <= DnaRegister[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[4] <= DnaRegister[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[5] <= DnaRegister[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[6] <= DnaRegister[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[7] <= DnaRegister[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[8] <= DnaRegister[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[9] <= DnaRegister[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[10] <= DnaRegister[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[11] <= DnaRegister[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[12] <= DnaRegister[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[13] <= DnaRegister[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[14] <= DnaRegister[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[15] <= DnaRegister[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[16] <= DnaRegister[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[17] <= DnaRegister[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[18] <= DnaRegister[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[19] <= DnaRegister[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[20] <= DnaRegister[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[21] <= DnaRegister[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[22] <= DnaRegister[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[23] <= DnaRegister[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[24] <= DnaRegister[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[25] <= DnaRegister[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[26] <= DnaRegister[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[27] <= DnaRegister[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[28] <= DnaRegister[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[29] <= DnaRegister[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[30] <= DnaRegister[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[31] <= DnaRegister[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i
clkin => clkin_wire.IN1
chip_id[0] <= output_reg[0].DB_MAX_OUTPUT_PORT_TYPE
chip_id[1] <= output_reg[1].DB_MAX_OUTPUT_PORT_TYPE
chip_id[2] <= output_reg[2].DB_MAX_OUTPUT_PORT_TYPE
chip_id[3] <= output_reg[3].DB_MAX_OUTPUT_PORT_TYPE
chip_id[4] <= output_reg[4].DB_MAX_OUTPUT_PORT_TYPE
chip_id[5] <= output_reg[5].DB_MAX_OUTPUT_PORT_TYPE
chip_id[6] <= output_reg[6].DB_MAX_OUTPUT_PORT_TYPE
chip_id[7] <= output_reg[7].DB_MAX_OUTPUT_PORT_TYPE
chip_id[8] <= output_reg[8].DB_MAX_OUTPUT_PORT_TYPE
chip_id[9] <= output_reg[9].DB_MAX_OUTPUT_PORT_TYPE
chip_id[10] <= output_reg[10].DB_MAX_OUTPUT_PORT_TYPE
chip_id[11] <= output_reg[11].DB_MAX_OUTPUT_PORT_TYPE
chip_id[12] <= output_reg[12].DB_MAX_OUTPUT_PORT_TYPE
chip_id[13] <= output_reg[13].DB_MAX_OUTPUT_PORT_TYPE
chip_id[14] <= output_reg[14].DB_MAX_OUTPUT_PORT_TYPE
chip_id[15] <= output_reg[15].DB_MAX_OUTPUT_PORT_TYPE
chip_id[16] <= output_reg[16].DB_MAX_OUTPUT_PORT_TYPE
chip_id[17] <= output_reg[17].DB_MAX_OUTPUT_PORT_TYPE
chip_id[18] <= output_reg[18].DB_MAX_OUTPUT_PORT_TYPE
chip_id[19] <= output_reg[19].DB_MAX_OUTPUT_PORT_TYPE
chip_id[20] <= output_reg[20].DB_MAX_OUTPUT_PORT_TYPE
chip_id[21] <= output_reg[21].DB_MAX_OUTPUT_PORT_TYPE
chip_id[22] <= output_reg[22].DB_MAX_OUTPUT_PORT_TYPE
chip_id[23] <= output_reg[23].DB_MAX_OUTPUT_PORT_TYPE
chip_id[24] <= output_reg[24].DB_MAX_OUTPUT_PORT_TYPE
chip_id[25] <= output_reg[25].DB_MAX_OUTPUT_PORT_TYPE
chip_id[26] <= output_reg[26].DB_MAX_OUTPUT_PORT_TYPE
chip_id[27] <= output_reg[27].DB_MAX_OUTPUT_PORT_TYPE
chip_id[28] <= output_reg[28].DB_MAX_OUTPUT_PORT_TYPE
chip_id[29] <= output_reg[29].DB_MAX_OUTPUT_PORT_TYPE
chip_id[30] <= output_reg[30].DB_MAX_OUTPUT_PORT_TYPE
chip_id[31] <= output_reg[31].DB_MAX_OUTPUT_PORT_TYPE
chip_id[32] <= output_reg[32].DB_MAX_OUTPUT_PORT_TYPE
chip_id[33] <= output_reg[33].DB_MAX_OUTPUT_PORT_TYPE
chip_id[34] <= output_reg[34].DB_MAX_OUTPUT_PORT_TYPE
chip_id[35] <= output_reg[35].DB_MAX_OUTPUT_PORT_TYPE
chip_id[36] <= output_reg[36].DB_MAX_OUTPUT_PORT_TYPE
chip_id[37] <= output_reg[37].DB_MAX_OUTPUT_PORT_TYPE
chip_id[38] <= output_reg[38].DB_MAX_OUTPUT_PORT_TYPE
chip_id[39] <= output_reg[39].DB_MAX_OUTPUT_PORT_TYPE
chip_id[40] <= output_reg[40].DB_MAX_OUTPUT_PORT_TYPE
chip_id[41] <= output_reg[41].DB_MAX_OUTPUT_PORT_TYPE
chip_id[42] <= output_reg[42].DB_MAX_OUTPUT_PORT_TYPE
chip_id[43] <= output_reg[43].DB_MAX_OUTPUT_PORT_TYPE
chip_id[44] <= output_reg[44].DB_MAX_OUTPUT_PORT_TYPE
chip_id[45] <= output_reg[45].DB_MAX_OUTPUT_PORT_TYPE
chip_id[46] <= output_reg[46].DB_MAX_OUTPUT_PORT_TYPE
chip_id[47] <= output_reg[47].DB_MAX_OUTPUT_PORT_TYPE
chip_id[48] <= output_reg[48].DB_MAX_OUTPUT_PORT_TYPE
chip_id[49] <= output_reg[49].DB_MAX_OUTPUT_PORT_TYPE
chip_id[50] <= output_reg[50].DB_MAX_OUTPUT_PORT_TYPE
chip_id[51] <= output_reg[51].DB_MAX_OUTPUT_PORT_TYPE
chip_id[52] <= output_reg[52].DB_MAX_OUTPUT_PORT_TYPE
chip_id[53] <= output_reg[53].DB_MAX_OUTPUT_PORT_TYPE
chip_id[54] <= output_reg[54].DB_MAX_OUTPUT_PORT_TYPE
chip_id[55] <= output_reg[55].DB_MAX_OUTPUT_PORT_TYPE
chip_id[56] <= output_reg[56].DB_MAX_OUTPUT_PORT_TYPE
chip_id[57] <= output_reg[57].DB_MAX_OUTPUT_PORT_TYPE
chip_id[58] <= output_reg[58].DB_MAX_OUTPUT_PORT_TYPE
chip_id[59] <= output_reg[59].DB_MAX_OUTPUT_PORT_TYPE
chip_id[60] <= output_reg[60].DB_MAX_OUTPUT_PORT_TYPE
chip_id[61] <= output_reg[61].DB_MAX_OUTPUT_PORT_TYPE
chip_id[62] <= output_reg[62].DB_MAX_OUTPUT_PORT_TYPE
chip_id[63] <= output_reg[63].DB_MAX_OUTPUT_PORT_TYPE
data_valid <= data_valid_reg.DB_MAX_OUTPUT_PORT_TYPE
reset => reset_wire.IN2


|MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr
aclr => a_graycounter_3ag:auto_generated.aclr
clk_en => a_graycounter_3ag:auto_generated.clk_en
clock => a_graycounter_3ag:auto_generated.clock
cnt_en => ~NO_FANOUT~
q[0] <= a_graycounter_3ag:auto_generated.q[0]
q[1] <= a_graycounter_3ag:auto_generated.q[1]
q[2] <= a_graycounter_3ag:auto_generated.q[2]
q[3] <= a_graycounter_3ag:auto_generated.q[3]
q[4] <= a_graycounter_3ag:auto_generated.q[4]
q[5] <= a_graycounter_3ag:auto_generated.q[5]
q[6] <= a_graycounter_3ag:auto_generated.q[6]
qbin[0] <= <GND>
qbin[1] <= <GND>
qbin[2] <= <GND>
qbin[3] <= <GND>
qbin[4] <= <GND>
qbin[5] <= <GND>
qbin[6] <= <GND>
sclr => a_graycounter_3ag:auto_generated.sclr
updown => ~NO_FANOUT~


|MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|a_graycounter:gen_cntr|a_graycounter_3ag:auto_generated
aclr => dffe1.IN0
aclr => dffe2a[6].IN0
aclr => dffe2a[5].IN0
aclr => dffe2a[4].IN0
aclr => dffe2a[3].IN0
aclr => dffe2a[2].IN0
aclr => dffe2a[1].IN0
aclr => dffe2a[0].IN0
clk_en => dffe1.ENA
clk_en => dffe2a[6].ENA
clk_en => dffe2a[5].ENA
clk_en => dffe2a[4].ENA
clk_en => dffe2a[3].ENA
clk_en => dffe2a[2].ENA
clk_en => dffe2a[1].ENA
clk_en => dffe2a[0].ENA
clock => dffe1.CLK
clock => dffe2a[6].CLK
clock => dffe2a[5].CLK
clock => dffe2a[4].CLK
clock => dffe2a[3].CLK
clock => dffe2a[2].CLK
clock => dffe2a[1].CLK
clock => dffe2a[0].CLK
q[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe2a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe2a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe2a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe2a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe2a[6].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|MountainOperatorPorts|DnaRegisterPorts:DnaRegister|altchip_id:DNA_i|lpm_shiftreg:shift_reg
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => _.IN1
data[25] => _.IN1
data[26] => _.IN1
data[27] => _.IN1
data[28] => _.IN1
data[29] => _.IN1
data[30] => _.IN1
data[31] => _.IN1
data[32] => _.IN1
data[33] => _.IN1
data[34] => _.IN1
data[35] => _.IN1
data[36] => _.IN1
data[37] => _.IN1
data[38] => _.IN1
data[39] => _.IN1
data[40] => _.IN1
data[41] => _.IN1
data[42] => _.IN1
data[43] => _.IN1
data[44] => _.IN1
data[45] => _.IN1
data[46] => _.IN1
data[47] => _.IN1
data[48] => _.IN1
data[49] => _.IN1
data[50] => _.IN1
data[51] => _.IN1
data[52] => _.IN1
data[53] => _.IN1
data[54] => _.IN1
data[55] => _.IN1
data[56] => _.IN1
data[57] => _.IN1
data[58] => _.IN1
data[59] => _.IN1
data[60] => _.IN1
data[61] => _.IN1
data[62] => _.IN1
data[63] => _.IN1
clock => dffs[63].CLK
clock => dffs[62].CLK
clock => dffs[61].CLK
clock => dffs[60].CLK
clock => dffs[59].CLK
clock => dffs[58].CLK
clock => dffs[57].CLK
clock => dffs[56].CLK
clock => dffs[55].CLK
clock => dffs[54].CLK
clock => dffs[53].CLK
clock => dffs[52].CLK
clock => dffs[51].CLK
clock => dffs[50].CLK
clock => dffs[49].CLK
clock => dffs[48].CLK
clock => dffs[47].CLK
clock => dffs[46].CLK
clock => dffs[45].CLK
clock => dffs[44].CLK
clock => dffs[43].CLK
clock => dffs[42].CLK
clock => dffs[41].CLK
clock => dffs[40].CLK
clock => dffs[39].CLK
clock => dffs[38].CLK
clock => dffs[37].CLK
clock => dffs[36].CLK
clock => dffs[35].CLK
clock => dffs[34].CLK
clock => dffs[33].CLK
clock => dffs[32].CLK
clock => dffs[31].CLK
clock => dffs[30].CLK
clock => dffs[29].CLK
clock => dffs[28].CLK
clock => dffs[27].CLK
clock => dffs[26].CLK
clock => dffs[25].CLK
clock => dffs[24].CLK
clock => dffs[23].CLK
clock => dffs[22].CLK
clock => dffs[21].CLK
clock => dffs[20].CLK
clock => dffs[19].CLK
clock => dffs[18].CLK
clock => dffs[17].CLK
clock => dffs[16].CLK
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[63].ENA
enable => dffs[62].ENA
enable => dffs[61].ENA
enable => dffs[60].ENA
enable => dffs[59].ENA
enable => dffs[58].ENA
enable => dffs[57].ENA
enable => dffs[56].ENA
enable => dffs[55].ENA
enable => dffs[54].ENA
enable => dffs[53].ENA
enable => dffs[52].ENA
enable => dffs[51].ENA
enable => dffs[50].ENA
enable => dffs[49].ENA
enable => dffs[48].ENA
enable => dffs[47].ENA
enable => dffs[46].ENA
enable => dffs[45].ENA
enable => dffs[44].ENA
enable => dffs[43].ENA
enable => dffs[42].ENA
enable => dffs[41].ENA
enable => dffs[40].ENA
enable => dffs[39].ENA
enable => dffs[38].ENA
enable => dffs[37].ENA
enable => dffs[36].ENA
enable => dffs[35].ENA
enable => dffs[34].ENA
enable => dffs[33].ENA
enable => dffs[32].ENA
enable => dffs[31].ENA
enable => dffs[30].ENA
enable => dffs[29].ENA
enable => dffs[28].ENA
enable => dffs[27].ENA
enable => dffs[26].ENA
enable => dffs[25].ENA
enable => dffs[24].ENA
enable => dffs[23].ENA
enable => dffs[22].ENA
enable => dffs[21].ENA
enable => dffs[20].ENA
enable => dffs[19].ENA
enable => dffs[18].ENA
enable => dffs[17].ENA
enable => dffs[16].ENA
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => dffs[63].IN0
aclr => dffs[63].IN0
aset => _.IN0
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= dffs[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= dffs[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= dffs[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= dffs[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= dffs[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= dffs[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= dffs[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= dffs[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= dffs[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= dffs[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= dffs[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= dffs[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= dffs[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= dffs[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= dffs[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= dffs[31].DB_MAX_OUTPUT_PORT_TYPE
q[32] <= dffs[32].DB_MAX_OUTPUT_PORT_TYPE
q[33] <= dffs[33].DB_MAX_OUTPUT_PORT_TYPE
q[34] <= dffs[34].DB_MAX_OUTPUT_PORT_TYPE
q[35] <= dffs[35].DB_MAX_OUTPUT_PORT_TYPE
q[36] <= dffs[36].DB_MAX_OUTPUT_PORT_TYPE
q[37] <= dffs[37].DB_MAX_OUTPUT_PORT_TYPE
q[38] <= dffs[38].DB_MAX_OUTPUT_PORT_TYPE
q[39] <= dffs[39].DB_MAX_OUTPUT_PORT_TYPE
q[40] <= dffs[40].DB_MAX_OUTPUT_PORT_TYPE
q[41] <= dffs[41].DB_MAX_OUTPUT_PORT_TYPE
q[42] <= dffs[42].DB_MAX_OUTPUT_PORT_TYPE
q[43] <= dffs[43].DB_MAX_OUTPUT_PORT_TYPE
q[44] <= dffs[44].DB_MAX_OUTPUT_PORT_TYPE
q[45] <= dffs[45].DB_MAX_OUTPUT_PORT_TYPE
q[46] <= dffs[46].DB_MAX_OUTPUT_PORT_TYPE
q[47] <= dffs[47].DB_MAX_OUTPUT_PORT_TYPE
q[48] <= dffs[48].DB_MAX_OUTPUT_PORT_TYPE
q[49] <= dffs[49].DB_MAX_OUTPUT_PORT_TYPE
q[50] <= dffs[50].DB_MAX_OUTPUT_PORT_TYPE
q[51] <= dffs[51].DB_MAX_OUTPUT_PORT_TYPE
q[52] <= dffs[52].DB_MAX_OUTPUT_PORT_TYPE
q[53] <= dffs[53].DB_MAX_OUTPUT_PORT_TYPE
q[54] <= dffs[54].DB_MAX_OUTPUT_PORT_TYPE
q[55] <= dffs[55].DB_MAX_OUTPUT_PORT_TYPE
q[56] <= dffs[56].DB_MAX_OUTPUT_PORT_TYPE
q[57] <= dffs[57].DB_MAX_OUTPUT_PORT_TYPE
q[58] <= dffs[58].DB_MAX_OUTPUT_PORT_TYPE
q[59] <= dffs[59].DB_MAX_OUTPUT_PORT_TYPE
q[60] <= dffs[60].DB_MAX_OUTPUT_PORT_TYPE
q[61] <= dffs[61].DB_MAX_OUTPUT_PORT_TYPE
q[62] <= dffs[62].DB_MAX_OUTPUT_PORT_TYPE
q[63] <= dffs[63].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|OneShotPorts:BootupReset
clk => shot_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
clk => ClkDiv[6].CLK
clk => ClkDiv[7].CLK
clk => ClkDiv[8].CLK
clk => ClkDiv[9].CLK
rst => shot_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
rst => ClkDiv[6].ACLR
rst => ClkDiv[7].ACLR
rst => ClkDiv[8].ACLR
rst => ClkDiv[9].ACLR
shot <= shot_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:IBufPPS
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|PPSCountPorts:PPSAccumulator
clk => PPSAccum_i[0].CLK
clk => PPSAccum_i[1].CLK
clk => PPSAccum_i[2].CLK
clk => PPSAccum_i[3].CLK
clk => PPSAccum_i[4].CLK
clk => PPSAccum_i[5].CLK
clk => PPSAccum_i[6].CLK
clk => PPSAccum_i[7].CLK
clk => PPSAccum_i[8].CLK
clk => PPSAccum_i[9].CLK
clk => PPSAccum_i[10].CLK
clk => PPSAccum_i[11].CLK
clk => PPSAccum_i[12].CLK
clk => PPSAccum_i[13].CLK
clk => PPSAccum_i[14].CLK
clk => PPSAccum_i[15].CLK
clk => PPSAccum_i[16].CLK
clk => PPSAccum_i[17].CLK
clk => PPSAccum_i[18].CLK
clk => PPSAccum_i[19].CLK
clk => PPSAccum_i[20].CLK
clk => PPSAccum_i[21].CLK
clk => PPSAccum_i[22].CLK
clk => PPSAccum_i[23].CLK
clk => PPSAccum_i[24].CLK
clk => PPSAccum_i[25].CLK
clk => PPSAccum_i[26].CLK
clk => PPSAccum_i[27].CLK
clk => PPSAccum_i[28].CLK
clk => PPSAccum_i[29].CLK
clk => PPSAccum_i[30].CLK
clk => PPSAccum_i[31].CLK
clk => LastPPS.CLK
clk => InvalidatePPSCount.CLK
clk => PPSAccum[0]~reg0.CLK
clk => PPSAccum[1]~reg0.CLK
clk => PPSAccum[2]~reg0.CLK
clk => PPSAccum[3]~reg0.CLK
clk => PPSAccum[4]~reg0.CLK
clk => PPSAccum[5]~reg0.CLK
clk => PPSAccum[6]~reg0.CLK
clk => PPSAccum[7]~reg0.CLK
clk => PPSAccum[8]~reg0.CLK
clk => PPSAccum[9]~reg0.CLK
clk => PPSAccum[10]~reg0.CLK
clk => PPSAccum[11]~reg0.CLK
clk => PPSAccum[12]~reg0.CLK
clk => PPSAccum[13]~reg0.CLK
clk => PPSAccum[14]~reg0.CLK
clk => PPSAccum[15]~reg0.CLK
clk => PPSAccum[16]~reg0.CLK
clk => PPSAccum[17]~reg0.CLK
clk => PPSAccum[18]~reg0.CLK
clk => PPSAccum[19]~reg0.CLK
clk => PPSAccum[20]~reg0.CLK
clk => PPSAccum[21]~reg0.CLK
clk => PPSAccum[22]~reg0.CLK
clk => PPSAccum[23]~reg0.CLK
clk => PPSAccum[24]~reg0.CLK
clk => PPSAccum[25]~reg0.CLK
clk => PPSAccum[26]~reg0.CLK
clk => PPSAccum[27]~reg0.CLK
clk => PPSAccum[28]~reg0.CLK
clk => PPSAccum[29]~reg0.CLK
clk => PPSAccum[30]~reg0.CLK
clk => PPSAccum[31]~reg0.CLK
PPS => process_0.IN1
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => PPSAccum_i.OUTPUTSELECT
PPS => InvalidatePPSCount.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => PPSAccum.OUTPUTSELECT
PPS => LastPPS.DATAB
PPSReset => InvalidatePPSCount.PRESET
PPSReset => PPSAccum[0]~reg0.ACLR
PPSReset => PPSAccum[1]~reg0.ACLR
PPSReset => PPSAccum[2]~reg0.ACLR
PPSReset => PPSAccum[3]~reg0.ACLR
PPSReset => PPSAccum[4]~reg0.ACLR
PPSReset => PPSAccum[5]~reg0.ACLR
PPSReset => PPSAccum[6]~reg0.ACLR
PPSReset => PPSAccum[7]~reg0.ACLR
PPSReset => PPSAccum[8]~reg0.ACLR
PPSReset => PPSAccum[9]~reg0.ACLR
PPSReset => PPSAccum[10]~reg0.ACLR
PPSReset => PPSAccum[11]~reg0.ACLR
PPSReset => PPSAccum[12]~reg0.ACLR
PPSReset => PPSAccum[13]~reg0.ACLR
PPSReset => PPSAccum[14]~reg0.ACLR
PPSReset => PPSAccum[15]~reg0.ACLR
PPSReset => PPSAccum[16]~reg0.ACLR
PPSReset => PPSAccum[17]~reg0.ACLR
PPSReset => PPSAccum[18]~reg0.ACLR
PPSReset => PPSAccum[19]~reg0.ACLR
PPSReset => PPSAccum[20]~reg0.ACLR
PPSReset => PPSAccum[21]~reg0.ACLR
PPSReset => PPSAccum[22]~reg0.ACLR
PPSReset => PPSAccum[23]~reg0.ACLR
PPSReset => PPSAccum[24]~reg0.ACLR
PPSReset => PPSAccum[25]~reg0.ACLR
PPSReset => PPSAccum[26]~reg0.ACLR
PPSReset => PPSAccum[27]~reg0.ACLR
PPSReset => PPSAccum[28]~reg0.ACLR
PPSReset => PPSAccum[29]~reg0.ACLR
PPSReset => PPSAccum[30]~reg0.ACLR
PPSReset => PPSAccum[31]~reg0.ACLR
PPSReset => PPSAccum_i[0].ENA
PPSReset => LastPPS.ENA
PPSReset => PPSAccum_i[31].ENA
PPSReset => PPSAccum_i[30].ENA
PPSReset => PPSAccum_i[29].ENA
PPSReset => PPSAccum_i[28].ENA
PPSReset => PPSAccum_i[27].ENA
PPSReset => PPSAccum_i[26].ENA
PPSReset => PPSAccum_i[25].ENA
PPSReset => PPSAccum_i[24].ENA
PPSReset => PPSAccum_i[23].ENA
PPSReset => PPSAccum_i[22].ENA
PPSReset => PPSAccum_i[21].ENA
PPSReset => PPSAccum_i[20].ENA
PPSReset => PPSAccum_i[19].ENA
PPSReset => PPSAccum_i[18].ENA
PPSReset => PPSAccum_i[17].ENA
PPSReset => PPSAccum_i[16].ENA
PPSReset => PPSAccum_i[15].ENA
PPSReset => PPSAccum_i[14].ENA
PPSReset => PPSAccum_i[13].ENA
PPSReset => PPSAccum_i[12].ENA
PPSReset => PPSAccum_i[11].ENA
PPSReset => PPSAccum_i[10].ENA
PPSReset => PPSAccum_i[9].ENA
PPSReset => PPSAccum_i[8].ENA
PPSReset => PPSAccum_i[7].ENA
PPSReset => PPSAccum_i[6].ENA
PPSReset => PPSAccum_i[5].ENA
PPSReset => PPSAccum_i[4].ENA
PPSReset => PPSAccum_i[3].ENA
PPSReset => PPSAccum_i[2].ENA
PPSReset => PPSAccum_i[1].ENA
PPSCounter[0] <= PPSAccum_i[0].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[1] <= PPSAccum_i[1].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[2] <= PPSAccum_i[2].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[3] <= PPSAccum_i[3].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[4] <= PPSAccum_i[4].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[5] <= PPSAccum_i[5].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[6] <= PPSAccum_i[6].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[7] <= PPSAccum_i[7].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[8] <= PPSAccum_i[8].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[9] <= PPSAccum_i[9].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[10] <= PPSAccum_i[10].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[11] <= PPSAccum_i[11].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[12] <= PPSAccum_i[12].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[13] <= PPSAccum_i[13].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[14] <= PPSAccum_i[14].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[15] <= PPSAccum_i[15].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[16] <= PPSAccum_i[16].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[17] <= PPSAccum_i[17].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[18] <= PPSAccum_i[18].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[19] <= PPSAccum_i[19].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[20] <= PPSAccum_i[20].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[21] <= PPSAccum_i[21].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[22] <= PPSAccum_i[22].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[23] <= PPSAccum_i[23].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[24] <= PPSAccum_i[24].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[25] <= PPSAccum_i[25].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[26] <= PPSAccum_i[26].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[27] <= PPSAccum_i[27].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[28] <= PPSAccum_i[28].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[29] <= PPSAccum_i[29].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[30] <= PPSAccum_i[30].DB_MAX_OUTPUT_PORT_TYPE
PPSCounter[31] <= PPSAccum_i[31].DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[0] <= PPSAccum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[1] <= PPSAccum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[2] <= PPSAccum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[3] <= PPSAccum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[4] <= PPSAccum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[5] <= PPSAccum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[6] <= PPSAccum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[7] <= PPSAccum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[8] <= PPSAccum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[9] <= PPSAccum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[10] <= PPSAccum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[11] <= PPSAccum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[12] <= PPSAccum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[13] <= PPSAccum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[14] <= PPSAccum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[15] <= PPSAccum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[16] <= PPSAccum[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[17] <= PPSAccum[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[18] <= PPSAccum[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[19] <= PPSAccum[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[20] <= PPSAccum[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[21] <= PPSAccum[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[22] <= PPSAccum[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[23] <= PPSAccum[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[24] <= PPSAccum[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[25] <= PPSAccum[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[26] <= PPSAccum[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[27] <= PPSAccum[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[28] <= PPSAccum[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[29] <= PPSAccum[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[30] <= PPSAccum[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PPSAccum[31] <= PPSAccum[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|PhaseComparatorPorts:PPSRtcPhaseComparator
clk => IBufP3Ports:IBUF_A.clk
clk => DeltaLatched.CLK
clk => Delta[0]~reg0.CLK
clk => Delta[1]~reg0.CLK
clk => Delta[2]~reg0.CLK
clk => Delta[3]~reg0.CLK
clk => Delta[4]~reg0.CLK
clk => Delta[5]~reg0.CLK
clk => Delta[6]~reg0.CLK
clk => Delta[7]~reg0.CLK
clk => Delta[8]~reg0.CLK
clk => Delta[9]~reg0.CLK
clk => Delta[10]~reg0.CLK
clk => Delta[11]~reg0.CLK
clk => Delta[12]~reg0.CLK
clk => Delta[13]~reg0.CLK
clk => Delta[14]~reg0.CLK
clk => Delta[15]~reg0.CLK
clk => Delta[16]~reg0.CLK
clk => Delta[17]~reg0.CLK
clk => Delta[18]~reg0.CLK
clk => Delta[19]~reg0.CLK
clk => Delta[20]~reg0.CLK
clk => Delta[21]~reg0.CLK
clk => Delta[22]~reg0.CLK
clk => Delta[23]~reg0.CLK
clk => Delta[24]~reg0.CLK
clk => Delta[25]~reg0.CLK
clk => Delta[26]~reg0.CLK
clk => Delta[27]~reg0.CLK
clk => Delta[28]~reg0.CLK
clk => Delta[29]~reg0.CLK
clk => Delta[30]~reg0.CLK
clk => Delta[31]~reg0.CLK
clk => Delta_i[0].CLK
clk => Delta_i[1].CLK
clk => Delta_i[2].CLK
clk => Delta_i[3].CLK
clk => Delta_i[4].CLK
clk => Delta_i[5].CLK
clk => Delta_i[6].CLK
clk => Delta_i[7].CLK
clk => Delta_i[8].CLK
clk => Delta_i[9].CLK
clk => Delta_i[10].CLK
clk => Delta_i[11].CLK
clk => Delta_i[12].CLK
clk => Delta_i[13].CLK
clk => Delta_i[14].CLK
clk => Delta_i[15].CLK
clk => Delta_i[16].CLK
clk => Delta_i[17].CLK
clk => Delta_i[18].CLK
clk => Delta_i[19].CLK
clk => Delta_i[20].CLK
clk => Delta_i[21].CLK
clk => Delta_i[22].CLK
clk => Delta_i[23].CLK
clk => Delta_i[24].CLK
clk => Delta_i[25].CLK
clk => Delta_i[26].CLK
clk => Delta_i[27].CLK
clk => Delta_i[28].CLK
clk => Delta_i[29].CLK
clk => Delta_i[30].CLK
clk => Delta_i[31].CLK
clk => IBufP3Ports:IBUF_B.clk
rst => Delta[0]~reg0.ACLR
rst => Delta[1]~reg0.ACLR
rst => Delta[2]~reg0.ACLR
rst => Delta[3]~reg0.ACLR
rst => Delta[4]~reg0.ACLR
rst => Delta[5]~reg0.ACLR
rst => Delta[6]~reg0.ACLR
rst => Delta[7]~reg0.ACLR
rst => Delta[8]~reg0.ACLR
rst => Delta[9]~reg0.ACLR
rst => Delta[10]~reg0.ACLR
rst => Delta[11]~reg0.ACLR
rst => Delta[12]~reg0.ACLR
rst => Delta[13]~reg0.ACLR
rst => Delta[14]~reg0.ACLR
rst => Delta[15]~reg0.ACLR
rst => Delta[16]~reg0.ACLR
rst => Delta[17]~reg0.ACLR
rst => Delta[18]~reg0.ACLR
rst => Delta[19]~reg0.ACLR
rst => Delta[20]~reg0.ACLR
rst => Delta[21]~reg0.ACLR
rst => Delta[22]~reg0.ACLR
rst => Delta[23]~reg0.ACLR
rst => Delta[24]~reg0.ACLR
rst => Delta[25]~reg0.ACLR
rst => Delta[26]~reg0.ACLR
rst => Delta[27]~reg0.ACLR
rst => Delta[28]~reg0.ACLR
rst => Delta[29]~reg0.ACLR
rst => Delta[30]~reg0.ACLR
rst => Delta[31]~reg0.ACLR
rst => Delta_i[0].ACLR
rst => Delta_i[1].ACLR
rst => Delta_i[2].ACLR
rst => Delta_i[3].ACLR
rst => Delta_i[4].ACLR
rst => Delta_i[5].ACLR
rst => Delta_i[6].ACLR
rst => Delta_i[7].ACLR
rst => Delta_i[8].ACLR
rst => Delta_i[9].ACLR
rst => Delta_i[10].ACLR
rst => Delta_i[11].ACLR
rst => Delta_i[12].ACLR
rst => Delta_i[13].ACLR
rst => Delta_i[14].ACLR
rst => Delta_i[15].ACLR
rst => Delta_i[16].ACLR
rst => Delta_i[17].ACLR
rst => Delta_i[18].ACLR
rst => Delta_i[19].ACLR
rst => Delta_i[20].ACLR
rst => Delta_i[21].ACLR
rst => Delta_i[22].ACLR
rst => Delta_i[23].ACLR
rst => Delta_i[24].ACLR
rst => Delta_i[25].ACLR
rst => Delta_i[26].ACLR
rst => Delta_i[27].ACLR
rst => Delta_i[28].ACLR
rst => Delta_i[29].ACLR
rst => Delta_i[30].ACLR
rst => Delta_i[31].ACLR
rst => DeltaLatched.ENA
InA => IBufP3Ports:IBUF_A.I
InB => IBufP3Ports:IBUF_B.I
Delta[0] <= Delta[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[1] <= Delta[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[2] <= Delta[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[3] <= Delta[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[4] <= Delta[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[5] <= Delta[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[6] <= Delta[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[7] <= Delta[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[8] <= Delta[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[9] <= Delta[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[10] <= Delta[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[11] <= Delta[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[12] <= Delta[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[13] <= Delta[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[14] <= Delta[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[15] <= Delta[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[16] <= Delta[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[17] <= Delta[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[18] <= Delta[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[19] <= Delta[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[20] <= Delta[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[21] <= Delta[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[22] <= Delta[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[23] <= Delta[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[24] <= Delta[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[25] <= Delta[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[26] <= Delta[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[27] <= Delta[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[28] <= Delta[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[29] <= Delta[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[30] <= Delta[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[31] <= Delta[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|PhaseComparatorPorts:PPSRtcPhaseComparator|IBufP3Ports:IBUF_A
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|PhaseComparatorPorts:PPSRtcPhaseComparator|IBufP3Ports:IBUF_B
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|PhaseComparatorPorts:SarPPSAdcPhaseComparator
clk => IBufP3Ports:IBUF_A.clk
clk => DeltaLatched.CLK
clk => Delta[0]~reg0.CLK
clk => Delta[1]~reg0.CLK
clk => Delta[2]~reg0.CLK
clk => Delta[3]~reg0.CLK
clk => Delta[4]~reg0.CLK
clk => Delta[5]~reg0.CLK
clk => Delta[6]~reg0.CLK
clk => Delta[7]~reg0.CLK
clk => Delta[8]~reg0.CLK
clk => Delta[9]~reg0.CLK
clk => Delta[10]~reg0.CLK
clk => Delta[11]~reg0.CLK
clk => Delta[12]~reg0.CLK
clk => Delta[13]~reg0.CLK
clk => Delta[14]~reg0.CLK
clk => Delta[15]~reg0.CLK
clk => Delta[16]~reg0.CLK
clk => Delta[17]~reg0.CLK
clk => Delta[18]~reg0.CLK
clk => Delta[19]~reg0.CLK
clk => Delta[20]~reg0.CLK
clk => Delta[21]~reg0.CLK
clk => Delta[22]~reg0.CLK
clk => Delta[23]~reg0.CLK
clk => Delta[24]~reg0.CLK
clk => Delta[25]~reg0.CLK
clk => Delta[26]~reg0.CLK
clk => Delta[27]~reg0.CLK
clk => Delta[28]~reg0.CLK
clk => Delta[29]~reg0.CLK
clk => Delta[30]~reg0.CLK
clk => Delta[31]~reg0.CLK
clk => Delta_i[0].CLK
clk => Delta_i[1].CLK
clk => Delta_i[2].CLK
clk => Delta_i[3].CLK
clk => Delta_i[4].CLK
clk => Delta_i[5].CLK
clk => Delta_i[6].CLK
clk => Delta_i[7].CLK
clk => Delta_i[8].CLK
clk => Delta_i[9].CLK
clk => Delta_i[10].CLK
clk => Delta_i[11].CLK
clk => Delta_i[12].CLK
clk => Delta_i[13].CLK
clk => Delta_i[14].CLK
clk => Delta_i[15].CLK
clk => Delta_i[16].CLK
clk => Delta_i[17].CLK
clk => Delta_i[18].CLK
clk => Delta_i[19].CLK
clk => Delta_i[20].CLK
clk => Delta_i[21].CLK
clk => Delta_i[22].CLK
clk => Delta_i[23].CLK
clk => Delta_i[24].CLK
clk => Delta_i[25].CLK
clk => Delta_i[26].CLK
clk => Delta_i[27].CLK
clk => Delta_i[28].CLK
clk => Delta_i[29].CLK
clk => Delta_i[30].CLK
clk => Delta_i[31].CLK
clk => IBufP3Ports:IBUF_B.clk
rst => Delta[0]~reg0.ACLR
rst => Delta[1]~reg0.ACLR
rst => Delta[2]~reg0.ACLR
rst => Delta[3]~reg0.ACLR
rst => Delta[4]~reg0.ACLR
rst => Delta[5]~reg0.ACLR
rst => Delta[6]~reg0.ACLR
rst => Delta[7]~reg0.ACLR
rst => Delta[8]~reg0.ACLR
rst => Delta[9]~reg0.ACLR
rst => Delta[10]~reg0.ACLR
rst => Delta[11]~reg0.ACLR
rst => Delta[12]~reg0.ACLR
rst => Delta[13]~reg0.ACLR
rst => Delta[14]~reg0.ACLR
rst => Delta[15]~reg0.ACLR
rst => Delta[16]~reg0.ACLR
rst => Delta[17]~reg0.ACLR
rst => Delta[18]~reg0.ACLR
rst => Delta[19]~reg0.ACLR
rst => Delta[20]~reg0.ACLR
rst => Delta[21]~reg0.ACLR
rst => Delta[22]~reg0.ACLR
rst => Delta[23]~reg0.ACLR
rst => Delta[24]~reg0.ACLR
rst => Delta[25]~reg0.ACLR
rst => Delta[26]~reg0.ACLR
rst => Delta[27]~reg0.ACLR
rst => Delta[28]~reg0.ACLR
rst => Delta[29]~reg0.ACLR
rst => Delta[30]~reg0.ACLR
rst => Delta[31]~reg0.ACLR
rst => Delta_i[0].ACLR
rst => Delta_i[1].ACLR
rst => Delta_i[2].ACLR
rst => Delta_i[3].ACLR
rst => Delta_i[4].ACLR
rst => Delta_i[5].ACLR
rst => Delta_i[6].ACLR
rst => Delta_i[7].ACLR
rst => Delta_i[8].ACLR
rst => Delta_i[9].ACLR
rst => Delta_i[10].ACLR
rst => Delta_i[11].ACLR
rst => Delta_i[12].ACLR
rst => Delta_i[13].ACLR
rst => Delta_i[14].ACLR
rst => Delta_i[15].ACLR
rst => Delta_i[16].ACLR
rst => Delta_i[17].ACLR
rst => Delta_i[18].ACLR
rst => Delta_i[19].ACLR
rst => Delta_i[20].ACLR
rst => Delta_i[21].ACLR
rst => Delta_i[22].ACLR
rst => Delta_i[23].ACLR
rst => Delta_i[24].ACLR
rst => Delta_i[25].ACLR
rst => Delta_i[26].ACLR
rst => Delta_i[27].ACLR
rst => Delta_i[28].ACLR
rst => Delta_i[29].ACLR
rst => Delta_i[30].ACLR
rst => Delta_i[31].ACLR
rst => DeltaLatched.ENA
InA => IBufP3Ports:IBUF_A.I
InB => IBufP3Ports:IBUF_B.I
Delta[0] <= Delta[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[1] <= Delta[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[2] <= Delta[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[3] <= Delta[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[4] <= Delta[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[5] <= Delta[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[6] <= Delta[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[7] <= Delta[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[8] <= Delta[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[9] <= Delta[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[10] <= Delta[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[11] <= Delta[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[12] <= Delta[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[13] <= Delta[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[14] <= Delta[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[15] <= Delta[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[16] <= Delta[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[17] <= Delta[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[18] <= Delta[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[19] <= Delta[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[20] <= Delta[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[21] <= Delta[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[22] <= Delta[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[23] <= Delta[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[24] <= Delta[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[25] <= Delta[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[26] <= Delta[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[27] <= Delta[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[28] <= Delta[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[29] <= Delta[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[30] <= Delta[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[31] <= Delta[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|PhaseComparatorPorts:SarPPSAdcPhaseComparator|IBufP3Ports:IBUF_A
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|PhaseComparatorPorts:SarPPSAdcPhaseComparator|IBufP3Ports:IBUF_B
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i
clk => IBufP3Ports:IBUF_A.clk
clk => DeltaLatched.CLK
clk => Delta[0]~reg0.CLK
clk => Delta[1]~reg0.CLK
clk => Delta[2]~reg0.CLK
clk => Delta[3]~reg0.CLK
clk => Delta[4]~reg0.CLK
clk => Delta[5]~reg0.CLK
clk => Delta[6]~reg0.CLK
clk => Delta[7]~reg0.CLK
clk => Delta[8]~reg0.CLK
clk => Delta[9]~reg0.CLK
clk => Delta[10]~reg0.CLK
clk => Delta[11]~reg0.CLK
clk => Delta[12]~reg0.CLK
clk => Delta[13]~reg0.CLK
clk => Delta[14]~reg0.CLK
clk => Delta[15]~reg0.CLK
clk => Delta[16]~reg0.CLK
clk => Delta[17]~reg0.CLK
clk => Delta[18]~reg0.CLK
clk => Delta[19]~reg0.CLK
clk => Delta[20]~reg0.CLK
clk => Delta[21]~reg0.CLK
clk => Delta[22]~reg0.CLK
clk => Delta[23]~reg0.CLK
clk => Delta[24]~reg0.CLK
clk => Delta[25]~reg0.CLK
clk => Delta[26]~reg0.CLK
clk => Delta[27]~reg0.CLK
clk => Delta[28]~reg0.CLK
clk => Delta[29]~reg0.CLK
clk => Delta[30]~reg0.CLK
clk => Delta[31]~reg0.CLK
clk => Delta_i[0].CLK
clk => Delta_i[1].CLK
clk => Delta_i[2].CLK
clk => Delta_i[3].CLK
clk => Delta_i[4].CLK
clk => Delta_i[5].CLK
clk => Delta_i[6].CLK
clk => Delta_i[7].CLK
clk => Delta_i[8].CLK
clk => Delta_i[9].CLK
clk => Delta_i[10].CLK
clk => Delta_i[11].CLK
clk => Delta_i[12].CLK
clk => Delta_i[13].CLK
clk => Delta_i[14].CLK
clk => Delta_i[15].CLK
clk => Delta_i[16].CLK
clk => Delta_i[17].CLK
clk => Delta_i[18].CLK
clk => Delta_i[19].CLK
clk => Delta_i[20].CLK
clk => Delta_i[21].CLK
clk => Delta_i[22].CLK
clk => Delta_i[23].CLK
clk => Delta_i[24].CLK
clk => Delta_i[25].CLK
clk => Delta_i[26].CLK
clk => Delta_i[27].CLK
clk => Delta_i[28].CLK
clk => Delta_i[29].CLK
clk => Delta_i[30].CLK
clk => Delta_i[31].CLK
clk => IBufP3Ports:IBUF_B.clk
rst => Delta[0]~reg0.ACLR
rst => Delta[1]~reg0.ACLR
rst => Delta[2]~reg0.ACLR
rst => Delta[3]~reg0.ACLR
rst => Delta[4]~reg0.ACLR
rst => Delta[5]~reg0.ACLR
rst => Delta[6]~reg0.ACLR
rst => Delta[7]~reg0.ACLR
rst => Delta[8]~reg0.ACLR
rst => Delta[9]~reg0.ACLR
rst => Delta[10]~reg0.ACLR
rst => Delta[11]~reg0.ACLR
rst => Delta[12]~reg0.ACLR
rst => Delta[13]~reg0.ACLR
rst => Delta[14]~reg0.ACLR
rst => Delta[15]~reg0.ACLR
rst => Delta[16]~reg0.ACLR
rst => Delta[17]~reg0.ACLR
rst => Delta[18]~reg0.ACLR
rst => Delta[19]~reg0.ACLR
rst => Delta[20]~reg0.ACLR
rst => Delta[21]~reg0.ACLR
rst => Delta[22]~reg0.ACLR
rst => Delta[23]~reg0.ACLR
rst => Delta[24]~reg0.ACLR
rst => Delta[25]~reg0.ACLR
rst => Delta[26]~reg0.ACLR
rst => Delta[27]~reg0.ACLR
rst => Delta[28]~reg0.ACLR
rst => Delta[29]~reg0.ACLR
rst => Delta[30]~reg0.ACLR
rst => Delta[31]~reg0.ACLR
rst => Delta_i[0].ACLR
rst => Delta_i[1].ACLR
rst => Delta_i[2].ACLR
rst => Delta_i[3].ACLR
rst => Delta_i[4].ACLR
rst => Delta_i[5].ACLR
rst => Delta_i[6].ACLR
rst => Delta_i[7].ACLR
rst => Delta_i[8].ACLR
rst => Delta_i[9].ACLR
rst => Delta_i[10].ACLR
rst => Delta_i[11].ACLR
rst => Delta_i[12].ACLR
rst => Delta_i[13].ACLR
rst => Delta_i[14].ACLR
rst => Delta_i[15].ACLR
rst => Delta_i[16].ACLR
rst => Delta_i[17].ACLR
rst => Delta_i[18].ACLR
rst => Delta_i[19].ACLR
rst => Delta_i[20].ACLR
rst => Delta_i[21].ACLR
rst => Delta_i[22].ACLR
rst => Delta_i[23].ACLR
rst => Delta_i[24].ACLR
rst => Delta_i[25].ACLR
rst => Delta_i[26].ACLR
rst => Delta_i[27].ACLR
rst => Delta_i[28].ACLR
rst => Delta_i[29].ACLR
rst => Delta_i[30].ACLR
rst => Delta_i[31].ACLR
rst => DeltaLatched.ENA
InA => IBufP3Ports:IBUF_A.I
InB => IBufP3Ports:IBUF_B.I
Delta[0] <= Delta[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[1] <= Delta[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[2] <= Delta[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[3] <= Delta[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[4] <= Delta[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[5] <= Delta[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[6] <= Delta[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[7] <= Delta[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[8] <= Delta[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[9] <= Delta[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[10] <= Delta[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[11] <= Delta[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[12] <= Delta[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[13] <= Delta[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[14] <= Delta[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[15] <= Delta[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[16] <= Delta[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[17] <= Delta[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[18] <= Delta[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[19] <= Delta[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[20] <= Delta[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[21] <= Delta[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[22] <= Delta[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[23] <= Delta[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[24] <= Delta[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[25] <= Delta[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[26] <= Delta[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[27] <= Delta[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[28] <= Delta[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[29] <= Delta[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[30] <= Delta[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Delta[31] <= Delta[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_A
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|PhaseComparatorPorts:PPSPeriodDutyPhaseCmp_i|IBufP3Ports:IBUF_B
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|RtcCounterPorts:RtcCounter
clk => SetChangedTime~reg0.CLK
clk => TimeWasSet.CLK
clk => LastPPS.CLK
clk => HavePPS.CLK
clk => Seconds_i[0].CLK
clk => Seconds_i[1].CLK
clk => Seconds_i[2].CLK
clk => Seconds_i[3].CLK
clk => Seconds_i[4].CLK
clk => Seconds_i[5].CLK
clk => Seconds_i[6].CLK
clk => Seconds_i[7].CLK
clk => Seconds_i[8].CLK
clk => Seconds_i[9].CLK
clk => Seconds_i[10].CLK
clk => Seconds_i[11].CLK
clk => Seconds_i[12].CLK
clk => Seconds_i[13].CLK
clk => Seconds_i[14].CLK
clk => Seconds_i[15].CLK
clk => Seconds_i[16].CLK
clk => Seconds_i[17].CLK
clk => Seconds_i[18].CLK
clk => Seconds_i[19].CLK
clk => Seconds_i[20].CLK
clk => Seconds_i[21].CLK
clk => Milliseconds_i[0].CLK
clk => Milliseconds_i[1].CLK
clk => Milliseconds_i[2].CLK
clk => Milliseconds_i[3].CLK
clk => Milliseconds_i[4].CLK
clk => Milliseconds_i[5].CLK
clk => Milliseconds_i[6].CLK
clk => Milliseconds_i[7].CLK
clk => Milliseconds_i[8].CLK
clk => Milliseconds_i[9].CLK
clk => ClockDivider[0].CLK
clk => ClockDivider[1].CLK
clk => ClockDivider[2].CLK
clk => ClockDivider[3].CLK
clk => ClockDivider[4].CLK
clk => ClockDivider[5].CLK
clk => ClockDivider[6].CLK
clk => ClockDivider[7].CLK
clk => ClockDivider[8].CLK
clk => ClockDivider[9].CLK
clk => ClockDivider[10].CLK
clk => ClockDivider[11].CLK
clk => ClockDivider[12].CLK
clk => ClockDivider[13].CLK
clk => ClockDivider[14].CLK
clk => ClockDivider[15].CLK
clk => ClockDivider[16].CLK
rst => TimeWasSet.ACLR
rst => LastPPS.PRESET
rst => HavePPS.ACLR
rst => Seconds_i[0].ACLR
rst => Seconds_i[1].ACLR
rst => Seconds_i[2].ACLR
rst => Seconds_i[3].ACLR
rst => Seconds_i[4].ACLR
rst => Seconds_i[5].ACLR
rst => Seconds_i[6].ACLR
rst => Seconds_i[7].ACLR
rst => Seconds_i[8].ACLR
rst => Seconds_i[9].ACLR
rst => Seconds_i[10].ACLR
rst => Seconds_i[11].ACLR
rst => Seconds_i[12].ACLR
rst => Seconds_i[13].ACLR
rst => Seconds_i[14].ACLR
rst => Seconds_i[15].ACLR
rst => Seconds_i[16].ACLR
rst => Seconds_i[17].ACLR
rst => Seconds_i[18].ACLR
rst => Seconds_i[19].ACLR
rst => Seconds_i[20].ACLR
rst => Seconds_i[21].ACLR
rst => Milliseconds_i[0].ACLR
rst => Milliseconds_i[1].ACLR
rst => Milliseconds_i[2].ACLR
rst => Milliseconds_i[3].ACLR
rst => Milliseconds_i[4].ACLR
rst => Milliseconds_i[5].ACLR
rst => Milliseconds_i[6].ACLR
rst => Milliseconds_i[7].ACLR
rst => Milliseconds_i[8].ACLR
rst => Milliseconds_i[9].ACLR
rst => ClockDivider[0].ACLR
rst => ClockDivider[1].ACLR
rst => ClockDivider[2].ACLR
rst => ClockDivider[3].ACLR
rst => ClockDivider[4].ACLR
rst => ClockDivider[5].ACLR
rst => ClockDivider[6].ACLR
rst => ClockDivider[7].ACLR
rst => ClockDivider[8].ACLR
rst => ClockDivider[9].ACLR
rst => ClockDivider[10].ACLR
rst => ClockDivider[11].ACLR
rst => ClockDivider[12].ACLR
rst => ClockDivider[13].ACLR
rst => ClockDivider[14].ACLR
rst => ClockDivider[15].ACLR
rst => ClockDivider[16].ACLR
rst => SetChangedTime~reg0.ENA
PPS => process_0.IN1
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Seconds_i.OUTPUTSELECT
PPS => Milliseconds_i.OUTPUTSELECT
PPS => Milliseconds_i.OUTPUTSELECT
PPS => Milliseconds_i.OUTPUTSELECT
PPS => Milliseconds_i.OUTPUTSELECT
PPS => Milliseconds_i.OUTPUTSELECT
PPS => Milliseconds_i.OUTPUTSELECT
PPS => Milliseconds_i.OUTPUTSELECT
PPS => Milliseconds_i.OUTPUTSELECT
PPS => Milliseconds_i.OUTPUTSELECT
PPS => Milliseconds_i.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => ClockDivider.OUTPUTSELECT
PPS => LastPPS.DATAIN
PPSDetected <= HavePPS.DB_MAX_OUTPUT_PORT_TYPE
Sync => ~NO_FANOUT~
GeneratePPS => process_0.IN1
GeneratedPPS <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE
SetTimeSeconds[0] => Equal0.IN21
SetTimeSeconds[0] => Seconds_i.DATAB
SetTimeSeconds[1] => Equal0.IN20
SetTimeSeconds[1] => Seconds_i.DATAB
SetTimeSeconds[2] => Equal0.IN19
SetTimeSeconds[2] => Seconds_i.DATAB
SetTimeSeconds[3] => Equal0.IN18
SetTimeSeconds[3] => Seconds_i.DATAB
SetTimeSeconds[4] => Equal0.IN17
SetTimeSeconds[4] => Seconds_i.DATAB
SetTimeSeconds[5] => Equal0.IN16
SetTimeSeconds[5] => Seconds_i.DATAB
SetTimeSeconds[6] => Equal0.IN15
SetTimeSeconds[6] => Seconds_i.DATAB
SetTimeSeconds[7] => Equal0.IN14
SetTimeSeconds[7] => Seconds_i.DATAB
SetTimeSeconds[8] => Equal0.IN13
SetTimeSeconds[8] => Seconds_i.DATAB
SetTimeSeconds[9] => Equal0.IN12
SetTimeSeconds[9] => Seconds_i.DATAB
SetTimeSeconds[10] => Equal0.IN11
SetTimeSeconds[10] => Seconds_i.DATAB
SetTimeSeconds[11] => Equal0.IN10
SetTimeSeconds[11] => Seconds_i.DATAB
SetTimeSeconds[12] => Equal0.IN9
SetTimeSeconds[12] => Seconds_i.DATAB
SetTimeSeconds[13] => Equal0.IN8
SetTimeSeconds[13] => Seconds_i.DATAB
SetTimeSeconds[14] => Equal0.IN7
SetTimeSeconds[14] => Seconds_i.DATAB
SetTimeSeconds[15] => Equal0.IN6
SetTimeSeconds[15] => Seconds_i.DATAB
SetTimeSeconds[16] => Equal0.IN5
SetTimeSeconds[16] => Seconds_i.DATAB
SetTimeSeconds[17] => Equal0.IN4
SetTimeSeconds[17] => Seconds_i.DATAB
SetTimeSeconds[18] => Equal0.IN3
SetTimeSeconds[18] => Seconds_i.DATAB
SetTimeSeconds[19] => Equal0.IN2
SetTimeSeconds[19] => Seconds_i.DATAB
SetTimeSeconds[20] => Equal0.IN1
SetTimeSeconds[20] => Seconds_i.DATAB
SetTimeSeconds[21] => Equal0.IN0
SetTimeSeconds[21] => Seconds_i.DATAB
SetTime => process_0.IN1
SetTime => TimeWasSet.OUTPUTSELECT
SetChangedTime <= SetChangedTime~reg0.DB_MAX_OUTPUT_PORT_TYPE
Seconds[0] <= Seconds_i[0].DB_MAX_OUTPUT_PORT_TYPE
Seconds[1] <= Seconds_i[1].DB_MAX_OUTPUT_PORT_TYPE
Seconds[2] <= Seconds_i[2].DB_MAX_OUTPUT_PORT_TYPE
Seconds[3] <= Seconds_i[3].DB_MAX_OUTPUT_PORT_TYPE
Seconds[4] <= Seconds_i[4].DB_MAX_OUTPUT_PORT_TYPE
Seconds[5] <= Seconds_i[5].DB_MAX_OUTPUT_PORT_TYPE
Seconds[6] <= Seconds_i[6].DB_MAX_OUTPUT_PORT_TYPE
Seconds[7] <= Seconds_i[7].DB_MAX_OUTPUT_PORT_TYPE
Seconds[8] <= Seconds_i[8].DB_MAX_OUTPUT_PORT_TYPE
Seconds[9] <= Seconds_i[9].DB_MAX_OUTPUT_PORT_TYPE
Seconds[10] <= Seconds_i[10].DB_MAX_OUTPUT_PORT_TYPE
Seconds[11] <= Seconds_i[11].DB_MAX_OUTPUT_PORT_TYPE
Seconds[12] <= Seconds_i[12].DB_MAX_OUTPUT_PORT_TYPE
Seconds[13] <= Seconds_i[13].DB_MAX_OUTPUT_PORT_TYPE
Seconds[14] <= Seconds_i[14].DB_MAX_OUTPUT_PORT_TYPE
Seconds[15] <= Seconds_i[15].DB_MAX_OUTPUT_PORT_TYPE
Seconds[16] <= Seconds_i[16].DB_MAX_OUTPUT_PORT_TYPE
Seconds[17] <= Seconds_i[17].DB_MAX_OUTPUT_PORT_TYPE
Seconds[18] <= Seconds_i[18].DB_MAX_OUTPUT_PORT_TYPE
Seconds[19] <= Seconds_i[19].DB_MAX_OUTPUT_PORT_TYPE
Seconds[20] <= Seconds_i[20].DB_MAX_OUTPUT_PORT_TYPE
Seconds[21] <= Seconds_i[21].DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[0] <= Milliseconds_i[0].DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[1] <= Milliseconds_i[1].DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[2] <= Milliseconds_i[2].DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[3] <= Milliseconds_i[3].DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[4] <= Milliseconds_i[4].DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[5] <= Milliseconds_i[5].DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[6] <= Milliseconds_i[6].DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[7] <= Milliseconds_i[7].DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[8] <= Milliseconds_i[8].DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[9] <= Milliseconds_i[9].DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:IBufOE
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:IBufCE
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:IBufWE
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:0:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:1:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:2:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:3:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:4:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:5:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:6:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:7:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:8:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:9:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:10:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:11:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:12:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:13:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:14:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:\GenRamAddrBus:15:IBUF_RamAddr_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:0:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:1:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:2:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:3:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:4:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:5:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:6:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:7:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:8:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:9:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:10:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:11:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:12:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:13:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:14:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IOBufP2Ports:\GenRamDataBus:15:IOBUF_RamData_i
clk => O~reg0.CLK
clk => Temp2.CLK
clk => Temp1.CLK
IO <> IO
T => IO.OE
I => IO.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|DataMapperPorts:DataMapper
clk => GpsFifoReset~reg0.CLK
clk => ChopperEnable_i.CLK
clk => SarSamplesPerSecond_i[0].CLK
clk => SarSamplesPerSecond_i[1].CLK
clk => SarSamplesPerSecond_i[2].CLK
clk => SarSamplesPerSecond_i[3].CLK
clk => SarSamplesPerSecond_i[4].CLK
clk => SarSamplesPerSecond_i[5].CLK
clk => SarSamplesPerSecond_i[6].CLK
clk => SarSamplesPerSecond_i[7].CLK
clk => SarSamplesPerSecond_i[8].CLK
clk => SarSamplesPerSecond_i[9].CLK
clk => SarSamplesPerSecond_i[10].CLK
clk => SarSamplesPerSecond_i[11].CLK
clk => SarSamplesPerSecond_i[12].CLK
clk => SarSamplesPerSecond_i[13].CLK
clk => SarSamplesPerSecond_i[14].CLK
clk => SarSamplesPerSecond_i[15].CLK
clk => SarSamplesPerSecond_i[16].CLK
clk => SarSamplesPerSecond_i[17].CLK
clk => SarSamplesPerSecond_i[18].CLK
clk => SarSamplesPerSecond_i[19].CLK
clk => SarSamplesPerSecond_i[20].CLK
clk => SarSamplesPerSecond_i[21].CLK
clk => SarSamplesPerSecond_i[22].CLK
clk => SarSamplesPerSecond_i[23].CLK
clk => SarSamplesPerSecond_i[24].CLK
clk => SarSamplesPerSecond_i[25].CLK
clk => SarSamplesPerSecond_i[26].CLK
clk => SarSamplesPerSecond_i[27].CLK
clk => SarSamplesPerSecond_i[28].CLK
clk => SarSamplesPerSecond_i[29].CLK
clk => SarSamplesPerSecond_i[30].CLK
clk => SarSamplesPerSecond_i[31].CLK
clk => SyncSummary_i[0].CLK
clk => SyncSummary_i[1].CLK
clk => SyncSummary_i[2].CLK
clk => SyncSummary_i[3].CLK
clk => SyncSummary_i[4].CLK
clk => SyncSummary_i[5].CLK
clk => SyncSummary_i[6].CLK
clk => SyncSummary_i[7].CLK
clk => SyncSummary_i[8].CLK
clk => SyncSummary_i[9].CLK
clk => SyncSummary_i[10].CLK
clk => SyncSummary_i[11].CLK
clk => SyncSummary_i[12].CLK
clk => SyncSummary_i[13].CLK
clk => SyncSummary_i[14].CLK
clk => SyncSummary_i[15].CLK
clk => SyncSummary_i[16].CLK
clk => SyncSummary_i[17].CLK
clk => SyncSummary_i[18].CLK
clk => SyncSummary_i[19].CLK
clk => SyncSummary_i[20].CLK
clk => SyncSummary_i[21].CLK
clk => SyncSummary_i[22].CLK
clk => SyncSummary_i[23].CLK
clk => SyncSummary_i[24].CLK
clk => SyncSummary_i[25].CLK
clk => SyncSummary_i[26].CLK
clk => SyncSummary_i[27].CLK
clk => SyncSummary_i[28].CLK
clk => SyncSummary_i[29].CLK
clk => SyncSummary_i[30].CLK
clk => SyncSummary_i[31].CLK
clk => SarSamplesToAverage_i[0].CLK
clk => SarSamplesToAverage_i[1].CLK
clk => SarSamplesToAverage_i[2].CLK
clk => SarSamplesToAverage_i[3].CLK
clk => SarSamplesToAverage_i[4].CLK
clk => SarSamplesToAverage_i[5].CLK
clk => SarSamplesToAverage_i[6].CLK
clk => SarSamplesToAverage_i[7].CLK
clk => SarSamplesToAverage_i[8].CLK
clk => SarSamplesToAverage_i[9].CLK
clk => SarSamplesToAverage_i[10].CLK
clk => SarSamplesToAverage_i[11].CLK
clk => SarSamplesToAverage_i[12].CLK
clk => SarSamplesToAverage_i[13].CLK
clk => SarSamplesToAverage_i[14].CLK
clk => SarSamplesToAverage_i[15].CLK
clk => AdcClkDivider_i[0].CLK
clk => AdcClkDivider_i[1].CLK
clk => AdcClkDivider_i[2].CLK
clk => AdcClkDivider_i[3].CLK
clk => AdcClkDivider_i[4].CLK
clk => AdcClkDivider_i[5].CLK
clk => AdcClkDivider_i[6].CLK
clk => AdcClkDivider_i[7].CLK
clk => AdcClkDivider_i[8].CLK
clk => AdcClkDivider_i[9].CLK
clk => AdcClkDivider_i[10].CLK
clk => AdcClkDivider_i[11].CLK
clk => AdcClkDivider_i[12].CLK
clk => AdcClkDivider_i[13].CLK
clk => AdcClkDivider_i[14].CLK
clk => AdcClkDivider_i[15].CLK
clk => AdcGain_i[0].CLK
clk => AdcGain_i[1].CLK
clk => AdcGain_i[2].CLK
clk => AdcGain_i[3].CLK
clk => AdcGain_i[4].CLK
clk => AdcGain_i[5].CLK
clk => ForcedDuty_i.CLK
clk => ForcedPeriod_i.CLK
clk => ForcePnD_i.CLK
clk => XMTOutTxdWriteData[0]~reg0.CLK
clk => XMTOutTxdWriteData[1]~reg0.CLK
clk => XMTOutTxdWriteData[2]~reg0.CLK
clk => XMTOutTxdWriteData[3]~reg0.CLK
clk => XMTOutTxdWriteData[4]~reg0.CLK
clk => XMTOutTxdWriteData[5]~reg0.CLK
clk => XMTOutTxdWriteData[6]~reg0.CLK
clk => XMTOutTxdWriteData[7]~reg0.CLK
clk => WriteXMTOutTxd~reg0.CLK
clk => XMTFifoReset~reg0.CLK
clk => AClkOutTxdWriteData[0]~reg0.CLK
clk => AClkOutTxdWriteData[1]~reg0.CLK
clk => AClkOutTxdWriteData[2]~reg0.CLK
clk => AClkOutTxdWriteData[3]~reg0.CLK
clk => AClkOutTxdWriteData[4]~reg0.CLK
clk => AClkOutTxdWriteData[5]~reg0.CLK
clk => AClkOutTxdWriteData[6]~reg0.CLK
clk => AClkOutTxdWriteData[7]~reg0.CLK
clk => WriteAClkOutTxd~reg0.CLK
clk => AClkFifoReset~reg0.CLK
clk => ZigOutTxdWriteData[0]~reg0.CLK
clk => ZigOutTxdWriteData[1]~reg0.CLK
clk => ZigOutTxdWriteData[2]~reg0.CLK
clk => ZigOutTxdWriteData[3]~reg0.CLK
clk => ZigOutTxdWriteData[4]~reg0.CLK
clk => ZigOutTxdWriteData[5]~reg0.CLK
clk => ZigOutTxdWriteData[6]~reg0.CLK
clk => ZigOutTxdWriteData[7]~reg0.CLK
clk => WriteZigOutTxd~reg0.CLK
clk => ZBusWriteData[0]~reg0.CLK
clk => ZBusWriteData[1]~reg0.CLK
clk => ZBusWriteData[2]~reg0.CLK
clk => ZBusWriteData[3]~reg0.CLK
clk => ZBusWriteData[4]~reg0.CLK
clk => ZBusWriteData[5]~reg0.CLK
clk => ZBusWriteData[6]~reg0.CLK
clk => ZBusWriteData[7]~reg0.CLK
clk => WriteZBus~reg0.CLK
clk => ZBusAddr_i[0].CLK
clk => ZBusAddr_i[1].CLK
clk => ZBusAddr_i[2].CLK
clk => ZBusAddr_i[3].CLK
clk => ZBusAddr_i[4].CLK
clk => ZBusAddr_i[5].CLK
clk => ZBusAddr_i[6].CLK
clk => ZBusAddr_i[7].CLK
clk => SetZBusAddr~reg0.CLK
clk => SpiRxFifoReset~reg0.CLK
clk => SpiRxUartWriteData[0]~reg0.CLK
clk => SpiRxUartWriteData[1]~reg0.CLK
clk => SpiRxUartWriteData[2]~reg0.CLK
clk => SpiRxUartWriteData[3]~reg0.CLK
clk => SpiRxUartWriteData[4]~reg0.CLK
clk => SpiRxUartWriteData[5]~reg0.CLK
clk => SpiRxUartWriteData[6]~reg0.CLK
clk => SpiRxUartWriteData[7]~reg0.CLK
clk => WriteSpiRxUart~reg0.CLK
clk => SpiTxFifoReset~reg0.CLK
clk => SpiTxUartWriteData[0]~reg0.CLK
clk => SpiTxUartWriteData[1]~reg0.CLK
clk => SpiTxUartWriteData[2]~reg0.CLK
clk => SpiTxUartWriteData[3]~reg0.CLK
clk => SpiTxUartWriteData[4]~reg0.CLK
clk => SpiTxUartWriteData[5]~reg0.CLK
clk => SpiTxUartWriteData[6]~reg0.CLK
clk => SpiTxUartWriteData[7]~reg0.CLK
clk => WriteSpiTxUart~reg0.CLK
clk => UartMux_i[0].CLK
clk => UartMux_i[1].CLK
clk => UartMux_i[2].CLK
clk => UartMux_i[3].CLK
clk => UartMux_i[4].CLK
clk => UartMux_i[5].CLK
clk => UartMux_i[6].CLK
clk => UartMux_i[7].CLK
clk => ZigFifoReset~reg0.CLK
clk => UsbSwitch_i.CLK
clk => UsbFifoReset~reg0.CLK
clk => ResetSyncCompleted~reg0.CLK
clk => SpiExtAddr_i[0].CLK
clk => SpiExtAddr_i[1].CLK
clk => SpiExtAddr_i[2].CLK
clk => SpiExtAddr_i[3].CLK
clk => SpiExtAddr_i[4].CLK
clk => SpiExtAddr_i[5].CLK
clk => SpiExtAddr_i[6].CLK
clk => SpiExtAddr_i[7].CLK
clk => RadioPower_i.CLK
clk => SDPower_i.CLK
clk => PPSTriggerAdc_i.CLK
clk => DutyTriggerEither_i.CLK
clk => PeriodTriggerEither_i.CLK
clk => DutyTriggerQuadrant_i.CLK
clk => PeriodTriggerQuadrant_i.CLK
clk => TxTriggerAdc_i.CLK
clk => SyncAdc_i.CLK
clk => GpsOutTxdWriteData[0]~reg0.CLK
clk => GpsOutTxdWriteData[1]~reg0.CLK
clk => GpsOutTxdWriteData[2]~reg0.CLK
clk => GpsOutTxdWriteData[3]~reg0.CLK
clk => GpsOutTxdWriteData[4]~reg0.CLK
clk => GpsOutTxdWriteData[5]~reg0.CLK
clk => GpsOutTxdWriteData[6]~reg0.CLK
clk => GpsOutTxdWriteData[7]~reg0.CLK
clk => WriteGpsOutTxd~reg0.CLK
clk => SarAdcFifoReset~reg0.CLK
clk => ClkDacWrite[0]~reg0.CLK
clk => ClkDacWrite[1]~reg0.CLK
clk => ClkDacWrite[2]~reg0.CLK
clk => ClkDacWrite[3]~reg0.CLK
clk => ClkDacWrite[4]~reg0.CLK
clk => ClkDacWrite[5]~reg0.CLK
clk => ClkDacWrite[6]~reg0.CLK
clk => ClkDacWrite[7]~reg0.CLK
clk => ClkDacWrite[8]~reg0.CLK
clk => ClkDacWrite[9]~reg0.CLK
clk => ClkDacWrite[10]~reg0.CLK
clk => ClkDacWrite[11]~reg0.CLK
clk => ClkDacWrite[12]~reg0.CLK
clk => ClkDacWrite[13]~reg0.CLK
clk => ClkDacWrite[14]~reg0.CLK
clk => ClkDacWrite[15]~reg0.CLK
clk => WriteClkDac~reg0.CLK
clk => PPSCountReset~reg0.CLK
clk => UsingAtomicClock_i.CLK
clk => DutyOff_i.CLK
clk => GeneratePps_i.CLK
clk => SyncPeriodDuty_i.CLK
clk => SetTime_i.CLK
clk => SetTimeHi~reg0.CLK
clk => SetTimeLo~reg0.CLK
clk => SecondsOut_i[0].CLK
clk => SecondsOut_i[1].CLK
clk => SecondsOut_i[2].CLK
clk => SecondsOut_i[3].CLK
clk => SecondsOut_i[4].CLK
clk => SecondsOut_i[5].CLK
clk => SecondsOut_i[6].CLK
clk => SecondsOut_i[7].CLK
clk => SecondsOut_i[8].CLK
clk => SecondsOut_i[9].CLK
clk => SecondsOut_i[10].CLK
clk => SecondsOut_i[11].CLK
clk => SecondsOut_i[12].CLK
clk => SecondsOut_i[13].CLK
clk => SecondsOut_i[14].CLK
clk => SecondsOut_i[15].CLK
clk => SecondsOut_i[16].CLK
clk => SecondsOut_i[17].CLK
clk => SecondsOut_i[18].CLK
clk => SecondsOut_i[19].CLK
clk => SecondsOut_i[20].CLK
clk => SecondsOut_i[21].CLK
clk => AdcDutyDividerOut[0]~reg0.CLK
clk => AdcDutyDividerOut[1]~reg0.CLK
clk => AdcDutyDividerOut[2]~reg0.CLK
clk => AdcDutyDividerOut[3]~reg0.CLK
clk => AdcDutyDividerOut[4]~reg0.CLK
clk => AdcDutyDividerOut[5]~reg0.CLK
clk => AdcDutyDividerOut[6]~reg0.CLK
clk => AdcDutyDividerOut[7]~reg0.CLK
clk => AdcDutyDividerOut[8]~reg0.CLK
clk => AdcDutyDividerOut[9]~reg0.CLK
clk => AdcDutyDividerOut[10]~reg0.CLK
clk => AdcDutyDividerOut[11]~reg0.CLK
clk => AdcDutyDividerOut[12]~reg0.CLK
clk => AdcDutyDividerOut[13]~reg0.CLK
clk => AdcDutyDividerOut[14]~reg0.CLK
clk => AdcDutyDividerOut[15]~reg0.CLK
clk => AdcDutyDividerOut[16]~reg0.CLK
clk => AdcDutyDividerOut[17]~reg0.CLK
clk => AdcDutyDividerOut[18]~reg0.CLK
clk => AdcDutyDividerOut[19]~reg0.CLK
clk => AdcDutyDividerOut[20]~reg0.CLK
clk => AdcDutyDividerOut[21]~reg0.CLK
clk => AdcDutyDividerOut[22]~reg0.CLK
clk => AdcDutyDividerOut[23]~reg0.CLK
clk => AdcDutyDividerOut[24]~reg0.CLK
clk => AdcDutyDividerOut[25]~reg0.CLK
clk => AdcDutyDividerOut[26]~reg0.CLK
clk => AdcDutyDividerOut[27]~reg0.CLK
clk => AdcDutyDividerOut[28]~reg0.CLK
clk => AdcDutyDividerOut[29]~reg0.CLK
clk => AdcDutyDividerOut[30]~reg0.CLK
clk => AdcDutyDividerOut[31]~reg0.CLK
clk => DataWriteAck~reg0.CLK
clk => AdcPeriodDividerOut[0]~reg0.CLK
clk => AdcPeriodDividerOut[1]~reg0.CLK
clk => AdcPeriodDividerOut[2]~reg0.CLK
clk => AdcPeriodDividerOut[3]~reg0.CLK
clk => AdcPeriodDividerOut[4]~reg0.CLK
clk => AdcPeriodDividerOut[5]~reg0.CLK
clk => AdcPeriodDividerOut[6]~reg0.CLK
clk => AdcPeriodDividerOut[7]~reg0.CLK
clk => AdcPeriodDividerOut[8]~reg0.CLK
clk => AdcPeriodDividerOut[9]~reg0.CLK
clk => AdcPeriodDividerOut[10]~reg0.CLK
clk => AdcPeriodDividerOut[11]~reg0.CLK
clk => AdcPeriodDividerOut[12]~reg0.CLK
clk => AdcPeriodDividerOut[13]~reg0.CLK
clk => AdcPeriodDividerOut[14]~reg0.CLK
clk => AdcPeriodDividerOut[15]~reg0.CLK
clk => AdcPeriodDividerOut[16]~reg0.CLK
clk => AdcPeriodDividerOut[17]~reg0.CLK
clk => AdcPeriodDividerOut[18]~reg0.CLK
clk => AdcPeriodDividerOut[19]~reg0.CLK
clk => AdcPeriodDividerOut[20]~reg0.CLK
clk => AdcPeriodDividerOut[21]~reg0.CLK
clk => AdcPeriodDividerOut[22]~reg0.CLK
clk => AdcPeriodDividerOut[23]~reg0.CLK
clk => AdcPeriodDividerOut[24]~reg0.CLK
clk => AdcPeriodDividerOut[25]~reg0.CLK
clk => AdcPeriodDividerOut[26]~reg0.CLK
clk => AdcPeriodDividerOut[27]~reg0.CLK
clk => AdcPeriodDividerOut[28]~reg0.CLK
clk => AdcPeriodDividerOut[29]~reg0.CLK
clk => AdcPeriodDividerOut[30]~reg0.CLK
clk => AdcPeriodDividerOut[31]~reg0.CLK
clk => ReadXMTUart~reg0.CLK
clk => ReadAClkUart~reg0.CLK
clk => ReadSpiRxUart~reg0.CLK
clk => ReadSpiTxUart~reg0.CLK
clk => ReadZigUart~reg0.CLK
clk => ReadUsbUart~reg0.CLK
clk => LatchRtcHi~reg0.CLK
clk => LatchRtc.CLK
clk => LatchRtcLo~reg0.CLK
clk => ReadGpsUart~reg0.CLK
clk => SarAdcSampleReaded.CLK
clk => SarReadAdcSample~reg0.CLK
clk => DataReadAck~reg0.CLK
clk => DataFromRead[0]~reg0.CLK
clk => DataFromRead[1]~reg0.CLK
clk => DataFromRead[2]~reg0.CLK
clk => DataFromRead[3]~reg0.CLK
clk => DataFromRead[4]~reg0.CLK
clk => DataFromRead[5]~reg0.CLK
clk => DataFromRead[6]~reg0.CLK
clk => DataFromRead[7]~reg0.CLK
clk => DataFromRead[8]~reg0.CLK
clk => DataFromRead[9]~reg0.CLK
clk => DataFromRead[10]~reg0.CLK
clk => DataFromRead[11]~reg0.CLK
clk => DataFromRead[12]~reg0.CLK
clk => DataFromRead[13]~reg0.CLK
clk => DataFromRead[14]~reg0.CLK
clk => DataFromRead[15]~reg0.CLK
clk => SetTime~reg0.CLK
clk => SecondsOut[0]~reg0.CLK
clk => SecondsOut[1]~reg0.CLK
clk => SecondsOut[2]~reg0.CLK
clk => SecondsOut[3]~reg0.CLK
clk => SecondsOut[4]~reg0.CLK
clk => SecondsOut[5]~reg0.CLK
clk => SecondsOut[6]~reg0.CLK
clk => SecondsOut[7]~reg0.CLK
clk => SecondsOut[8]~reg0.CLK
clk => SecondsOut[9]~reg0.CLK
clk => SecondsOut[10]~reg0.CLK
clk => SecondsOut[11]~reg0.CLK
clk => SecondsOut[12]~reg0.CLK
clk => SecondsOut[13]~reg0.CLK
clk => SecondsOut[14]~reg0.CLK
clk => SecondsOut[15]~reg0.CLK
clk => SecondsOut[16]~reg0.CLK
clk => SecondsOut[17]~reg0.CLK
clk => SecondsOut[18]~reg0.CLK
clk => SecondsOut[19]~reg0.CLK
clk => SecondsOut[20]~reg0.CLK
clk => SecondsOut[21]~reg0.CLK
clk => LastSetTime.CLK
clk => Milliseconds_i[0].CLK
clk => Milliseconds_i[1].CLK
clk => Milliseconds_i[2].CLK
clk => Milliseconds_i[3].CLK
clk => Milliseconds_i[4].CLK
clk => Milliseconds_i[5].CLK
clk => Milliseconds_i[6].CLK
clk => Milliseconds_i[7].CLK
clk => Milliseconds_i[8].CLK
clk => Milliseconds_i[9].CLK
clk => SecondsIn_i[0].CLK
clk => SecondsIn_i[1].CLK
clk => SecondsIn_i[2].CLK
clk => SecondsIn_i[3].CLK
clk => SecondsIn_i[4].CLK
clk => SecondsIn_i[5].CLK
clk => SecondsIn_i[6].CLK
clk => SecondsIn_i[7].CLK
clk => SecondsIn_i[8].CLK
clk => SecondsIn_i[9].CLK
clk => SecondsIn_i[10].CLK
clk => SecondsIn_i[11].CLK
clk => SecondsIn_i[12].CLK
clk => SecondsIn_i[13].CLK
clk => SecondsIn_i[14].CLK
clk => SecondsIn_i[15].CLK
clk => SecondsIn_i[16].CLK
clk => SecondsIn_i[17].CLK
clk => SecondsIn_i[18].CLK
clk => SecondsIn_i[19].CLK
clk => SecondsIn_i[20].CLK
clk => SecondsIn_i[21].CLK
clk => LastLatchRtc.CLK
clk => SarSyncCompletedLatched.CLK
clk => SarAdcSampleFifoFull_i.CLK
clk => AdcStatusRead.CLK
clk => SarAdcOverrange_i.CLK
Address[0] => Equal0.IN33
Address[0] => Equal1.IN33
Address[0] => Equal2.IN33
Address[0] => Equal3.IN33
Address[0] => Equal4.IN33
Address[0] => Equal5.IN33
Address[0] => Equal6.IN33
Address[0] => Equal7.IN33
Address[0] => Equal8.IN33
Address[0] => Equal9.IN33
Address[0] => Equal10.IN33
Address[0] => Equal11.IN33
Address[0] => Equal12.IN33
Address[0] => Equal13.IN33
Address[0] => Equal14.IN33
Address[0] => Equal15.IN33
Address[0] => Equal16.IN33
Address[0] => Equal17.IN33
Address[0] => Equal18.IN33
Address[0] => Equal19.IN33
Address[0] => Equal20.IN33
Address[0] => Equal21.IN33
Address[0] => Equal22.IN33
Address[0] => Equal23.IN33
Address[0] => Equal24.IN33
Address[0] => Equal25.IN33
Address[0] => Equal26.IN33
Address[0] => Equal27.IN33
Address[0] => Equal28.IN33
Address[0] => Equal29.IN33
Address[0] => Equal30.IN33
Address[0] => Equal31.IN33
Address[0] => Equal32.IN33
Address[0] => Equal33.IN33
Address[0] => Equal34.IN33
Address[0] => Equal35.IN33
Address[0] => Equal36.IN33
Address[0] => Equal37.IN33
Address[0] => Equal38.IN33
Address[0] => Equal39.IN33
Address[0] => Equal40.IN33
Address[0] => Equal41.IN33
Address[0] => Equal42.IN33
Address[0] => Equal43.IN33
Address[0] => Equal44.IN33
Address[0] => Equal45.IN33
Address[0] => Equal46.IN33
Address[0] => Equal47.IN33
Address[0] => Equal48.IN33
Address[0] => Equal49.IN33
Address[0] => Equal50.IN33
Address[0] => Equal51.IN33
Address[0] => Equal52.IN33
Address[0] => Equal53.IN33
Address[0] => Equal54.IN33
Address[0] => Equal55.IN33
Address[0] => Equal56.IN33
Address[0] => Equal57.IN33
Address[0] => Equal58.IN33
Address[0] => Equal59.IN33
Address[0] => Equal60.IN33
Address[0] => Equal61.IN33
Address[0] => Equal62.IN33
Address[0] => Equal63.IN33
Address[0] => Equal64.IN33
Address[0] => Equal65.IN33
Address[0] => Equal66.IN33
Address[0] => Equal67.IN33
Address[0] => Equal68.IN33
Address[0] => Equal69.IN33
Address[0] => Equal70.IN33
Address[1] => Equal0.IN32
Address[1] => Equal1.IN32
Address[1] => Equal2.IN32
Address[1] => Equal3.IN32
Address[1] => Equal4.IN32
Address[1] => Equal5.IN32
Address[1] => Equal6.IN32
Address[1] => Equal7.IN32
Address[1] => Equal8.IN32
Address[1] => Equal9.IN32
Address[1] => Equal10.IN32
Address[1] => Equal11.IN32
Address[1] => Equal12.IN32
Address[1] => Equal13.IN32
Address[1] => Equal14.IN32
Address[1] => Equal15.IN32
Address[1] => Equal16.IN32
Address[1] => Equal17.IN32
Address[1] => Equal18.IN32
Address[1] => Equal19.IN32
Address[1] => Equal20.IN32
Address[1] => Equal21.IN32
Address[1] => Equal22.IN32
Address[1] => Equal23.IN32
Address[1] => Equal24.IN32
Address[1] => Equal25.IN32
Address[1] => Equal26.IN32
Address[1] => Equal27.IN32
Address[1] => Equal28.IN32
Address[1] => Equal29.IN32
Address[1] => Equal30.IN32
Address[1] => Equal31.IN32
Address[1] => Equal32.IN32
Address[1] => Equal33.IN32
Address[1] => Equal34.IN32
Address[1] => Equal35.IN32
Address[1] => Equal36.IN32
Address[1] => Equal37.IN32
Address[1] => Equal38.IN32
Address[1] => Equal39.IN32
Address[1] => Equal40.IN32
Address[1] => Equal41.IN32
Address[1] => Equal42.IN32
Address[1] => Equal43.IN32
Address[1] => Equal44.IN32
Address[1] => Equal45.IN32
Address[1] => Equal46.IN32
Address[1] => Equal47.IN32
Address[1] => Equal48.IN32
Address[1] => Equal49.IN32
Address[1] => Equal50.IN32
Address[1] => Equal51.IN32
Address[1] => Equal52.IN32
Address[1] => Equal53.IN32
Address[1] => Equal54.IN32
Address[1] => Equal55.IN32
Address[1] => Equal56.IN32
Address[1] => Equal57.IN32
Address[1] => Equal58.IN32
Address[1] => Equal59.IN32
Address[1] => Equal60.IN32
Address[1] => Equal61.IN32
Address[1] => Equal62.IN32
Address[1] => Equal63.IN32
Address[1] => Equal64.IN32
Address[1] => Equal65.IN32
Address[1] => Equal66.IN32
Address[1] => Equal67.IN32
Address[1] => Equal68.IN32
Address[1] => Equal69.IN32
Address[1] => Equal70.IN32
Address[2] => Equal0.IN31
Address[2] => Equal1.IN31
Address[2] => Equal2.IN31
Address[2] => Equal3.IN31
Address[2] => Equal4.IN31
Address[2] => Equal5.IN31
Address[2] => Equal6.IN31
Address[2] => Equal7.IN31
Address[2] => Equal8.IN31
Address[2] => Equal9.IN31
Address[2] => Equal10.IN31
Address[2] => Equal11.IN31
Address[2] => Equal12.IN31
Address[2] => Equal13.IN31
Address[2] => Equal14.IN31
Address[2] => Equal15.IN31
Address[2] => Equal16.IN31
Address[2] => Equal17.IN31
Address[2] => Equal18.IN31
Address[2] => Equal19.IN31
Address[2] => Equal20.IN31
Address[2] => Equal21.IN31
Address[2] => Equal22.IN31
Address[2] => Equal23.IN31
Address[2] => Equal24.IN31
Address[2] => Equal25.IN31
Address[2] => Equal26.IN31
Address[2] => Equal27.IN31
Address[2] => Equal28.IN31
Address[2] => Equal29.IN31
Address[2] => Equal30.IN31
Address[2] => Equal31.IN31
Address[2] => Equal32.IN31
Address[2] => Equal33.IN31
Address[2] => Equal34.IN31
Address[2] => Equal35.IN31
Address[2] => Equal36.IN31
Address[2] => Equal37.IN31
Address[2] => Equal38.IN31
Address[2] => Equal39.IN31
Address[2] => Equal40.IN31
Address[2] => Equal41.IN31
Address[2] => Equal42.IN31
Address[2] => Equal43.IN31
Address[2] => Equal44.IN31
Address[2] => Equal45.IN31
Address[2] => Equal46.IN31
Address[2] => Equal47.IN31
Address[2] => Equal48.IN31
Address[2] => Equal49.IN31
Address[2] => Equal50.IN31
Address[2] => Equal51.IN31
Address[2] => Equal52.IN31
Address[2] => Equal53.IN31
Address[2] => Equal54.IN31
Address[2] => Equal55.IN31
Address[2] => Equal56.IN31
Address[2] => Equal57.IN31
Address[2] => Equal58.IN31
Address[2] => Equal59.IN31
Address[2] => Equal60.IN31
Address[2] => Equal61.IN31
Address[2] => Equal62.IN31
Address[2] => Equal63.IN31
Address[2] => Equal64.IN31
Address[2] => Equal65.IN31
Address[2] => Equal66.IN31
Address[2] => Equal67.IN31
Address[2] => Equal68.IN31
Address[2] => Equal69.IN31
Address[2] => Equal70.IN31
Address[3] => Equal0.IN30
Address[3] => Equal1.IN30
Address[3] => Equal2.IN30
Address[3] => Equal3.IN30
Address[3] => Equal4.IN30
Address[3] => Equal5.IN30
Address[3] => Equal6.IN30
Address[3] => Equal7.IN30
Address[3] => Equal8.IN30
Address[3] => Equal9.IN30
Address[3] => Equal10.IN30
Address[3] => Equal11.IN30
Address[3] => Equal12.IN30
Address[3] => Equal13.IN30
Address[3] => Equal14.IN30
Address[3] => Equal15.IN30
Address[3] => Equal16.IN30
Address[3] => Equal17.IN30
Address[3] => Equal18.IN30
Address[3] => Equal19.IN30
Address[3] => Equal20.IN30
Address[3] => Equal21.IN30
Address[3] => Equal22.IN30
Address[3] => Equal23.IN30
Address[3] => Equal24.IN30
Address[3] => Equal25.IN30
Address[3] => Equal26.IN30
Address[3] => Equal27.IN30
Address[3] => Equal28.IN30
Address[3] => Equal29.IN30
Address[3] => Equal30.IN30
Address[3] => Equal31.IN30
Address[3] => Equal32.IN30
Address[3] => Equal33.IN30
Address[3] => Equal34.IN30
Address[3] => Equal35.IN30
Address[3] => Equal36.IN30
Address[3] => Equal37.IN30
Address[3] => Equal38.IN30
Address[3] => Equal39.IN30
Address[3] => Equal40.IN30
Address[3] => Equal41.IN30
Address[3] => Equal42.IN30
Address[3] => Equal43.IN30
Address[3] => Equal44.IN30
Address[3] => Equal45.IN30
Address[3] => Equal46.IN30
Address[3] => Equal47.IN30
Address[3] => Equal48.IN30
Address[3] => Equal49.IN30
Address[3] => Equal50.IN30
Address[3] => Equal51.IN30
Address[3] => Equal52.IN30
Address[3] => Equal53.IN30
Address[3] => Equal54.IN30
Address[3] => Equal55.IN30
Address[3] => Equal56.IN30
Address[3] => Equal57.IN30
Address[3] => Equal58.IN30
Address[3] => Equal59.IN30
Address[3] => Equal60.IN30
Address[3] => Equal61.IN30
Address[3] => Equal62.IN30
Address[3] => Equal63.IN30
Address[3] => Equal64.IN30
Address[3] => Equal65.IN30
Address[3] => Equal66.IN30
Address[3] => Equal67.IN30
Address[3] => Equal68.IN30
Address[3] => Equal69.IN30
Address[3] => Equal70.IN30
Address[4] => Equal0.IN29
Address[4] => Equal1.IN29
Address[4] => Equal2.IN29
Address[4] => Equal3.IN29
Address[4] => Equal4.IN29
Address[4] => Equal5.IN29
Address[4] => Equal6.IN29
Address[4] => Equal7.IN29
Address[4] => Equal8.IN29
Address[4] => Equal9.IN29
Address[4] => Equal10.IN29
Address[4] => Equal11.IN29
Address[4] => Equal12.IN29
Address[4] => Equal13.IN29
Address[4] => Equal14.IN29
Address[4] => Equal15.IN29
Address[4] => Equal16.IN29
Address[4] => Equal17.IN29
Address[4] => Equal18.IN29
Address[4] => Equal19.IN29
Address[4] => Equal20.IN29
Address[4] => Equal21.IN29
Address[4] => Equal22.IN29
Address[4] => Equal23.IN29
Address[4] => Equal24.IN29
Address[4] => Equal25.IN29
Address[4] => Equal26.IN29
Address[4] => Equal27.IN29
Address[4] => Equal28.IN29
Address[4] => Equal29.IN29
Address[4] => Equal30.IN29
Address[4] => Equal31.IN29
Address[4] => Equal32.IN29
Address[4] => Equal33.IN29
Address[4] => Equal34.IN29
Address[4] => Equal35.IN29
Address[4] => Equal36.IN29
Address[4] => Equal37.IN29
Address[4] => Equal38.IN29
Address[4] => Equal39.IN29
Address[4] => Equal40.IN29
Address[4] => Equal41.IN29
Address[4] => Equal42.IN29
Address[4] => Equal43.IN29
Address[4] => Equal44.IN29
Address[4] => Equal45.IN29
Address[4] => Equal46.IN29
Address[4] => Equal47.IN29
Address[4] => Equal48.IN29
Address[4] => Equal49.IN29
Address[4] => Equal50.IN29
Address[4] => Equal51.IN29
Address[4] => Equal52.IN29
Address[4] => Equal53.IN29
Address[4] => Equal54.IN29
Address[4] => Equal55.IN29
Address[4] => Equal56.IN29
Address[4] => Equal57.IN29
Address[4] => Equal58.IN29
Address[4] => Equal59.IN29
Address[4] => Equal60.IN29
Address[4] => Equal61.IN29
Address[4] => Equal62.IN29
Address[4] => Equal63.IN29
Address[4] => Equal64.IN29
Address[4] => Equal65.IN29
Address[4] => Equal66.IN29
Address[4] => Equal67.IN29
Address[4] => Equal68.IN29
Address[4] => Equal69.IN29
Address[4] => Equal70.IN29
Address[5] => Equal0.IN28
Address[5] => Equal1.IN28
Address[5] => Equal2.IN28
Address[5] => Equal3.IN28
Address[5] => Equal4.IN28
Address[5] => Equal5.IN28
Address[5] => Equal6.IN28
Address[5] => Equal7.IN28
Address[5] => Equal8.IN28
Address[5] => Equal9.IN28
Address[5] => Equal10.IN28
Address[5] => Equal11.IN28
Address[5] => Equal12.IN28
Address[5] => Equal13.IN28
Address[5] => Equal14.IN28
Address[5] => Equal15.IN28
Address[5] => Equal16.IN28
Address[5] => Equal17.IN28
Address[5] => Equal18.IN28
Address[5] => Equal19.IN28
Address[5] => Equal20.IN28
Address[5] => Equal21.IN28
Address[5] => Equal22.IN28
Address[5] => Equal23.IN28
Address[5] => Equal24.IN28
Address[5] => Equal25.IN28
Address[5] => Equal26.IN28
Address[5] => Equal27.IN28
Address[5] => Equal28.IN28
Address[5] => Equal29.IN28
Address[5] => Equal30.IN28
Address[5] => Equal31.IN28
Address[5] => Equal32.IN28
Address[5] => Equal33.IN28
Address[5] => Equal34.IN28
Address[5] => Equal35.IN28
Address[5] => Equal36.IN28
Address[5] => Equal37.IN28
Address[5] => Equal38.IN28
Address[5] => Equal39.IN28
Address[5] => Equal40.IN28
Address[5] => Equal41.IN28
Address[5] => Equal42.IN28
Address[5] => Equal43.IN28
Address[5] => Equal44.IN28
Address[5] => Equal45.IN28
Address[5] => Equal46.IN28
Address[5] => Equal47.IN28
Address[5] => Equal48.IN28
Address[5] => Equal49.IN28
Address[5] => Equal50.IN28
Address[5] => Equal51.IN28
Address[5] => Equal52.IN28
Address[5] => Equal53.IN28
Address[5] => Equal54.IN28
Address[5] => Equal55.IN28
Address[5] => Equal56.IN28
Address[5] => Equal57.IN28
Address[5] => Equal58.IN28
Address[5] => Equal59.IN28
Address[5] => Equal60.IN28
Address[5] => Equal61.IN28
Address[5] => Equal62.IN28
Address[5] => Equal63.IN28
Address[5] => Equal64.IN28
Address[5] => Equal65.IN28
Address[5] => Equal66.IN28
Address[5] => Equal67.IN28
Address[5] => Equal68.IN28
Address[5] => Equal69.IN28
Address[5] => Equal70.IN28
Address[6] => Equal0.IN27
Address[6] => Equal1.IN27
Address[6] => Equal2.IN27
Address[6] => Equal3.IN27
Address[6] => Equal4.IN27
Address[6] => Equal5.IN27
Address[6] => Equal6.IN27
Address[6] => Equal7.IN27
Address[6] => Equal8.IN27
Address[6] => Equal9.IN27
Address[6] => Equal10.IN27
Address[6] => Equal11.IN27
Address[6] => Equal12.IN27
Address[6] => Equal13.IN27
Address[6] => Equal14.IN27
Address[6] => Equal15.IN27
Address[6] => Equal16.IN27
Address[6] => Equal17.IN27
Address[6] => Equal18.IN27
Address[6] => Equal19.IN27
Address[6] => Equal20.IN27
Address[6] => Equal21.IN27
Address[6] => Equal22.IN27
Address[6] => Equal23.IN27
Address[6] => Equal24.IN27
Address[6] => Equal25.IN27
Address[6] => Equal26.IN27
Address[6] => Equal27.IN27
Address[6] => Equal28.IN27
Address[6] => Equal29.IN27
Address[6] => Equal30.IN27
Address[6] => Equal31.IN27
Address[6] => Equal32.IN27
Address[6] => Equal33.IN27
Address[6] => Equal34.IN27
Address[6] => Equal35.IN27
Address[6] => Equal36.IN27
Address[6] => Equal37.IN27
Address[6] => Equal38.IN27
Address[6] => Equal39.IN27
Address[6] => Equal40.IN27
Address[6] => Equal41.IN27
Address[6] => Equal42.IN27
Address[6] => Equal43.IN27
Address[6] => Equal44.IN27
Address[6] => Equal45.IN27
Address[6] => Equal46.IN27
Address[6] => Equal47.IN27
Address[6] => Equal48.IN27
Address[6] => Equal49.IN27
Address[6] => Equal50.IN27
Address[6] => Equal51.IN27
Address[6] => Equal52.IN27
Address[6] => Equal53.IN27
Address[6] => Equal54.IN27
Address[6] => Equal55.IN27
Address[6] => Equal56.IN27
Address[6] => Equal57.IN27
Address[6] => Equal58.IN27
Address[6] => Equal59.IN27
Address[6] => Equal60.IN27
Address[6] => Equal61.IN27
Address[6] => Equal62.IN27
Address[6] => Equal63.IN27
Address[6] => Equal64.IN27
Address[6] => Equal65.IN27
Address[6] => Equal66.IN27
Address[6] => Equal67.IN27
Address[6] => Equal68.IN27
Address[6] => Equal69.IN27
Address[6] => Equal70.IN27
Address[7] => Equal0.IN26
Address[7] => Equal1.IN26
Address[7] => Equal2.IN26
Address[7] => Equal3.IN26
Address[7] => Equal4.IN26
Address[7] => Equal5.IN26
Address[7] => Equal6.IN26
Address[7] => Equal7.IN26
Address[7] => Equal8.IN26
Address[7] => Equal9.IN26
Address[7] => Equal10.IN26
Address[7] => Equal11.IN26
Address[7] => Equal12.IN26
Address[7] => Equal13.IN26
Address[7] => Equal14.IN26
Address[7] => Equal15.IN26
Address[7] => Equal16.IN26
Address[7] => Equal17.IN26
Address[7] => Equal18.IN26
Address[7] => Equal19.IN26
Address[7] => Equal20.IN26
Address[7] => Equal21.IN26
Address[7] => Equal22.IN26
Address[7] => Equal23.IN26
Address[7] => Equal24.IN26
Address[7] => Equal25.IN26
Address[7] => Equal26.IN26
Address[7] => Equal27.IN26
Address[7] => Equal28.IN26
Address[7] => Equal29.IN26
Address[7] => Equal30.IN26
Address[7] => Equal31.IN26
Address[7] => Equal32.IN26
Address[7] => Equal33.IN26
Address[7] => Equal34.IN26
Address[7] => Equal35.IN26
Address[7] => Equal36.IN26
Address[7] => Equal37.IN26
Address[7] => Equal38.IN26
Address[7] => Equal39.IN26
Address[7] => Equal40.IN26
Address[7] => Equal41.IN26
Address[7] => Equal42.IN26
Address[7] => Equal43.IN26
Address[7] => Equal44.IN26
Address[7] => Equal45.IN26
Address[7] => Equal46.IN26
Address[7] => Equal47.IN26
Address[7] => Equal48.IN26
Address[7] => Equal49.IN26
Address[7] => Equal50.IN26
Address[7] => Equal51.IN26
Address[7] => Equal52.IN26
Address[7] => Equal53.IN26
Address[7] => Equal54.IN26
Address[7] => Equal55.IN26
Address[7] => Equal56.IN26
Address[7] => Equal57.IN26
Address[7] => Equal58.IN26
Address[7] => Equal59.IN26
Address[7] => Equal60.IN26
Address[7] => Equal61.IN26
Address[7] => Equal62.IN26
Address[7] => Equal63.IN26
Address[7] => Equal64.IN26
Address[7] => Equal65.IN26
Address[7] => Equal66.IN26
Address[7] => Equal67.IN26
Address[7] => Equal68.IN26
Address[7] => Equal69.IN26
Address[7] => Equal70.IN26
Address[8] => Equal0.IN25
Address[8] => Equal1.IN25
Address[8] => Equal2.IN25
Address[8] => Equal3.IN25
Address[8] => Equal4.IN25
Address[8] => Equal5.IN25
Address[8] => Equal6.IN25
Address[8] => Equal7.IN25
Address[8] => Equal8.IN25
Address[8] => Equal9.IN25
Address[8] => Equal10.IN25
Address[8] => Equal11.IN25
Address[8] => Equal12.IN25
Address[8] => Equal13.IN25
Address[8] => Equal14.IN25
Address[8] => Equal15.IN25
Address[8] => Equal16.IN25
Address[8] => Equal17.IN25
Address[8] => Equal18.IN25
Address[8] => Equal19.IN25
Address[8] => Equal20.IN25
Address[8] => Equal21.IN25
Address[8] => Equal22.IN25
Address[8] => Equal23.IN25
Address[8] => Equal24.IN25
Address[8] => Equal25.IN25
Address[8] => Equal26.IN25
Address[8] => Equal27.IN25
Address[8] => Equal28.IN25
Address[8] => Equal29.IN25
Address[8] => Equal30.IN25
Address[8] => Equal31.IN25
Address[8] => Equal32.IN25
Address[8] => Equal33.IN25
Address[8] => Equal34.IN25
Address[8] => Equal35.IN25
Address[8] => Equal36.IN25
Address[8] => Equal37.IN25
Address[8] => Equal38.IN25
Address[8] => Equal39.IN25
Address[8] => Equal40.IN25
Address[8] => Equal41.IN25
Address[8] => Equal42.IN25
Address[8] => Equal43.IN25
Address[8] => Equal44.IN25
Address[8] => Equal45.IN25
Address[8] => Equal46.IN25
Address[8] => Equal47.IN25
Address[8] => Equal48.IN25
Address[8] => Equal49.IN25
Address[8] => Equal50.IN25
Address[8] => Equal51.IN25
Address[8] => Equal52.IN25
Address[8] => Equal53.IN25
Address[8] => Equal54.IN25
Address[8] => Equal55.IN25
Address[8] => Equal56.IN25
Address[8] => Equal57.IN25
Address[8] => Equal58.IN25
Address[8] => Equal59.IN25
Address[8] => Equal60.IN25
Address[8] => Equal61.IN25
Address[8] => Equal62.IN25
Address[8] => Equal63.IN25
Address[8] => Equal64.IN25
Address[8] => Equal65.IN25
Address[8] => Equal66.IN25
Address[8] => Equal67.IN25
Address[8] => Equal68.IN25
Address[8] => Equal69.IN25
Address[8] => Equal70.IN25
Address[9] => Equal0.IN24
Address[9] => Equal1.IN24
Address[9] => Equal2.IN24
Address[9] => Equal3.IN24
Address[9] => Equal4.IN24
Address[9] => Equal5.IN24
Address[9] => Equal6.IN24
Address[9] => Equal7.IN24
Address[9] => Equal8.IN24
Address[9] => Equal9.IN24
Address[9] => Equal10.IN24
Address[9] => Equal11.IN24
Address[9] => Equal12.IN24
Address[9] => Equal13.IN24
Address[9] => Equal14.IN24
Address[9] => Equal15.IN24
Address[9] => Equal16.IN24
Address[9] => Equal17.IN24
Address[9] => Equal18.IN24
Address[9] => Equal19.IN24
Address[9] => Equal20.IN24
Address[9] => Equal21.IN24
Address[9] => Equal22.IN24
Address[9] => Equal23.IN24
Address[9] => Equal24.IN24
Address[9] => Equal25.IN24
Address[9] => Equal26.IN24
Address[9] => Equal27.IN24
Address[9] => Equal28.IN24
Address[9] => Equal29.IN24
Address[9] => Equal30.IN24
Address[9] => Equal31.IN24
Address[9] => Equal32.IN24
Address[9] => Equal33.IN24
Address[9] => Equal34.IN24
Address[9] => Equal35.IN24
Address[9] => Equal36.IN24
Address[9] => Equal37.IN24
Address[9] => Equal38.IN24
Address[9] => Equal39.IN24
Address[9] => Equal40.IN24
Address[9] => Equal41.IN24
Address[9] => Equal42.IN24
Address[9] => Equal43.IN24
Address[9] => Equal44.IN24
Address[9] => Equal45.IN24
Address[9] => Equal46.IN24
Address[9] => Equal47.IN24
Address[9] => Equal48.IN24
Address[9] => Equal49.IN24
Address[9] => Equal50.IN24
Address[9] => Equal51.IN24
Address[9] => Equal52.IN24
Address[9] => Equal53.IN24
Address[9] => Equal54.IN24
Address[9] => Equal55.IN24
Address[9] => Equal56.IN24
Address[9] => Equal57.IN24
Address[9] => Equal58.IN24
Address[9] => Equal59.IN24
Address[9] => Equal60.IN24
Address[9] => Equal61.IN24
Address[9] => Equal62.IN24
Address[9] => Equal63.IN24
Address[9] => Equal64.IN24
Address[9] => Equal65.IN24
Address[9] => Equal66.IN24
Address[9] => Equal67.IN24
Address[9] => Equal68.IN24
Address[9] => Equal69.IN24
Address[9] => Equal70.IN24
Address[10] => Equal0.IN23
Address[10] => Equal1.IN23
Address[10] => Equal2.IN23
Address[10] => Equal3.IN23
Address[10] => Equal4.IN23
Address[10] => Equal5.IN23
Address[10] => Equal6.IN23
Address[10] => Equal7.IN23
Address[10] => Equal8.IN23
Address[10] => Equal9.IN23
Address[10] => Equal10.IN23
Address[10] => Equal11.IN23
Address[10] => Equal12.IN23
Address[10] => Equal13.IN23
Address[10] => Equal14.IN23
Address[10] => Equal15.IN23
Address[10] => Equal16.IN23
Address[10] => Equal17.IN23
Address[10] => Equal18.IN23
Address[10] => Equal19.IN23
Address[10] => Equal20.IN23
Address[10] => Equal21.IN23
Address[10] => Equal22.IN23
Address[10] => Equal23.IN23
Address[10] => Equal24.IN23
Address[10] => Equal25.IN23
Address[10] => Equal26.IN23
Address[10] => Equal27.IN23
Address[10] => Equal28.IN23
Address[10] => Equal29.IN23
Address[10] => Equal30.IN23
Address[10] => Equal31.IN23
Address[10] => Equal32.IN23
Address[10] => Equal33.IN23
Address[10] => Equal34.IN23
Address[10] => Equal35.IN23
Address[10] => Equal36.IN23
Address[10] => Equal37.IN23
Address[10] => Equal38.IN23
Address[10] => Equal39.IN23
Address[10] => Equal40.IN23
Address[10] => Equal41.IN23
Address[10] => Equal42.IN23
Address[10] => Equal43.IN23
Address[10] => Equal44.IN23
Address[10] => Equal45.IN23
Address[10] => Equal46.IN23
Address[10] => Equal47.IN23
Address[10] => Equal48.IN23
Address[10] => Equal49.IN23
Address[10] => Equal50.IN23
Address[10] => Equal51.IN23
Address[10] => Equal52.IN23
Address[10] => Equal53.IN23
Address[10] => Equal54.IN23
Address[10] => Equal55.IN23
Address[10] => Equal56.IN23
Address[10] => Equal57.IN23
Address[10] => Equal58.IN23
Address[10] => Equal59.IN23
Address[10] => Equal60.IN23
Address[10] => Equal61.IN23
Address[10] => Equal62.IN23
Address[10] => Equal63.IN23
Address[10] => Equal64.IN23
Address[10] => Equal65.IN23
Address[10] => Equal66.IN23
Address[10] => Equal67.IN23
Address[10] => Equal68.IN23
Address[10] => Equal69.IN23
Address[10] => Equal70.IN23
Address[11] => Equal0.IN22
Address[11] => Equal1.IN22
Address[11] => Equal2.IN22
Address[11] => Equal3.IN22
Address[11] => Equal4.IN22
Address[11] => Equal5.IN22
Address[11] => Equal6.IN22
Address[11] => Equal7.IN22
Address[11] => Equal8.IN22
Address[11] => Equal9.IN22
Address[11] => Equal10.IN22
Address[11] => Equal11.IN22
Address[11] => Equal12.IN22
Address[11] => Equal13.IN22
Address[11] => Equal14.IN22
Address[11] => Equal15.IN22
Address[11] => Equal16.IN22
Address[11] => Equal17.IN22
Address[11] => Equal18.IN22
Address[11] => Equal19.IN22
Address[11] => Equal20.IN22
Address[11] => Equal21.IN22
Address[11] => Equal22.IN22
Address[11] => Equal23.IN22
Address[11] => Equal24.IN22
Address[11] => Equal25.IN22
Address[11] => Equal26.IN22
Address[11] => Equal27.IN22
Address[11] => Equal28.IN22
Address[11] => Equal29.IN22
Address[11] => Equal30.IN22
Address[11] => Equal31.IN22
Address[11] => Equal32.IN22
Address[11] => Equal33.IN22
Address[11] => Equal34.IN22
Address[11] => Equal35.IN22
Address[11] => Equal36.IN22
Address[11] => Equal37.IN22
Address[11] => Equal38.IN22
Address[11] => Equal39.IN22
Address[11] => Equal40.IN22
Address[11] => Equal41.IN22
Address[11] => Equal42.IN22
Address[11] => Equal43.IN22
Address[11] => Equal44.IN22
Address[11] => Equal45.IN22
Address[11] => Equal46.IN22
Address[11] => Equal47.IN22
Address[11] => Equal48.IN22
Address[11] => Equal49.IN22
Address[11] => Equal50.IN22
Address[11] => Equal51.IN22
Address[11] => Equal52.IN22
Address[11] => Equal53.IN22
Address[11] => Equal54.IN22
Address[11] => Equal55.IN22
Address[11] => Equal56.IN22
Address[11] => Equal57.IN22
Address[11] => Equal58.IN22
Address[11] => Equal59.IN22
Address[11] => Equal60.IN22
Address[11] => Equal61.IN22
Address[11] => Equal62.IN22
Address[11] => Equal63.IN22
Address[11] => Equal64.IN22
Address[11] => Equal65.IN22
Address[11] => Equal66.IN22
Address[11] => Equal67.IN22
Address[11] => Equal68.IN22
Address[11] => Equal69.IN22
Address[11] => Equal70.IN22
Address[12] => Equal0.IN21
Address[12] => Equal1.IN21
Address[12] => Equal2.IN21
Address[12] => Equal3.IN21
Address[12] => Equal4.IN21
Address[12] => Equal5.IN21
Address[12] => Equal6.IN21
Address[12] => Equal7.IN21
Address[12] => Equal8.IN21
Address[12] => Equal9.IN21
Address[12] => Equal10.IN21
Address[12] => Equal11.IN21
Address[12] => Equal12.IN21
Address[12] => Equal13.IN21
Address[12] => Equal14.IN21
Address[12] => Equal15.IN21
Address[12] => Equal16.IN21
Address[12] => Equal17.IN21
Address[12] => Equal18.IN21
Address[12] => Equal19.IN21
Address[12] => Equal20.IN21
Address[12] => Equal21.IN21
Address[12] => Equal22.IN21
Address[12] => Equal23.IN21
Address[12] => Equal24.IN21
Address[12] => Equal25.IN21
Address[12] => Equal26.IN21
Address[12] => Equal27.IN21
Address[12] => Equal28.IN21
Address[12] => Equal29.IN21
Address[12] => Equal30.IN21
Address[12] => Equal31.IN21
Address[12] => Equal32.IN21
Address[12] => Equal33.IN21
Address[12] => Equal34.IN21
Address[12] => Equal35.IN21
Address[12] => Equal36.IN21
Address[12] => Equal37.IN21
Address[12] => Equal38.IN21
Address[12] => Equal39.IN21
Address[12] => Equal40.IN21
Address[12] => Equal41.IN21
Address[12] => Equal42.IN21
Address[12] => Equal43.IN21
Address[12] => Equal44.IN21
Address[12] => Equal45.IN21
Address[12] => Equal46.IN21
Address[12] => Equal47.IN21
Address[12] => Equal48.IN21
Address[12] => Equal49.IN21
Address[12] => Equal50.IN21
Address[12] => Equal51.IN21
Address[12] => Equal52.IN21
Address[12] => Equal53.IN21
Address[12] => Equal54.IN21
Address[12] => Equal55.IN21
Address[12] => Equal56.IN21
Address[12] => Equal57.IN21
Address[12] => Equal58.IN21
Address[12] => Equal59.IN21
Address[12] => Equal60.IN21
Address[12] => Equal61.IN21
Address[12] => Equal62.IN21
Address[12] => Equal63.IN21
Address[12] => Equal64.IN21
Address[12] => Equal65.IN21
Address[12] => Equal66.IN21
Address[12] => Equal67.IN21
Address[12] => Equal68.IN21
Address[12] => Equal69.IN21
Address[12] => Equal70.IN21
Address[13] => Equal0.IN20
Address[13] => Equal1.IN20
Address[13] => Equal2.IN20
Address[13] => Equal3.IN20
Address[13] => Equal4.IN20
Address[13] => Equal5.IN20
Address[13] => Equal6.IN20
Address[13] => Equal7.IN20
Address[13] => Equal8.IN20
Address[13] => Equal9.IN20
Address[13] => Equal10.IN20
Address[13] => Equal11.IN20
Address[13] => Equal12.IN20
Address[13] => Equal13.IN20
Address[13] => Equal14.IN20
Address[13] => Equal15.IN20
Address[13] => Equal16.IN20
Address[13] => Equal17.IN20
Address[13] => Equal18.IN20
Address[13] => Equal19.IN20
Address[13] => Equal20.IN20
Address[13] => Equal21.IN20
Address[13] => Equal22.IN20
Address[13] => Equal23.IN20
Address[13] => Equal24.IN20
Address[13] => Equal25.IN20
Address[13] => Equal26.IN20
Address[13] => Equal27.IN20
Address[13] => Equal28.IN20
Address[13] => Equal29.IN20
Address[13] => Equal30.IN20
Address[13] => Equal31.IN20
Address[13] => Equal32.IN20
Address[13] => Equal33.IN20
Address[13] => Equal34.IN20
Address[13] => Equal35.IN20
Address[13] => Equal36.IN20
Address[13] => Equal37.IN20
Address[13] => Equal38.IN20
Address[13] => Equal39.IN20
Address[13] => Equal40.IN20
Address[13] => Equal41.IN20
Address[13] => Equal42.IN20
Address[13] => Equal43.IN20
Address[13] => Equal44.IN20
Address[13] => Equal45.IN20
Address[13] => Equal46.IN20
Address[13] => Equal47.IN20
Address[13] => Equal48.IN20
Address[13] => Equal49.IN20
Address[13] => Equal50.IN20
Address[13] => Equal51.IN20
Address[13] => Equal52.IN20
Address[13] => Equal53.IN20
Address[13] => Equal54.IN20
Address[13] => Equal55.IN20
Address[13] => Equal56.IN20
Address[13] => Equal57.IN20
Address[13] => Equal58.IN20
Address[13] => Equal59.IN20
Address[13] => Equal60.IN20
Address[13] => Equal61.IN20
Address[13] => Equal62.IN20
Address[13] => Equal63.IN20
Address[13] => Equal64.IN20
Address[13] => Equal65.IN20
Address[13] => Equal66.IN20
Address[13] => Equal67.IN20
Address[13] => Equal68.IN20
Address[13] => Equal69.IN20
Address[13] => Equal70.IN20
Address[14] => Equal0.IN19
Address[14] => Equal1.IN19
Address[14] => Equal2.IN19
Address[14] => Equal3.IN19
Address[14] => Equal4.IN19
Address[14] => Equal5.IN19
Address[14] => Equal6.IN19
Address[14] => Equal7.IN19
Address[14] => Equal8.IN19
Address[14] => Equal9.IN19
Address[14] => Equal10.IN19
Address[14] => Equal11.IN19
Address[14] => Equal12.IN19
Address[14] => Equal13.IN19
Address[14] => Equal14.IN19
Address[14] => Equal15.IN19
Address[14] => Equal16.IN19
Address[14] => Equal17.IN19
Address[14] => Equal18.IN19
Address[14] => Equal19.IN19
Address[14] => Equal20.IN19
Address[14] => Equal21.IN19
Address[14] => Equal22.IN19
Address[14] => Equal23.IN19
Address[14] => Equal24.IN19
Address[14] => Equal25.IN19
Address[14] => Equal26.IN19
Address[14] => Equal27.IN19
Address[14] => Equal28.IN19
Address[14] => Equal29.IN19
Address[14] => Equal30.IN19
Address[14] => Equal31.IN19
Address[14] => Equal32.IN19
Address[14] => Equal33.IN19
Address[14] => Equal34.IN19
Address[14] => Equal35.IN19
Address[14] => Equal36.IN19
Address[14] => Equal37.IN19
Address[14] => Equal38.IN19
Address[14] => Equal39.IN19
Address[14] => Equal40.IN19
Address[14] => Equal41.IN19
Address[14] => Equal42.IN19
Address[14] => Equal43.IN19
Address[14] => Equal44.IN19
Address[14] => Equal45.IN19
Address[14] => Equal46.IN19
Address[14] => Equal47.IN19
Address[14] => Equal48.IN19
Address[14] => Equal49.IN19
Address[14] => Equal50.IN19
Address[14] => Equal51.IN19
Address[14] => Equal52.IN19
Address[14] => Equal53.IN19
Address[14] => Equal54.IN19
Address[14] => Equal55.IN19
Address[14] => Equal56.IN19
Address[14] => Equal57.IN19
Address[14] => Equal58.IN19
Address[14] => Equal59.IN19
Address[14] => Equal60.IN19
Address[14] => Equal61.IN19
Address[14] => Equal62.IN19
Address[14] => Equal63.IN19
Address[14] => Equal64.IN19
Address[14] => Equal65.IN19
Address[14] => Equal66.IN19
Address[14] => Equal67.IN19
Address[14] => Equal68.IN19
Address[14] => Equal69.IN19
Address[14] => Equal70.IN19
Address[15] => Equal0.IN18
Address[15] => Equal1.IN18
Address[15] => Equal2.IN18
Address[15] => Equal3.IN18
Address[15] => Equal4.IN18
Address[15] => Equal5.IN18
Address[15] => Equal6.IN18
Address[15] => Equal7.IN18
Address[15] => Equal8.IN18
Address[15] => Equal9.IN18
Address[15] => Equal10.IN18
Address[15] => Equal11.IN18
Address[15] => Equal12.IN18
Address[15] => Equal13.IN18
Address[15] => Equal14.IN18
Address[15] => Equal15.IN18
Address[15] => Equal16.IN18
Address[15] => Equal17.IN18
Address[15] => Equal18.IN18
Address[15] => Equal19.IN18
Address[15] => Equal20.IN18
Address[15] => Equal21.IN18
Address[15] => Equal22.IN18
Address[15] => Equal23.IN18
Address[15] => Equal24.IN18
Address[15] => Equal25.IN18
Address[15] => Equal26.IN18
Address[15] => Equal27.IN18
Address[15] => Equal28.IN18
Address[15] => Equal29.IN18
Address[15] => Equal30.IN18
Address[15] => Equal31.IN18
Address[15] => Equal32.IN18
Address[15] => Equal33.IN18
Address[15] => Equal34.IN18
Address[15] => Equal35.IN18
Address[15] => Equal36.IN18
Address[15] => Equal37.IN18
Address[15] => Equal38.IN18
Address[15] => Equal39.IN18
Address[15] => Equal40.IN18
Address[15] => Equal41.IN18
Address[15] => Equal42.IN18
Address[15] => Equal43.IN18
Address[15] => Equal44.IN18
Address[15] => Equal45.IN18
Address[15] => Equal46.IN18
Address[15] => Equal47.IN18
Address[15] => Equal48.IN18
Address[15] => Equal49.IN18
Address[15] => Equal50.IN18
Address[15] => Equal51.IN18
Address[15] => Equal52.IN18
Address[15] => Equal53.IN18
Address[15] => Equal54.IN18
Address[15] => Equal55.IN18
Address[15] => Equal56.IN18
Address[15] => Equal57.IN18
Address[15] => Equal58.IN18
Address[15] => Equal59.IN18
Address[15] => Equal60.IN18
Address[15] => Equal61.IN18
Address[15] => Equal62.IN18
Address[15] => Equal63.IN18
Address[15] => Equal64.IN18
Address[15] => Equal65.IN18
Address[15] => Equal66.IN18
Address[15] => Equal67.IN18
Address[15] => Equal68.IN18
Address[15] => Equal69.IN18
Address[15] => Equal70.IN18
Address[16] => Equal0.IN17
Address[16] => Equal1.IN17
Address[16] => Equal2.IN17
Address[16] => Equal3.IN17
Address[16] => Equal4.IN17
Address[16] => Equal5.IN17
Address[16] => Equal6.IN17
Address[16] => Equal7.IN17
Address[16] => Equal8.IN17
Address[16] => Equal9.IN17
Address[16] => Equal10.IN17
Address[16] => Equal11.IN17
Address[16] => Equal12.IN17
Address[16] => Equal13.IN17
Address[16] => Equal14.IN17
Address[16] => Equal15.IN17
Address[16] => Equal16.IN17
Address[16] => Equal17.IN17
Address[16] => Equal18.IN17
Address[16] => Equal19.IN17
Address[16] => Equal20.IN17
Address[16] => Equal21.IN17
Address[16] => Equal22.IN17
Address[16] => Equal23.IN17
Address[16] => Equal24.IN17
Address[16] => Equal25.IN17
Address[16] => Equal26.IN17
Address[16] => Equal27.IN17
Address[16] => Equal28.IN17
Address[16] => Equal29.IN17
Address[16] => Equal30.IN17
Address[16] => Equal31.IN17
Address[16] => Equal32.IN17
Address[16] => Equal33.IN17
Address[16] => Equal34.IN17
Address[16] => Equal35.IN17
Address[16] => Equal36.IN17
Address[16] => Equal37.IN17
Address[16] => Equal38.IN17
Address[16] => Equal39.IN17
Address[16] => Equal40.IN17
Address[16] => Equal41.IN17
Address[16] => Equal42.IN17
Address[16] => Equal43.IN17
Address[16] => Equal44.IN17
Address[16] => Equal45.IN17
Address[16] => Equal46.IN17
Address[16] => Equal47.IN17
Address[16] => Equal48.IN17
Address[16] => Equal49.IN17
Address[16] => Equal50.IN17
Address[16] => Equal51.IN17
Address[16] => Equal52.IN17
Address[16] => Equal53.IN17
Address[16] => Equal54.IN17
Address[16] => Equal55.IN17
Address[16] => Equal56.IN17
Address[16] => Equal57.IN17
Address[16] => Equal58.IN17
Address[16] => Equal59.IN17
Address[16] => Equal60.IN17
Address[16] => Equal61.IN17
Address[16] => Equal62.IN17
Address[16] => Equal63.IN17
Address[16] => Equal64.IN17
Address[16] => Equal65.IN17
Address[16] => Equal66.IN17
Address[16] => Equal67.IN17
Address[16] => Equal68.IN17
Address[16] => Equal69.IN17
Address[16] => Equal70.IN17
DataToWrite[0] => Selector32.IN3
DataToWrite[0] => Selector48.IN3
DataToWrite[0] => Selector64.IN3
DataToWrite[0] => Selector80.IN3
DataToWrite[0] => SecondsOut_i.DATAB
DataToWrite[0] => SyncPeriodDuty_i.DATAB
DataToWrite[0] => ClkDacWrite.DATAB
DataToWrite[0] => GpsOutTxdWriteData.DATAB
DataToWrite[0] => SyncAdc_i.DATAB
DataToWrite[0] => SDPower_i.DATAB
DataToWrite[0] => SpiExtAddr_i.DATAB
DataToWrite[0] => UsbSwitch_i.DATAB
DataToWrite[0] => UartMux_i.DATAB
DataToWrite[0] => SpiTxUartWriteData.DATAB
DataToWrite[0] => SpiRxUartWriteData.DATAB
DataToWrite[0] => ZBusAddr_i.DATAB
DataToWrite[0] => ZBusWriteData.DATAB
DataToWrite[0] => ZigOutTxdWriteData.DATAB
DataToWrite[0] => AClkOutTxdWriteData.DATAB
DataToWrite[0] => XMTOutTxdWriteData.DATAB
DataToWrite[0] => ForcePnD_i.DATAB
DataToWrite[0] => AdcGain_i.DATAB
DataToWrite[0] => AdcClkDivider_i.DATAB
DataToWrite[0] => SarSamplesToAverage_i.DATAB
DataToWrite[0] => SyncSummary_i.DATAB
DataToWrite[0] => SyncSummary_i.DATAB
DataToWrite[0] => SarSamplesPerSecond_i.DATAB
DataToWrite[0] => SarSamplesPerSecond_i.DATAB
DataToWrite[0] => ChopperEnable_i.DATAB
DataToWrite[1] => Selector31.IN3
DataToWrite[1] => Selector47.IN3
DataToWrite[1] => Selector63.IN3
DataToWrite[1] => Selector79.IN3
DataToWrite[1] => SecondsOut_i.DATAB
DataToWrite[1] => ClkDacWrite.DATAB
DataToWrite[1] => GpsOutTxdWriteData.DATAB
DataToWrite[1] => RadioPower_i.DATAB
DataToWrite[1] => SpiExtAddr_i.DATAB
DataToWrite[1] => UartMux_i.DATAB
DataToWrite[1] => SpiTxUartWriteData.DATAB
DataToWrite[1] => SpiRxUartWriteData.DATAB
DataToWrite[1] => ZBusAddr_i.DATAB
DataToWrite[1] => ZBusWriteData.DATAB
DataToWrite[1] => ZigOutTxdWriteData.DATAB
DataToWrite[1] => AClkOutTxdWriteData.DATAB
DataToWrite[1] => XMTOutTxdWriteData.DATAB
DataToWrite[1] => ForcedPeriod_i.DATAB
DataToWrite[1] => AdcGain_i.DATAB
DataToWrite[1] => AdcClkDivider_i.DATAB
DataToWrite[1] => SarSamplesToAverage_i.DATAB
DataToWrite[1] => SyncSummary_i.DATAB
DataToWrite[1] => SyncSummary_i.DATAB
DataToWrite[1] => SarSamplesPerSecond_i.DATAB
DataToWrite[1] => SarSamplesPerSecond_i.DATAB
DataToWrite[2] => Selector30.IN3
DataToWrite[2] => Selector46.IN3
DataToWrite[2] => Selector62.IN3
DataToWrite[2] => Selector78.IN3
DataToWrite[2] => SecondsOut_i.DATAB
DataToWrite[2] => ClkDacWrite.DATAB
DataToWrite[2] => GpsOutTxdWriteData.DATAB
DataToWrite[2] => TxTriggerAdc_i.DATAB
DataToWrite[2] => SpiExtAddr_i.DATAB
DataToWrite[2] => UartMux_i.DATAB
DataToWrite[2] => SpiTxUartWriteData.DATAB
DataToWrite[2] => SpiRxUartWriteData.DATAB
DataToWrite[2] => ZBusAddr_i.DATAB
DataToWrite[2] => ZBusWriteData.DATAB
DataToWrite[2] => ZigOutTxdWriteData.DATAB
DataToWrite[2] => AClkOutTxdWriteData.DATAB
DataToWrite[2] => XMTOutTxdWriteData.DATAB
DataToWrite[2] => ForcedDuty_i.DATAB
DataToWrite[2] => AdcGain_i.DATAB
DataToWrite[2] => AdcClkDivider_i.DATAB
DataToWrite[2] => SarSamplesToAverage_i.DATAB
DataToWrite[2] => SyncSummary_i.DATAB
DataToWrite[2] => SyncSummary_i.DATAB
DataToWrite[2] => SarSamplesPerSecond_i.DATAB
DataToWrite[2] => SarSamplesPerSecond_i.DATAB
DataToWrite[3] => Selector29.IN3
DataToWrite[3] => Selector45.IN3
DataToWrite[3] => Selector61.IN3
DataToWrite[3] => Selector77.IN3
DataToWrite[3] => SecondsOut_i.DATAB
DataToWrite[3] => ClkDacWrite.DATAB
DataToWrite[3] => GpsOutTxdWriteData.DATAB
DataToWrite[3] => PeriodTriggerQuadrant_i.DATAB
DataToWrite[3] => SpiExtAddr_i.DATAB
DataToWrite[3] => UartMux_i.DATAB
DataToWrite[3] => SpiTxUartWriteData.DATAB
DataToWrite[3] => SpiRxUartWriteData.DATAB
DataToWrite[3] => ZBusAddr_i.DATAB
DataToWrite[3] => ZBusWriteData.DATAB
DataToWrite[3] => ZigOutTxdWriteData.DATAB
DataToWrite[3] => AClkOutTxdWriteData.DATAB
DataToWrite[3] => XMTOutTxdWriteData.DATAB
DataToWrite[3] => AdcGain_i.DATAB
DataToWrite[3] => AdcClkDivider_i.DATAB
DataToWrite[3] => SarSamplesToAverage_i.DATAB
DataToWrite[3] => SyncSummary_i.DATAB
DataToWrite[3] => SyncSummary_i.DATAB
DataToWrite[3] => SarSamplesPerSecond_i.DATAB
DataToWrite[3] => SarSamplesPerSecond_i.DATAB
DataToWrite[4] => Selector28.IN3
DataToWrite[4] => Selector44.IN3
DataToWrite[4] => Selector60.IN3
DataToWrite[4] => Selector76.IN3
DataToWrite[4] => SecondsOut_i.DATAB
DataToWrite[4] => ClkDacWrite.DATAB
DataToWrite[4] => GpsOutTxdWriteData.DATAB
DataToWrite[4] => DutyTriggerQuadrant_i.DATAB
DataToWrite[4] => SpiExtAddr_i.DATAB
DataToWrite[4] => UartMux_i.DATAB
DataToWrite[4] => SpiTxUartWriteData.DATAB
DataToWrite[4] => SpiRxUartWriteData.DATAB
DataToWrite[4] => ZBusAddr_i.DATAB
DataToWrite[4] => ZBusWriteData.DATAB
DataToWrite[4] => ZigOutTxdWriteData.DATAB
DataToWrite[4] => AClkOutTxdWriteData.DATAB
DataToWrite[4] => XMTOutTxdWriteData.DATAB
DataToWrite[4] => AdcGain_i.DATAB
DataToWrite[4] => AdcClkDivider_i.DATAB
DataToWrite[4] => SarSamplesToAverage_i.DATAB
DataToWrite[4] => SyncSummary_i.DATAB
DataToWrite[4] => SyncSummary_i.DATAB
DataToWrite[4] => SarSamplesPerSecond_i.DATAB
DataToWrite[4] => SarSamplesPerSecond_i.DATAB
DataToWrite[5] => Selector27.IN3
DataToWrite[5] => Selector43.IN3
DataToWrite[5] => Selector59.IN3
DataToWrite[5] => Selector75.IN3
DataToWrite[5] => SecondsOut_i.DATAB
DataToWrite[5] => GeneratePps_i.DATAB
DataToWrite[5] => ClkDacWrite.DATAB
DataToWrite[5] => GpsOutTxdWriteData.DATAB
DataToWrite[5] => PeriodTriggerEither_i.DATAB
DataToWrite[5] => SpiExtAddr_i.DATAB
DataToWrite[5] => UartMux_i.DATAB
DataToWrite[5] => SpiTxUartWriteData.DATAB
DataToWrite[5] => SpiRxUartWriteData.DATAB
DataToWrite[5] => ZBusAddr_i.DATAB
DataToWrite[5] => ZBusWriteData.DATAB
DataToWrite[5] => ZigOutTxdWriteData.DATAB
DataToWrite[5] => AClkOutTxdWriteData.DATAB
DataToWrite[5] => XMTOutTxdWriteData.DATAB
DataToWrite[5] => AdcGain_i.DATAB
DataToWrite[5] => AdcClkDivider_i.DATAB
DataToWrite[5] => SarSamplesToAverage_i.DATAB
DataToWrite[5] => SyncSummary_i.DATAB
DataToWrite[5] => SyncSummary_i.DATAB
DataToWrite[5] => SarSamplesPerSecond_i.DATAB
DataToWrite[5] => SarSamplesPerSecond_i.DATAB
DataToWrite[6] => Selector26.IN3
DataToWrite[6] => Selector42.IN3
DataToWrite[6] => Selector58.IN3
DataToWrite[6] => Selector74.IN3
DataToWrite[6] => SecondsOut_i.DATAB
DataToWrite[6] => DutyOff_i.DATAB
DataToWrite[6] => ClkDacWrite.DATAB
DataToWrite[6] => GpsOutTxdWriteData.DATAB
DataToWrite[6] => DutyTriggerEither_i.DATAB
DataToWrite[6] => SpiExtAddr_i.DATAB
DataToWrite[6] => UartMux_i.DATAB
DataToWrite[6] => SpiTxUartWriteData.DATAB
DataToWrite[6] => SpiRxUartWriteData.DATAB
DataToWrite[6] => ZBusAddr_i.DATAB
DataToWrite[6] => ZBusWriteData.DATAB
DataToWrite[6] => ZigOutTxdWriteData.DATAB
DataToWrite[6] => AClkOutTxdWriteData.DATAB
DataToWrite[6] => XMTOutTxdWriteData.DATAB
DataToWrite[6] => AdcClkDivider_i.DATAB
DataToWrite[6] => SarSamplesToAverage_i.DATAB
DataToWrite[6] => SyncSummary_i.DATAB
DataToWrite[6] => SyncSummary_i.DATAB
DataToWrite[6] => SarSamplesPerSecond_i.DATAB
DataToWrite[6] => SarSamplesPerSecond_i.DATAB
DataToWrite[7] => Selector25.IN3
DataToWrite[7] => Selector41.IN3
DataToWrite[7] => Selector57.IN3
DataToWrite[7] => Selector73.IN3
DataToWrite[7] => SecondsOut_i.DATAB
DataToWrite[7] => UsingAtomicClock_i.DATAB
DataToWrite[7] => ClkDacWrite.DATAB
DataToWrite[7] => GpsOutTxdWriteData.DATAB
DataToWrite[7] => PPSTriggerAdc_i.DATAB
DataToWrite[7] => SpiExtAddr_i.DATAB
DataToWrite[7] => UartMux_i.DATAB
DataToWrite[7] => SpiTxUartWriteData.DATAB
DataToWrite[7] => SpiRxUartWriteData.DATAB
DataToWrite[7] => ZBusAddr_i.DATAB
DataToWrite[7] => ZBusWriteData.DATAB
DataToWrite[7] => ZigOutTxdWriteData.DATAB
DataToWrite[7] => AClkOutTxdWriteData.DATAB
DataToWrite[7] => XMTOutTxdWriteData.DATAB
DataToWrite[7] => AdcClkDivider_i.DATAB
DataToWrite[7] => SarSamplesToAverage_i.DATAB
DataToWrite[7] => SyncSummary_i.DATAB
DataToWrite[7] => SyncSummary_i.DATAB
DataToWrite[7] => SarSamplesPerSecond_i.DATAB
DataToWrite[7] => SarSamplesPerSecond_i.DATAB
DataToWrite[8] => Selector24.IN3
DataToWrite[8] => Selector40.IN3
DataToWrite[8] => Selector56.IN3
DataToWrite[8] => Selector72.IN3
DataToWrite[8] => SecondsOut_i.DATAB
DataToWrite[8] => ClkDacWrite.DATAB
DataToWrite[8] => AdcClkDivider_i.DATAB
DataToWrite[8] => SarSamplesToAverage_i.DATAB
DataToWrite[8] => SyncSummary_i.DATAB
DataToWrite[8] => SyncSummary_i.DATAB
DataToWrite[8] => SarSamplesPerSecond_i.DATAB
DataToWrite[8] => SarSamplesPerSecond_i.DATAB
DataToWrite[9] => Selector23.IN3
DataToWrite[9] => Selector39.IN3
DataToWrite[9] => Selector55.IN3
DataToWrite[9] => Selector71.IN3
DataToWrite[9] => SecondsOut_i.DATAB
DataToWrite[9] => ClkDacWrite.DATAB
DataToWrite[9] => AdcClkDivider_i.DATAB
DataToWrite[9] => SarSamplesToAverage_i.DATAB
DataToWrite[9] => SyncSummary_i.DATAB
DataToWrite[9] => SyncSummary_i.DATAB
DataToWrite[9] => SarSamplesPerSecond_i.DATAB
DataToWrite[9] => SarSamplesPerSecond_i.DATAB
DataToWrite[10] => Selector22.IN3
DataToWrite[10] => Selector38.IN3
DataToWrite[10] => Selector54.IN3
DataToWrite[10] => Selector70.IN3
DataToWrite[10] => SecondsOut_i.DATAB
DataToWrite[10] => SecondsOut_i.DATAB
DataToWrite[10] => ClkDacWrite.DATAB
DataToWrite[10] => AdcClkDivider_i.DATAB
DataToWrite[10] => SarSamplesToAverage_i.DATAB
DataToWrite[10] => SyncSummary_i.DATAB
DataToWrite[10] => SyncSummary_i.DATAB
DataToWrite[10] => SarSamplesPerSecond_i.DATAB
DataToWrite[10] => SarSamplesPerSecond_i.DATAB
DataToWrite[11] => Selector21.IN3
DataToWrite[11] => Selector37.IN3
DataToWrite[11] => Selector53.IN3
DataToWrite[11] => Selector69.IN3
DataToWrite[11] => SecondsOut_i.DATAB
DataToWrite[11] => SecondsOut_i.DATAB
DataToWrite[11] => ClkDacWrite.DATAB
DataToWrite[11] => AdcClkDivider_i.DATAB
DataToWrite[11] => SarSamplesToAverage_i.DATAB
DataToWrite[11] => SyncSummary_i.DATAB
DataToWrite[11] => SyncSummary_i.DATAB
DataToWrite[11] => SarSamplesPerSecond_i.DATAB
DataToWrite[11] => SarSamplesPerSecond_i.DATAB
DataToWrite[12] => Selector20.IN3
DataToWrite[12] => Selector36.IN3
DataToWrite[12] => Selector52.IN3
DataToWrite[12] => Selector68.IN3
DataToWrite[12] => SecondsOut_i.DATAB
DataToWrite[12] => SecondsOut_i.DATAB
DataToWrite[12] => ClkDacWrite.DATAB
DataToWrite[12] => AdcClkDivider_i.DATAB
DataToWrite[12] => SarSamplesToAverage_i.DATAB
DataToWrite[12] => SyncSummary_i.DATAB
DataToWrite[12] => SyncSummary_i.DATAB
DataToWrite[12] => SarSamplesPerSecond_i.DATAB
DataToWrite[12] => SarSamplesPerSecond_i.DATAB
DataToWrite[13] => Selector19.IN3
DataToWrite[13] => Selector35.IN3
DataToWrite[13] => Selector51.IN3
DataToWrite[13] => Selector67.IN3
DataToWrite[13] => SecondsOut_i.DATAB
DataToWrite[13] => SecondsOut_i.DATAB
DataToWrite[13] => ClkDacWrite.DATAB
DataToWrite[13] => AdcClkDivider_i.DATAB
DataToWrite[13] => SarSamplesToAverage_i.DATAB
DataToWrite[13] => SyncSummary_i.DATAB
DataToWrite[13] => SyncSummary_i.DATAB
DataToWrite[13] => SarSamplesPerSecond_i.DATAB
DataToWrite[13] => SarSamplesPerSecond_i.DATAB
DataToWrite[14] => Selector18.IN3
DataToWrite[14] => Selector34.IN3
DataToWrite[14] => Selector50.IN3
DataToWrite[14] => Selector66.IN3
DataToWrite[14] => SecondsOut_i.DATAB
DataToWrite[14] => SecondsOut_i.DATAB
DataToWrite[14] => ClkDacWrite.DATAB
DataToWrite[14] => AdcClkDivider_i.DATAB
DataToWrite[14] => SarSamplesToAverage_i.DATAB
DataToWrite[14] => SyncSummary_i.DATAB
DataToWrite[14] => SyncSummary_i.DATAB
DataToWrite[14] => SarSamplesPerSecond_i.DATAB
DataToWrite[14] => SarSamplesPerSecond_i.DATAB
DataToWrite[15] => Selector17.IN3
DataToWrite[15] => Selector33.IN3
DataToWrite[15] => Selector49.IN3
DataToWrite[15] => Selector65.IN3
DataToWrite[15] => SecondsOut_i.DATAB
DataToWrite[15] => SecondsOut_i.DATAB
DataToWrite[15] => ClkDacWrite.DATAB
DataToWrite[15] => AdcClkDivider_i.DATAB
DataToWrite[15] => SarSamplesToAverage_i.DATAB
DataToWrite[15] => SyncSummary_i.DATAB
DataToWrite[15] => SyncSummary_i.DATAB
DataToWrite[15] => SarSamplesPerSecond_i.DATAB
DataToWrite[15] => SarSamplesPerSecond_i.DATAB
DataFromRead[0] <= DataFromRead[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[1] <= DataFromRead[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[2] <= DataFromRead[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[3] <= DataFromRead[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[4] <= DataFromRead[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[5] <= DataFromRead[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[6] <= DataFromRead[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[7] <= DataFromRead[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[8] <= DataFromRead[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[9] <= DataFromRead[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[10] <= DataFromRead[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[11] <= DataFromRead[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[12] <= DataFromRead[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[13] <= DataFromRead[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[14] <= DataFromRead[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromRead[15] <= DataFromRead[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataFromRead.OUTPUTSELECT
DataReadReq => DataReadAck.OUTPUTSELECT
DataReadReq => SarReadAdcSample.OUTPUTSELECT
DataReadReq => SarAdcSampleReaded.OUTPUTSELECT
DataReadReq => ReadGpsUart.OUTPUTSELECT
DataReadReq => LatchRtcLo.OUTPUTSELECT
DataReadReq => LatchRtc.OUTPUTSELECT
DataReadReq => LatchRtcHi.OUTPUTSELECT
DataReadReq => ReadUsbUart.OUTPUTSELECT
DataReadReq => ReadZigUart.OUTPUTSELECT
DataReadReq => ReadSpiTxUart.OUTPUTSELECT
DataReadReq => ReadSpiRxUart.OUTPUTSELECT
DataReadReq => ReadAClkUart.OUTPUTSELECT
DataReadReq => ReadXMTUart.OUTPUTSELECT
DataReadReq => AdcStatusRead.OUTPUTSELECT
DataWriteReq => DataWriteAck.OUTPUTSELECT
DataWriteReq => SetTimeLo.OUTPUTSELECT
DataWriteReq => SetTimeHi.OUTPUTSELECT
DataWriteReq => SetTime_i.OUTPUTSELECT
DataWriteReq => PPSCountReset.OUTPUTSELECT
DataWriteReq => WriteClkDac.OUTPUTSELECT
DataWriteReq => SarAdcFifoReset.OUTPUTSELECT
DataWriteReq => WriteGpsOutTxd.OUTPUTSELECT
DataWriteReq => ResetSyncCompleted.OUTPUTSELECT
DataWriteReq => UsbFifoReset.OUTPUTSELECT
DataWriteReq => ZigFifoReset.OUTPUTSELECT
DataWriteReq => WriteSpiTxUart.OUTPUTSELECT
DataWriteReq => SpiTxFifoReset.OUTPUTSELECT
DataWriteReq => WriteSpiRxUart.OUTPUTSELECT
DataWriteReq => SpiRxFifoReset.OUTPUTSELECT
DataWriteReq => SetZBusAddr.OUTPUTSELECT
DataWriteReq => WriteZBus.OUTPUTSELECT
DataWriteReq => WriteZigOutTxd.OUTPUTSELECT
DataWriteReq => AClkFifoReset.OUTPUTSELECT
DataWriteReq => WriteAClkOutTxd.OUTPUTSELECT
DataWriteReq => XMTFifoReset.OUTPUTSELECT
DataWriteReq => WriteXMTOutTxd.OUTPUTSELECT
DataWriteReq => AdcGain_i[0].ENA
DataWriteReq => AdcClkDivider_i[15].ENA
DataWriteReq => AdcClkDivider_i[14].ENA
DataWriteReq => AdcClkDivider_i[13].ENA
DataWriteReq => AdcClkDivider_i[12].ENA
DataWriteReq => AdcClkDivider_i[11].ENA
DataWriteReq => AdcClkDivider_i[10].ENA
DataWriteReq => AdcClkDivider_i[9].ENA
DataWriteReq => AdcClkDivider_i[8].ENA
DataWriteReq => AdcClkDivider_i[7].ENA
DataWriteReq => AdcClkDivider_i[6].ENA
DataWriteReq => AdcClkDivider_i[5].ENA
DataWriteReq => AdcClkDivider_i[4].ENA
DataWriteReq => AdcClkDivider_i[3].ENA
DataWriteReq => AdcClkDivider_i[2].ENA
DataWriteReq => AdcClkDivider_i[1].ENA
DataWriteReq => AdcClkDivider_i[0].ENA
DataWriteReq => SarSamplesToAverage_i[15].ENA
DataWriteReq => SarSamplesToAverage_i[14].ENA
DataWriteReq => SarSamplesToAverage_i[13].ENA
DataWriteReq => SarSamplesToAverage_i[12].ENA
DataWriteReq => SarSamplesToAverage_i[11].ENA
DataWriteReq => SarSamplesToAverage_i[10].ENA
DataWriteReq => SarSamplesToAverage_i[9].ENA
DataWriteReq => SarSamplesToAverage_i[8].ENA
DataWriteReq => SarSamplesToAverage_i[7].ENA
DataWriteReq => SarSamplesToAverage_i[6].ENA
DataWriteReq => SarSamplesToAverage_i[5].ENA
DataWriteReq => SarSamplesToAverage_i[4].ENA
DataWriteReq => SarSamplesToAverage_i[3].ENA
DataWriteReq => SarSamplesToAverage_i[2].ENA
DataWriteReq => SarSamplesToAverage_i[1].ENA
DataWriteReq => SarSamplesToAverage_i[0].ENA
DataWriteReq => SyncSummary_i[31].ENA
DataWriteReq => SyncSummary_i[30].ENA
DataWriteReq => SyncSummary_i[29].ENA
DataWriteReq => GpsFifoReset~reg0.ENA
DataWriteReq => SyncSummary_i[28].ENA
DataWriteReq => SyncSummary_i[27].ENA
DataWriteReq => SyncSummary_i[26].ENA
DataWriteReq => SyncSummary_i[25].ENA
DataWriteReq => SyncSummary_i[24].ENA
DataWriteReq => SyncSummary_i[23].ENA
DataWriteReq => SyncSummary_i[22].ENA
DataWriteReq => SyncSummary_i[21].ENA
DataWriteReq => SyncSummary_i[20].ENA
DataWriteReq => SyncSummary_i[19].ENA
DataWriteReq => SyncSummary_i[18].ENA
DataWriteReq => SyncSummary_i[17].ENA
DataWriteReq => SyncSummary_i[16].ENA
DataWriteReq => SyncSummary_i[15].ENA
DataWriteReq => SyncSummary_i[14].ENA
DataWriteReq => SyncSummary_i[13].ENA
DataWriteReq => SyncSummary_i[12].ENA
DataWriteReq => SyncSummary_i[11].ENA
DataWriteReq => SyncSummary_i[10].ENA
DataWriteReq => SyncSummary_i[9].ENA
DataWriteReq => SyncSummary_i[8].ENA
DataWriteReq => SyncSummary_i[7].ENA
DataWriteReq => SyncSummary_i[6].ENA
DataWriteReq => SyncSummary_i[5].ENA
DataWriteReq => SyncSummary_i[4].ENA
DataWriteReq => SyncSummary_i[3].ENA
DataWriteReq => SyncSummary_i[2].ENA
DataWriteReq => SyncSummary_i[1].ENA
DataWriteReq => SyncSummary_i[0].ENA
DataWriteReq => SarSamplesPerSecond_i[31].ENA
DataWriteReq => SarSamplesPerSecond_i[30].ENA
DataWriteReq => SarSamplesPerSecond_i[29].ENA
DataWriteReq => SarSamplesPerSecond_i[28].ENA
DataWriteReq => SarSamplesPerSecond_i[27].ENA
DataWriteReq => SarSamplesPerSecond_i[26].ENA
DataWriteReq => SarSamplesPerSecond_i[25].ENA
DataWriteReq => SarSamplesPerSecond_i[24].ENA
DataWriteReq => SarSamplesPerSecond_i[23].ENA
DataWriteReq => SarSamplesPerSecond_i[22].ENA
DataWriteReq => SarSamplesPerSecond_i[21].ENA
DataWriteReq => SarSamplesPerSecond_i[20].ENA
DataWriteReq => SarSamplesPerSecond_i[19].ENA
DataWriteReq => SarSamplesPerSecond_i[18].ENA
DataWriteReq => SarSamplesPerSecond_i[17].ENA
DataWriteReq => SarSamplesPerSecond_i[16].ENA
DataWriteReq => SarSamplesPerSecond_i[15].ENA
DataWriteReq => SarSamplesPerSecond_i[14].ENA
DataWriteReq => SarSamplesPerSecond_i[13].ENA
DataWriteReq => SarSamplesPerSecond_i[12].ENA
DataWriteReq => SarSamplesPerSecond_i[11].ENA
DataWriteReq => SarSamplesPerSecond_i[10].ENA
DataWriteReq => SarSamplesPerSecond_i[9].ENA
DataWriteReq => SarSamplesPerSecond_i[8].ENA
DataWriteReq => SarSamplesPerSecond_i[7].ENA
DataWriteReq => SarSamplesPerSecond_i[6].ENA
DataWriteReq => SarSamplesPerSecond_i[5].ENA
DataWriteReq => SarSamplesPerSecond_i[4].ENA
DataWriteReq => SarSamplesPerSecond_i[3].ENA
DataWriteReq => SarSamplesPerSecond_i[2].ENA
DataWriteReq => SarSamplesPerSecond_i[1].ENA
DataWriteReq => SarSamplesPerSecond_i[0].ENA
DataWriteReq => ChopperEnable_i.ENA
DataWriteReq => AdcGain_i[1].ENA
DataWriteReq => AdcGain_i[2].ENA
DataWriteReq => AdcGain_i[3].ENA
DataWriteReq => AdcGain_i[4].ENA
DataWriteReq => AdcGain_i[5].ENA
DataWriteReq => ForcedDuty_i.ENA
DataWriteReq => ForcedPeriod_i.ENA
DataWriteReq => ForcePnD_i.ENA
DataWriteReq => XMTOutTxdWriteData[0]~reg0.ENA
DataWriteReq => XMTOutTxdWriteData[1]~reg0.ENA
DataWriteReq => XMTOutTxdWriteData[2]~reg0.ENA
DataWriteReq => XMTOutTxdWriteData[3]~reg0.ENA
DataWriteReq => XMTOutTxdWriteData[4]~reg0.ENA
DataWriteReq => XMTOutTxdWriteData[5]~reg0.ENA
DataWriteReq => XMTOutTxdWriteData[6]~reg0.ENA
DataWriteReq => XMTOutTxdWriteData[7]~reg0.ENA
DataWriteReq => AClkOutTxdWriteData[0]~reg0.ENA
DataWriteReq => AClkOutTxdWriteData[1]~reg0.ENA
DataWriteReq => AClkOutTxdWriteData[2]~reg0.ENA
DataWriteReq => AClkOutTxdWriteData[3]~reg0.ENA
DataWriteReq => AClkOutTxdWriteData[4]~reg0.ENA
DataWriteReq => AClkOutTxdWriteData[5]~reg0.ENA
DataWriteReq => AClkOutTxdWriteData[6]~reg0.ENA
DataWriteReq => AClkOutTxdWriteData[7]~reg0.ENA
DataWriteReq => ZigOutTxdWriteData[0]~reg0.ENA
DataWriteReq => ZigOutTxdWriteData[1]~reg0.ENA
DataWriteReq => ZigOutTxdWriteData[2]~reg0.ENA
DataWriteReq => ZigOutTxdWriteData[3]~reg0.ENA
DataWriteReq => ZigOutTxdWriteData[4]~reg0.ENA
DataWriteReq => ZigOutTxdWriteData[5]~reg0.ENA
DataWriteReq => ZigOutTxdWriteData[6]~reg0.ENA
DataWriteReq => ZigOutTxdWriteData[7]~reg0.ENA
DataWriteReq => ZBusWriteData[0]~reg0.ENA
DataWriteReq => ZBusWriteData[1]~reg0.ENA
DataWriteReq => ZBusWriteData[2]~reg0.ENA
DataWriteReq => ZBusWriteData[3]~reg0.ENA
DataWriteReq => ZBusWriteData[4]~reg0.ENA
DataWriteReq => ZBusWriteData[5]~reg0.ENA
DataWriteReq => ZBusWriteData[6]~reg0.ENA
DataWriteReq => ZBusWriteData[7]~reg0.ENA
DataWriteReq => ZBusAddr_i[0].ENA
DataWriteReq => ZBusAddr_i[1].ENA
DataWriteReq => ZBusAddr_i[2].ENA
DataWriteReq => ZBusAddr_i[3].ENA
DataWriteReq => ZBusAddr_i[4].ENA
DataWriteReq => ZBusAddr_i[5].ENA
DataWriteReq => ZBusAddr_i[6].ENA
DataWriteReq => ZBusAddr_i[7].ENA
DataWriteReq => SpiRxUartWriteData[0]~reg0.ENA
DataWriteReq => SpiRxUartWriteData[1]~reg0.ENA
DataWriteReq => SpiRxUartWriteData[2]~reg0.ENA
DataWriteReq => SpiRxUartWriteData[3]~reg0.ENA
DataWriteReq => SpiRxUartWriteData[4]~reg0.ENA
DataWriteReq => SpiRxUartWriteData[5]~reg0.ENA
DataWriteReq => SpiRxUartWriteData[6]~reg0.ENA
DataWriteReq => SpiRxUartWriteData[7]~reg0.ENA
DataWriteReq => SpiTxUartWriteData[0]~reg0.ENA
DataWriteReq => SpiTxUartWriteData[1]~reg0.ENA
DataWriteReq => SpiTxUartWriteData[2]~reg0.ENA
DataWriteReq => SpiTxUartWriteData[3]~reg0.ENA
DataWriteReq => SpiTxUartWriteData[4]~reg0.ENA
DataWriteReq => SpiTxUartWriteData[5]~reg0.ENA
DataWriteReq => SpiTxUartWriteData[6]~reg0.ENA
DataWriteReq => SpiTxUartWriteData[7]~reg0.ENA
DataWriteReq => UartMux_i[0].ENA
DataWriteReq => UartMux_i[1].ENA
DataWriteReq => UartMux_i[2].ENA
DataWriteReq => UartMux_i[3].ENA
DataWriteReq => UartMux_i[4].ENA
DataWriteReq => UartMux_i[5].ENA
DataWriteReq => UartMux_i[6].ENA
DataWriteReq => UartMux_i[7].ENA
DataWriteReq => UsbSwitch_i.ENA
DataWriteReq => SpiExtAddr_i[0].ENA
DataWriteReq => SpiExtAddr_i[1].ENA
DataWriteReq => SpiExtAddr_i[2].ENA
DataWriteReq => SpiExtAddr_i[3].ENA
DataWriteReq => SpiExtAddr_i[4].ENA
DataWriteReq => SpiExtAddr_i[5].ENA
DataWriteReq => SpiExtAddr_i[6].ENA
DataWriteReq => SpiExtAddr_i[7].ENA
DataWriteReq => RadioPower_i.ENA
DataWriteReq => SDPower_i.ENA
DataWriteReq => PPSTriggerAdc_i.ENA
DataWriteReq => DutyTriggerEither_i.ENA
DataWriteReq => PeriodTriggerEither_i.ENA
DataWriteReq => DutyTriggerQuadrant_i.ENA
DataWriteReq => PeriodTriggerQuadrant_i.ENA
DataWriteReq => TxTriggerAdc_i.ENA
DataWriteReq => SyncAdc_i.ENA
DataWriteReq => GpsOutTxdWriteData[0]~reg0.ENA
DataWriteReq => GpsOutTxdWriteData[1]~reg0.ENA
DataWriteReq => GpsOutTxdWriteData[2]~reg0.ENA
DataWriteReq => GpsOutTxdWriteData[3]~reg0.ENA
DataWriteReq => GpsOutTxdWriteData[4]~reg0.ENA
DataWriteReq => GpsOutTxdWriteData[5]~reg0.ENA
DataWriteReq => GpsOutTxdWriteData[6]~reg0.ENA
DataWriteReq => GpsOutTxdWriteData[7]~reg0.ENA
DataWriteReq => ClkDacWrite[0]~reg0.ENA
DataWriteReq => ClkDacWrite[1]~reg0.ENA
DataWriteReq => ClkDacWrite[2]~reg0.ENA
DataWriteReq => ClkDacWrite[3]~reg0.ENA
DataWriteReq => ClkDacWrite[4]~reg0.ENA
DataWriteReq => ClkDacWrite[5]~reg0.ENA
DataWriteReq => ClkDacWrite[6]~reg0.ENA
DataWriteReq => ClkDacWrite[7]~reg0.ENA
DataWriteReq => ClkDacWrite[8]~reg0.ENA
DataWriteReq => ClkDacWrite[9]~reg0.ENA
DataWriteReq => ClkDacWrite[10]~reg0.ENA
DataWriteReq => ClkDacWrite[11]~reg0.ENA
DataWriteReq => ClkDacWrite[12]~reg0.ENA
DataWriteReq => ClkDacWrite[13]~reg0.ENA
DataWriteReq => ClkDacWrite[14]~reg0.ENA
DataWriteReq => ClkDacWrite[15]~reg0.ENA
DataWriteReq => UsingAtomicClock_i.ENA
DataWriteReq => DutyOff_i.ENA
DataWriteReq => GeneratePps_i.ENA
DataWriteReq => SyncPeriodDuty_i.ENA
DataWriteReq => SecondsOut_i[0].ENA
DataWriteReq => SecondsOut_i[1].ENA
DataWriteReq => SecondsOut_i[2].ENA
DataWriteReq => SecondsOut_i[3].ENA
DataWriteReq => SecondsOut_i[4].ENA
DataWriteReq => SecondsOut_i[5].ENA
DataWriteReq => SecondsOut_i[6].ENA
DataWriteReq => SecondsOut_i[7].ENA
DataWriteReq => SecondsOut_i[8].ENA
DataWriteReq => SecondsOut_i[9].ENA
DataWriteReq => SecondsOut_i[10].ENA
DataWriteReq => SecondsOut_i[11].ENA
DataWriteReq => SecondsOut_i[12].ENA
DataWriteReq => SecondsOut_i[13].ENA
DataWriteReq => SecondsOut_i[14].ENA
DataWriteReq => SecondsOut_i[15].ENA
DataWriteReq => SecondsOut_i[16].ENA
DataWriteReq => SecondsOut_i[17].ENA
DataWriteReq => SecondsOut_i[18].ENA
DataWriteReq => SecondsOut_i[19].ENA
DataWriteReq => SecondsOut_i[20].ENA
DataWriteReq => SecondsOut_i[21].ENA
DataWriteReq => AdcDutyDividerOut[0]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[1]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[2]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[3]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[4]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[5]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[6]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[7]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[8]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[9]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[10]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[11]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[12]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[13]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[14]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[15]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[16]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[17]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[18]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[19]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[20]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[21]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[22]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[23]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[24]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[25]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[26]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[27]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[28]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[29]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[30]~reg0.ENA
DataWriteReq => AdcDutyDividerOut[31]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[0]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[1]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[2]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[3]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[4]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[5]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[6]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[7]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[8]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[9]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[10]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[11]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[12]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[13]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[14]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[15]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[16]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[17]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[18]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[19]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[20]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[21]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[22]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[23]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[24]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[25]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[26]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[27]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[28]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[29]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[30]~reg0.ENA
DataWriteReq => AdcPeriodDividerOut[31]~reg0.ENA
DataReadAck <= DataReadAck~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataWriteAck <= DataWriteAck~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[0] <= AdcClkDivider_i[0].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[1] <= AdcClkDivider_i[1].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[2] <= AdcClkDivider_i[2].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[3] <= AdcClkDivider_i[3].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[4] <= AdcClkDivider_i[4].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[5] <= AdcClkDivider_i[5].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[6] <= AdcClkDivider_i[6].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[7] <= AdcClkDivider_i[7].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[8] <= AdcClkDivider_i[8].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[9] <= AdcClkDivider_i[9].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[10] <= AdcClkDivider_i[10].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[11] <= AdcClkDivider_i[11].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[12] <= AdcClkDivider_i[12].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[13] <= AdcClkDivider_i[13].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[14] <= AdcClkDivider_i[14].DB_MAX_OUTPUT_PORT_TYPE
AdcClkDivider[15] <= AdcClkDivider_i[15].DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[0] <= AdcPeriodDividerOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[1] <= AdcPeriodDividerOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[2] <= AdcPeriodDividerOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[3] <= AdcPeriodDividerOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[4] <= AdcPeriodDividerOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[5] <= AdcPeriodDividerOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[6] <= AdcPeriodDividerOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[7] <= AdcPeriodDividerOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[8] <= AdcPeriodDividerOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[9] <= AdcPeriodDividerOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[10] <= AdcPeriodDividerOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[11] <= AdcPeriodDividerOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[12] <= AdcPeriodDividerOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[13] <= AdcPeriodDividerOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[14] <= AdcPeriodDividerOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[15] <= AdcPeriodDividerOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[16] <= AdcPeriodDividerOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[17] <= AdcPeriodDividerOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[18] <= AdcPeriodDividerOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[19] <= AdcPeriodDividerOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[20] <= AdcPeriodDividerOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[21] <= AdcPeriodDividerOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[22] <= AdcPeriodDividerOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[23] <= AdcPeriodDividerOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[24] <= AdcPeriodDividerOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[25] <= AdcPeriodDividerOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[26] <= AdcPeriodDividerOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[27] <= AdcPeriodDividerOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[28] <= AdcPeriodDividerOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[29] <= AdcPeriodDividerOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[30] <= AdcPeriodDividerOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerOut[31] <= AdcPeriodDividerOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriodDividerIn[0] => Selector15.IN68
AdcPeriodDividerIn[0] => Selector48.IN5
AdcPeriodDividerIn[1] => Selector14.IN69
AdcPeriodDividerIn[1] => Selector47.IN5
AdcPeriodDividerIn[2] => Selector13.IN61
AdcPeriodDividerIn[2] => Selector46.IN5
AdcPeriodDividerIn[3] => Selector12.IN62
AdcPeriodDividerIn[3] => Selector45.IN5
AdcPeriodDividerIn[4] => Selector11.IN66
AdcPeriodDividerIn[4] => Selector44.IN5
AdcPeriodDividerIn[5] => Selector10.IN63
AdcPeriodDividerIn[5] => Selector43.IN5
AdcPeriodDividerIn[6] => Selector9.IN63
AdcPeriodDividerIn[6] => Selector42.IN5
AdcPeriodDividerIn[7] => Selector8.IN59
AdcPeriodDividerIn[7] => Selector41.IN5
AdcPeriodDividerIn[8] => Selector7.IN36
AdcPeriodDividerIn[8] => Selector40.IN5
AdcPeriodDividerIn[9] => Selector6.IN36
AdcPeriodDividerIn[9] => Selector39.IN5
AdcPeriodDividerIn[10] => Selector5.IN34
AdcPeriodDividerIn[10] => Selector38.IN5
AdcPeriodDividerIn[11] => Selector4.IN36
AdcPeriodDividerIn[11] => Selector37.IN5
AdcPeriodDividerIn[12] => Selector3.IN35
AdcPeriodDividerIn[12] => Selector36.IN5
AdcPeriodDividerIn[13] => Selector2.IN35
AdcPeriodDividerIn[13] => Selector35.IN5
AdcPeriodDividerIn[14] => Selector1.IN35
AdcPeriodDividerIn[14] => Selector34.IN5
AdcPeriodDividerIn[15] => Selector0.IN46
AdcPeriodDividerIn[15] => Selector33.IN5
AdcPeriodDividerIn[16] => Selector15.IN67
AdcPeriodDividerIn[16] => Selector32.IN5
AdcPeriodDividerIn[17] => Selector14.IN68
AdcPeriodDividerIn[17] => Selector31.IN5
AdcPeriodDividerIn[18] => Selector13.IN60
AdcPeriodDividerIn[18] => Selector30.IN5
AdcPeriodDividerIn[19] => Selector12.IN61
AdcPeriodDividerIn[19] => Selector29.IN5
AdcPeriodDividerIn[20] => Selector11.IN65
AdcPeriodDividerIn[20] => Selector28.IN5
AdcPeriodDividerIn[21] => Selector10.IN62
AdcPeriodDividerIn[21] => Selector27.IN5
AdcPeriodDividerIn[22] => Selector9.IN62
AdcPeriodDividerIn[22] => Selector26.IN5
AdcPeriodDividerIn[23] => Selector8.IN58
AdcPeriodDividerIn[23] => Selector25.IN5
AdcPeriodDividerIn[24] => Selector7.IN35
AdcPeriodDividerIn[24] => Selector24.IN5
AdcPeriodDividerIn[25] => Selector6.IN35
AdcPeriodDividerIn[25] => Selector23.IN5
AdcPeriodDividerIn[26] => Selector5.IN33
AdcPeriodDividerIn[26] => Selector22.IN5
AdcPeriodDividerIn[27] => Selector4.IN35
AdcPeriodDividerIn[27] => Selector21.IN5
AdcPeriodDividerIn[28] => Selector3.IN34
AdcPeriodDividerIn[28] => Selector20.IN5
AdcPeriodDividerIn[29] => Selector2.IN34
AdcPeriodDividerIn[29] => Selector19.IN5
AdcPeriodDividerIn[30] => Selector1.IN34
AdcPeriodDividerIn[30] => Selector18.IN5
AdcPeriodDividerIn[31] => Selector0.IN45
AdcPeriodDividerIn[31] => Selector17.IN5
AdcDutyDividerOut[0] <= AdcDutyDividerOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[1] <= AdcDutyDividerOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[2] <= AdcDutyDividerOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[3] <= AdcDutyDividerOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[4] <= AdcDutyDividerOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[5] <= AdcDutyDividerOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[6] <= AdcDutyDividerOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[7] <= AdcDutyDividerOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[8] <= AdcDutyDividerOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[9] <= AdcDutyDividerOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[10] <= AdcDutyDividerOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[11] <= AdcDutyDividerOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[12] <= AdcDutyDividerOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[13] <= AdcDutyDividerOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[14] <= AdcDutyDividerOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[15] <= AdcDutyDividerOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[16] <= AdcDutyDividerOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[17] <= AdcDutyDividerOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[18] <= AdcDutyDividerOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[19] <= AdcDutyDividerOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[20] <= AdcDutyDividerOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[21] <= AdcDutyDividerOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[22] <= AdcDutyDividerOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[23] <= AdcDutyDividerOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[24] <= AdcDutyDividerOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[25] <= AdcDutyDividerOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[26] <= AdcDutyDividerOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[27] <= AdcDutyDividerOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[28] <= AdcDutyDividerOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[29] <= AdcDutyDividerOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[30] <= AdcDutyDividerOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerOut[31] <= AdcDutyDividerOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcDutyDividerIn[0] => Selector15.IN70
AdcDutyDividerIn[0] => Selector80.IN5
AdcDutyDividerIn[1] => Selector14.IN71
AdcDutyDividerIn[1] => Selector79.IN5
AdcDutyDividerIn[2] => Selector13.IN63
AdcDutyDividerIn[2] => Selector78.IN5
AdcDutyDividerIn[3] => Selector12.IN64
AdcDutyDividerIn[3] => Selector77.IN5
AdcDutyDividerIn[4] => Selector11.IN68
AdcDutyDividerIn[4] => Selector76.IN5
AdcDutyDividerIn[5] => Selector10.IN65
AdcDutyDividerIn[5] => Selector75.IN5
AdcDutyDividerIn[6] => Selector9.IN65
AdcDutyDividerIn[6] => Selector74.IN5
AdcDutyDividerIn[7] => Selector8.IN61
AdcDutyDividerIn[7] => Selector73.IN5
AdcDutyDividerIn[8] => Selector7.IN38
AdcDutyDividerIn[8] => Selector72.IN5
AdcDutyDividerIn[9] => Selector6.IN38
AdcDutyDividerIn[9] => Selector71.IN5
AdcDutyDividerIn[10] => Selector5.IN36
AdcDutyDividerIn[10] => Selector70.IN5
AdcDutyDividerIn[11] => Selector4.IN38
AdcDutyDividerIn[11] => Selector69.IN5
AdcDutyDividerIn[12] => Selector3.IN37
AdcDutyDividerIn[12] => Selector68.IN5
AdcDutyDividerIn[13] => Selector2.IN37
AdcDutyDividerIn[13] => Selector67.IN5
AdcDutyDividerIn[14] => Selector1.IN37
AdcDutyDividerIn[14] => Selector66.IN5
AdcDutyDividerIn[15] => Selector0.IN48
AdcDutyDividerIn[15] => Selector65.IN5
AdcDutyDividerIn[16] => Selector15.IN69
AdcDutyDividerIn[16] => Selector64.IN5
AdcDutyDividerIn[17] => Selector14.IN70
AdcDutyDividerIn[17] => Selector63.IN5
AdcDutyDividerIn[18] => Selector13.IN62
AdcDutyDividerIn[18] => Selector62.IN5
AdcDutyDividerIn[19] => Selector12.IN63
AdcDutyDividerIn[19] => Selector61.IN5
AdcDutyDividerIn[20] => Selector11.IN67
AdcDutyDividerIn[20] => Selector60.IN5
AdcDutyDividerIn[21] => Selector10.IN64
AdcDutyDividerIn[21] => Selector59.IN5
AdcDutyDividerIn[22] => Selector9.IN64
AdcDutyDividerIn[22] => Selector58.IN5
AdcDutyDividerIn[23] => Selector8.IN60
AdcDutyDividerIn[23] => Selector57.IN5
AdcDutyDividerIn[24] => Selector7.IN37
AdcDutyDividerIn[24] => Selector56.IN5
AdcDutyDividerIn[25] => Selector6.IN37
AdcDutyDividerIn[25] => Selector55.IN5
AdcDutyDividerIn[26] => Selector5.IN35
AdcDutyDividerIn[26] => Selector54.IN5
AdcDutyDividerIn[27] => Selector4.IN37
AdcDutyDividerIn[27] => Selector53.IN5
AdcDutyDividerIn[28] => Selector3.IN36
AdcDutyDividerIn[28] => Selector52.IN5
AdcDutyDividerIn[29] => Selector2.IN36
AdcDutyDividerIn[29] => Selector51.IN5
AdcDutyDividerIn[30] => Selector1.IN36
AdcDutyDividerIn[30] => Selector50.IN5
AdcDutyDividerIn[31] => Selector0.IN47
AdcDutyDividerIn[31] => Selector49.IN5
GeneratePps <= GeneratePps_i.DB_MAX_OUTPUT_PORT_TYPE
UsingAtomicClock <= UsingAtomicClock_i.DB_MAX_OUTPUT_PORT_TYPE
SyncPeriodDuty <= SyncPeriodDuty_i.DB_MAX_OUTPUT_PORT_TYPE
PeriodDutySynced => Selector12.IN65
PeriodDutySynced => Selector15.IN71
SyncAdc <= SyncAdc_i.DB_MAX_OUTPUT_PORT_TYPE
SarSyncCompleted => SarSyncCompletedLatched.DATAB
SarSyncCompleted => SarSyncCompletedLatched.OUTPUTSELECT
SarSyncCompleted => Selector14.IN72
DeSyncCompleted => ~NO_FANOUT~
ResetSyncCompleted <= ResetSyncCompleted~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxTriggerAdc <= TxTriggerAdc_i.DB_MAX_OUTPUT_PORT_TYPE
PeriodTriggerQuadrant <= PeriodTriggerQuadrant_i.DB_MAX_OUTPUT_PORT_TYPE
DutyTriggerQuadrant <= DutyTriggerQuadrant_i.DB_MAX_OUTPUT_PORT_TYPE
PeriodTriggerEither <= PeriodTriggerEither_i.DB_MAX_OUTPUT_PORT_TYPE
DutyTriggerEither <= DutyTriggerEither_i.DB_MAX_OUTPUT_PORT_TYPE
PPSTriggerAdc <= PPSTriggerAdc_i.DB_MAX_OUTPUT_PORT_TYPE
AdcPeriod => Selector11.IN69
AdcPeriod => Selector12.IN66
AdcDuty => Selector10.IN66
AdcDuty => Selector11.IN70
DutyOff <= DutyOff_i.DB_MAX_OUTPUT_PORT_TYPE
PPSDetected => DataFromRead.IN1
SetChangedTime => Selector10.IN67
SetChangedTime => Selector13.IN64
PPSCount[0] => Selector15.IN73
PPSCount[1] => Selector14.IN74
PPSCount[2] => Selector13.IN66
PPSCount[3] => Selector12.IN68
PPSCount[4] => Selector11.IN72
PPSCount[5] => Selector10.IN69
PPSCount[6] => Selector9.IN67
PPSCount[7] => Selector8.IN63
PPSCount[8] => Selector7.IN40
PPSCount[9] => Selector6.IN40
PPSCount[10] => Selector5.IN38
PPSCount[11] => Selector4.IN40
PPSCount[12] => Selector3.IN39
PPSCount[13] => Selector2.IN39
PPSCount[14] => Selector1.IN39
PPSCount[15] => Selector0.IN50
PPSCount[16] => Selector15.IN72
PPSCount[17] => Selector14.IN73
PPSCount[18] => Selector13.IN65
PPSCount[19] => Selector12.IN67
PPSCount[20] => Selector11.IN71
PPSCount[21] => Selector10.IN68
PPSCount[22] => Selector9.IN66
PPSCount[23] => Selector8.IN62
PPSCount[24] => Selector7.IN39
PPSCount[25] => Selector6.IN39
PPSCount[26] => Selector5.IN37
PPSCount[27] => Selector4.IN39
PPSCount[28] => Selector3.IN38
PPSCount[29] => Selector2.IN38
PPSCount[30] => Selector1.IN38
PPSCount[31] => Selector0.IN49
PPSCountReset <= PPSCountReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[0] <= SecondsOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[1] <= SecondsOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[2] <= SecondsOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[3] <= SecondsOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[4] <= SecondsOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[5] <= SecondsOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[6] <= SecondsOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[7] <= SecondsOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[8] <= SecondsOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[9] <= SecondsOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[10] <= SecondsOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[11] <= SecondsOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[12] <= SecondsOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[13] <= SecondsOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[14] <= SecondsOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[15] <= SecondsOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[16] <= SecondsOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[17] <= SecondsOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[18] <= SecondsOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[19] <= SecondsOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[20] <= SecondsOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsOut[21] <= SecondsOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SecondsIn[0] => SecondsIn_i.DATAB
SecondsIn[1] => SecondsIn_i.DATAB
SecondsIn[2] => SecondsIn_i.DATAB
SecondsIn[3] => SecondsIn_i.DATAB
SecondsIn[4] => SecondsIn_i.DATAB
SecondsIn[5] => SecondsIn_i.DATAB
SecondsIn[6] => SecondsIn_i.DATAB
SecondsIn[7] => SecondsIn_i.DATAB
SecondsIn[8] => SecondsIn_i.DATAB
SecondsIn[9] => SecondsIn_i.DATAB
SecondsIn[10] => SecondsIn_i.DATAB
SecondsIn[11] => SecondsIn_i.DATAB
SecondsIn[12] => SecondsIn_i.DATAB
SecondsIn[13] => SecondsIn_i.DATAB
SecondsIn[14] => SecondsIn_i.DATAB
SecondsIn[15] => SecondsIn_i.DATAB
SecondsIn[16] => SecondsIn_i.DATAB
SecondsIn[17] => SecondsIn_i.DATAB
SecondsIn[18] => SecondsIn_i.DATAB
SecondsIn[19] => SecondsIn_i.DATAB
SecondsIn[20] => SecondsIn_i.DATAB
SecondsIn[21] => SecondsIn_i.DATAB
SetTime <= SetTime~reg0.DB_MAX_OUTPUT_PORT_TYPE
SetTimeHi <= SetTimeHi~reg0.DB_MAX_OUTPUT_PORT_TYPE
SetTimeLo <= SetTimeLo~reg0.DB_MAX_OUTPUT_PORT_TYPE
LatchRtcHi <= LatchRtcHi~reg0.DB_MAX_OUTPUT_PORT_TYPE
LatchRtcLo <= LatchRtcLo~reg0.DB_MAX_OUTPUT_PORT_TYPE
SarAdcSample[0] => Selector15.IN77
SarAdcSample[1] => Selector14.IN78
SarAdcSample[2] => Selector13.IN70
SarAdcSample[3] => Selector12.IN72
SarAdcSample[4] => Selector11.IN76
SarAdcSample[5] => Selector10.IN73
SarAdcSample[6] => Selector9.IN71
SarAdcSample[7] => Selector8.IN67
SarAdcSample[8] => Selector7.IN44
SarAdcSample[9] => Selector6.IN44
SarAdcSample[10] => Selector5.IN42
SarAdcSample[11] => Selector4.IN44
SarAdcSample[12] => Selector3.IN43
SarAdcSample[13] => Selector2.IN43
SarAdcSample[14] => Selector1.IN43
SarAdcSample[15] => Selector0.IN54
SarAdcSample[16] => Selector15.IN76
SarAdcSample[17] => Selector14.IN77
SarAdcSample[18] => Selector13.IN69
SarAdcSample[19] => Selector12.IN71
SarAdcSample[20] => Selector11.IN75
SarAdcSample[21] => Selector10.IN72
SarAdcSample[22] => Selector9.IN70
SarAdcSample[23] => Selector8.IN66
SarAdcSample[24] => Selector7.IN43
SarAdcSample[25] => Selector6.IN43
SarAdcSample[26] => Selector5.IN41
SarAdcSample[27] => Selector4.IN43
SarAdcSample[28] => Selector3.IN42
SarAdcSample[29] => Selector2.IN42
SarAdcSample[30] => Selector1.IN42
SarAdcSample[31] => Selector0.IN53
SarAdcSample[32] => Selector15.IN75
SarAdcSample[33] => Selector14.IN76
SarAdcSample[34] => Selector13.IN68
SarAdcSample[35] => Selector12.IN70
SarAdcSample[36] => Selector11.IN74
SarAdcSample[37] => Selector10.IN71
SarAdcSample[38] => Selector9.IN69
SarAdcSample[39] => Selector8.IN65
SarAdcSample[40] => Selector7.IN42
SarAdcSample[41] => Selector6.IN42
SarAdcSample[42] => Selector5.IN40
SarAdcSample[43] => Selector4.IN42
SarAdcSample[44] => Selector3.IN41
SarAdcSample[45] => Selector2.IN41
SarAdcSample[46] => Selector1.IN41
SarAdcSample[47] => Selector0.IN52
SarAdcSample[48] => Selector15.IN74
SarAdcSample[49] => Selector14.IN75
SarAdcSample[50] => Selector13.IN67
SarAdcSample[51] => Selector12.IN69
SarAdcSample[52] => Selector11.IN73
SarAdcSample[53] => Selector10.IN70
SarAdcSample[54] => Selector9.IN68
SarAdcSample[55] => Selector8.IN64
SarAdcSample[56] => Selector7.IN41
SarAdcSample[57] => Selector6.IN41
SarAdcSample[58] => Selector5.IN39
SarAdcSample[59] => Selector4.IN41
SarAdcSample[60] => Selector3.IN40
SarAdcSample[61] => Selector2.IN40
SarAdcSample[62] => Selector1.IN40
SarAdcSample[63] => Selector0.IN51
SarAdcSampleCount[0] => Selector15.IN78
SarAdcSampleCount[1] => Selector14.IN79
SarAdcSampleCount[2] => Selector13.IN71
SarAdcSampleCount[3] => Selector12.IN73
SarAdcSampleCount[4] => Selector11.IN77
SarAdcSampleCount[5] => Selector10.IN74
SarAdcSampleCount[6] => Selector9.IN72
SarAdcSampleCount[7] => Selector8.IN68
SarAdcSampleCount[8] => Selector7.IN45
SarAdcSampleCount[9] => Selector6.IN45
SarAdcSampleCount[10] => Selector5.IN43
SarAdcSampleCount[11] => Selector4.IN45
SarReadAdcSample <= SarReadAdcSample~reg0.DB_MAX_OUTPUT_PORT_TYPE
SarAdcSampleReadAck => Selector16.IN14
SarAdcSampleFifoFull => SarAdcSampleFifoFull_i.DATAB
SarAdcSampleFifoFull => SarAdcSampleFifoFull_i.OUTPUTSELECT
SarAdcSampleFifoFull => Selector0.IN55
SarAdcSampleFifoFull => Selector12.IN74
SarAdcSampleFifoFull => AdcStatusRead.OUTPUTSELECT
SarAdcSampleFifoEmpty => Selector14.IN80
SarAdcFifoReset <= SarAdcFifoReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
SarAdcOverrange => SarAdcOverrange_i.DATAB
SarAdcOverrange => SarAdcOverrange_i.OUTPUTSELECT
SarAdcOverrange => AdcStatusRead.OUTPUTSELECT
SarSamplesToAverage[0] <= SarSamplesToAverage_i[0].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[1] <= SarSamplesToAverage_i[1].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[2] <= SarSamplesToAverage_i[2].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[3] <= SarSamplesToAverage_i[3].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[4] <= SarSamplesToAverage_i[4].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[5] <= SarSamplesToAverage_i[5].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[6] <= SarSamplesToAverage_i[6].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[7] <= SarSamplesToAverage_i[7].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[8] <= SarSamplesToAverage_i[8].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[9] <= SarSamplesToAverage_i[9].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[10] <= SarSamplesToAverage_i[10].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[11] <= SarSamplesToAverage_i[11].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[12] <= SarSamplesToAverage_i[12].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[13] <= SarSamplesToAverage_i[13].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[14] <= SarSamplesToAverage_i[14].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesToAverage[15] <= SarSamplesToAverage_i[15].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[0] <= SarSamplesPerSecond_i[0].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[1] <= SarSamplesPerSecond_i[1].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[2] <= SarSamplesPerSecond_i[2].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[3] <= SarSamplesPerSecond_i[3].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[4] <= SarSamplesPerSecond_i[4].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[5] <= SarSamplesPerSecond_i[5].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[6] <= SarSamplesPerSecond_i[6].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[7] <= SarSamplesPerSecond_i[7].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[8] <= SarSamplesPerSecond_i[8].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[9] <= SarSamplesPerSecond_i[9].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[10] <= SarSamplesPerSecond_i[10].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[11] <= SarSamplesPerSecond_i[11].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[12] <= SarSamplesPerSecond_i[12].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[13] <= SarSamplesPerSecond_i[13].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[14] <= SarSamplesPerSecond_i[14].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[15] <= SarSamplesPerSecond_i[15].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[16] <= SarSamplesPerSecond_i[16].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[17] <= SarSamplesPerSecond_i[17].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[18] <= SarSamplesPerSecond_i[18].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[19] <= SarSamplesPerSecond_i[19].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[20] <= SarSamplesPerSecond_i[20].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[21] <= SarSamplesPerSecond_i[21].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[22] <= SarSamplesPerSecond_i[22].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[23] <= SarSamplesPerSecond_i[23].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[24] <= SarSamplesPerSecond_i[24].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[25] <= SarSamplesPerSecond_i[25].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[26] <= SarSamplesPerSecond_i[26].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[27] <= SarSamplesPerSecond_i[27].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[28] <= SarSamplesPerSecond_i[28].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[29] <= SarSamplesPerSecond_i[29].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[30] <= SarSamplesPerSecond_i[30].DB_MAX_OUTPUT_PORT_TYPE
SarSamplesPerSecond[31] <= SarSamplesPerSecond_i[31].DB_MAX_OUTPUT_PORT_TYPE
AdcGain[0] <= AdcGain_i[0].DB_MAX_OUTPUT_PORT_TYPE
AdcGain[1] <= AdcGain_i[1].DB_MAX_OUTPUT_PORT_TYPE
AdcGain[2] <= AdcGain_i[2].DB_MAX_OUTPUT_PORT_TYPE
AdcGain[3] <= AdcGain_i[3].DB_MAX_OUTPUT_PORT_TYPE
AdcGain[4] <= AdcGain_i[4].DB_MAX_OUTPUT_PORT_TYPE
AdcGain[5] <= AdcGain_i[5].DB_MAX_OUTPUT_PORT_TYPE
GpsUart[0] => Selector15.IN79
GpsUart[1] => Selector14.IN81
GpsUart[2] => Selector13.IN72
GpsUart[3] => Selector12.IN75
GpsUart[4] => Selector11.IN78
GpsUart[5] => Selector10.IN75
GpsUart[6] => Selector9.IN73
GpsUart[7] => Selector8.IN69
ReadGpsUart <= ReadGpsUart~reg0.DB_MAX_OUTPUT_PORT_TYPE
GpsUartReadAck => Selector16.IN15
GpsUartFifoFull => Selector0.IN56
GpsUartFifoFull => Selector10.IN76
GpsUartFifoEmpty => Selector11.IN79
GpsUartCount[0] => Selector15.IN80
GpsUartCount[1] => Selector14.IN82
GpsUartCount[2] => Selector13.IN73
GpsUartCount[3] => Selector12.IN76
GpsUartCount[4] => Selector11.IN80
GpsUartCount[5] => Selector10.IN77
GpsUartCount[6] => Selector9.IN74
GpsUartCount[7] => Selector8.IN70
GpsFifoReset <= GpsFifoReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
GpsOutTxdWriteData[0] <= GpsOutTxdWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GpsOutTxdWriteData[1] <= GpsOutTxdWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GpsOutTxdWriteData[2] <= GpsOutTxdWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GpsOutTxdWriteData[3] <= GpsOutTxdWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GpsOutTxdWriteData[4] <= GpsOutTxdWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GpsOutTxdWriteData[5] <= GpsOutTxdWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GpsOutTxdWriteData[6] <= GpsOutTxdWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
GpsOutTxdWriteData[7] <= GpsOutTxdWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteGpsOutTxd <= WriteGpsOutTxd~reg0.DB_MAX_OUTPUT_PORT_TYPE
GpsOutTxdFifoFull => ~NO_FANOUT~
GpsOutTxdFifoEmpty => ~NO_FANOUT~
GpsOutTxdCount[0] => ~NO_FANOUT~
GpsOutTxdCount[1] => ~NO_FANOUT~
GpsOutTxdCount[2] => ~NO_FANOUT~
GpsOutTxdCount[3] => ~NO_FANOUT~
GpsOutTxdCount[4] => ~NO_FANOUT~
GpsOutTxdCount[5] => ~NO_FANOUT~
GpsOutTxdCount[6] => ~NO_FANOUT~
GpsOutTxdCount[7] => ~NO_FANOUT~
UsbUart[0] => Selector15.IN81
UsbUart[1] => Selector14.IN83
UsbUart[2] => Selector13.IN74
UsbUart[3] => Selector12.IN77
UsbUart[4] => Selector11.IN81
UsbUart[5] => Selector10.IN78
UsbUart[6] => Selector9.IN75
UsbUart[7] => Selector8.IN71
ReadUsbUart <= ReadUsbUart~reg0.DB_MAX_OUTPUT_PORT_TYPE
UsbUartReadAck => Selector16.IN16
UsbUartFifoFull => Selector0.IN57
UsbUartFifoFull => Selector8.IN72
UsbUartFifoEmpty => Selector9.IN76
UsbUartCount[0] => Selector15.IN82
UsbUartCount[1] => Selector14.IN84
UsbUartCount[2] => Selector13.IN75
UsbUartCount[3] => Selector12.IN78
UsbUartCount[4] => Selector11.IN82
UsbUartCount[5] => Selector10.IN79
UsbUartCount[6] => Selector9.IN77
UsbUartCount[7] => Selector8.IN73
UsbFifoReset <= UsbFifoReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
UsbSwitch <= UsbSwitch_i.DB_MAX_OUTPUT_PORT_TYPE
Milliseconds[0] => Milliseconds_i.DATAB
Milliseconds[1] => Milliseconds_i.DATAB
Milliseconds[2] => Milliseconds_i.DATAB
Milliseconds[3] => Milliseconds_i.DATAB
Milliseconds[4] => Milliseconds_i.DATAB
Milliseconds[5] => Milliseconds_i.DATAB
Milliseconds[6] => Milliseconds_i.DATAB
Milliseconds[7] => Milliseconds_i.DATAB
Milliseconds[8] => Milliseconds_i.DATAB
Milliseconds[9] => Milliseconds_i.DATAB
SDPower <= SDPower_i.DB_MAX_OUTPUT_PORT_TYPE
RadioPower <= RadioPower_i.DB_MAX_OUTPUT_PORT_TYPE
SpiExtInUse[0] => Selector15.IN83
SpiExtInUse[1] => Selector14.IN85
SpiExtInUse[2] => Selector13.IN76
SpiExtInUse[3] => Selector12.IN79
SpiExtInUse[4] => Selector11.IN83
SpiExtInUse[5] => Selector10.IN80
SpiExtInUse[6] => Selector9.IN78
SpiExtInUse[7] => Selector8.IN74
SpiExtAddr[0] <= SpiExtAddr_i[0].DB_MAX_OUTPUT_PORT_TYPE
SpiExtAddr[1] <= SpiExtAddr_i[1].DB_MAX_OUTPUT_PORT_TYPE
SpiExtAddr[2] <= SpiExtAddr_i[2].DB_MAX_OUTPUT_PORT_TYPE
SpiExtAddr[3] <= SpiExtAddr_i[3].DB_MAX_OUTPUT_PORT_TYPE
SpiExtAddr[4] <= SpiExtAddr_i[4].DB_MAX_OUTPUT_PORT_TYPE
SpiExtAddr[5] <= SpiExtAddr_i[5].DB_MAX_OUTPUT_PORT_TYPE
SpiExtAddr[6] <= SpiExtAddr_i[6].DB_MAX_OUTPUT_PORT_TYPE
SpiExtAddr[7] <= SpiExtAddr_i[7].DB_MAX_OUTPUT_PORT_TYPE
ZigUart[0] => Selector15.IN84
ZigUart[1] => Selector14.IN86
ZigUart[2] => Selector13.IN77
ZigUart[3] => Selector12.IN80
ZigUart[4] => Selector11.IN84
ZigUart[5] => Selector10.IN81
ZigUart[6] => Selector9.IN79
ZigUart[7] => Selector8.IN75
ReadZigUart <= ReadZigUart~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZigUartReadAck => Selector16.IN17
ZigUartFifoFull => Selector0.IN58
ZigUartFifoEmpty => Selector11.IN85
ZigUartCount[0] => Selector15.IN85
ZigUartCount[1] => Selector14.IN87
ZigUartCount[2] => Selector13.IN78
ZigUartCount[3] => Selector12.IN81
ZigUartCount[4] => Selector11.IN86
ZigUartCount[5] => Selector10.IN82
ZigUartCount[6] => Selector9.IN80
ZigUartCount[7] => Selector8.IN76
ZigFifoReset <= ZigFifoReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
UartMux[0] <= UartMux_i[0].DB_MAX_OUTPUT_PORT_TYPE
UartMux[1] <= UartMux_i[1].DB_MAX_OUTPUT_PORT_TYPE
UartMux[2] <= UartMux_i[2].DB_MAX_OUTPUT_PORT_TYPE
UartMux[3] <= UartMux_i[3].DB_MAX_OUTPUT_PORT_TYPE
UartMux[4] <= UartMux_i[4].DB_MAX_OUTPUT_PORT_TYPE
UartMux[5] <= UartMux_i[5].DB_MAX_OUTPUT_PORT_TYPE
UartMux[6] <= UartMux_i[6].DB_MAX_OUTPUT_PORT_TYPE
UartMux[7] <= UartMux_i[7].DB_MAX_OUTPUT_PORT_TYPE
SpiTxUartReadData[0] => Selector15.IN86
SpiTxUartReadData[1] => Selector14.IN88
SpiTxUartReadData[2] => Selector13.IN79
SpiTxUartReadData[3] => Selector12.IN82
SpiTxUartReadData[4] => Selector11.IN87
SpiTxUartReadData[5] => Selector10.IN83
SpiTxUartReadData[6] => Selector9.IN81
SpiTxUartReadData[7] => Selector8.IN77
SpiTxUartWriteData[0] <= SpiTxUartWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiTxUartWriteData[1] <= SpiTxUartWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiTxUartWriteData[2] <= SpiTxUartWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiTxUartWriteData[3] <= SpiTxUartWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiTxUartWriteData[4] <= SpiTxUartWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiTxUartWriteData[5] <= SpiTxUartWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiTxUartWriteData[6] <= SpiTxUartWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiTxUartWriteData[7] <= SpiTxUartWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadSpiTxUart <= ReadSpiTxUart~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiTxUartReadAck => Selector16.IN18
WriteSpiTxUart <= WriteSpiTxUart~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiTxUartFifoFull => Selector0.IN59
SpiTxUartFifoFull => Selector12.IN83
SpiTxUartFifoEmpty => Selector13.IN80
SpiTxUartCount[0] => Selector15.IN87
SpiTxUartCount[1] => Selector14.IN89
SpiTxUartCount[2] => Selector13.IN81
SpiTxUartCount[3] => Selector12.IN84
SpiTxUartCount[4] => Selector11.IN88
SpiTxUartCount[5] => Selector10.IN84
SpiTxUartCount[6] => Selector9.IN82
SpiTxUartCount[7] => Selector8.IN78
SpiTxFifoReset <= SpiTxFifoReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiRxUartReadData[0] => Selector15.IN88
SpiRxUartReadData[1] => Selector14.IN90
SpiRxUartReadData[2] => Selector13.IN82
SpiRxUartReadData[3] => Selector12.IN85
SpiRxUartReadData[4] => Selector11.IN89
SpiRxUartReadData[5] => Selector10.IN85
SpiRxUartReadData[6] => Selector9.IN83
SpiRxUartReadData[7] => Selector8.IN79
SpiRxUartWriteData[0] <= SpiRxUartWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiRxUartWriteData[1] <= SpiRxUartWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiRxUartWriteData[2] <= SpiRxUartWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiRxUartWriteData[3] <= SpiRxUartWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiRxUartWriteData[4] <= SpiRxUartWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiRxUartWriteData[5] <= SpiRxUartWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiRxUartWriteData[6] <= SpiRxUartWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiRxUartWriteData[7] <= SpiRxUartWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ReadSpiRxUart <= ReadSpiRxUart~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiRxUartReadAck => Selector16.IN19
WriteSpiRxUart <= WriteSpiRxUart~reg0.DB_MAX_OUTPUT_PORT_TYPE
SpiRxUartFifoFull => Selector0.IN60
SpiRxUartFifoFull => Selector14.IN91
SpiRxUartFifoEmpty => Selector15.IN89
SpiRxUartCount[0] => Selector15.IN90
SpiRxUartCount[1] => Selector14.IN92
SpiRxUartCount[2] => Selector13.IN83
SpiRxUartCount[3] => Selector12.IN86
SpiRxUartCount[4] => Selector11.IN90
SpiRxUartCount[5] => Selector10.IN86
SpiRxUartCount[6] => Selector9.IN84
SpiRxUartCount[7] => Selector8.IN80
SpiRxFifoReset <= SpiRxFifoReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusAddrOut[0] <= ZBusAddr_i[0].DB_MAX_OUTPUT_PORT_TYPE
ZBusAddrOut[1] <= ZBusAddr_i[1].DB_MAX_OUTPUT_PORT_TYPE
ZBusAddrOut[2] <= ZBusAddr_i[2].DB_MAX_OUTPUT_PORT_TYPE
ZBusAddrOut[3] <= ZBusAddr_i[3].DB_MAX_OUTPUT_PORT_TYPE
ZBusAddrOut[4] <= ZBusAddr_i[4].DB_MAX_OUTPUT_PORT_TYPE
ZBusAddrOut[5] <= ZBusAddr_i[5].DB_MAX_OUTPUT_PORT_TYPE
ZBusAddrOut[6] <= ZBusAddr_i[6].DB_MAX_OUTPUT_PORT_TYPE
ZBusAddrOut[7] <= ZBusAddr_i[7].DB_MAX_OUTPUT_PORT_TYPE
SetZBusAddr <= SetZBusAddr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusAddrIn[0] => Selector15.IN91
ZBusAddrIn[1] => Selector14.IN93
ZBusAddrIn[2] => Selector13.IN84
ZBusAddrIn[3] => Selector12.IN87
ZBusAddrIn[4] => Selector11.IN91
ZBusAddrIn[5] => Selector10.IN87
ZBusAddrIn[6] => Selector9.IN85
ZBusAddrIn[7] => Selector8.IN81
ZBusWriteData[0] <= ZBusWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusWriteData[1] <= ZBusWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusWriteData[2] <= ZBusWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusWriteData[3] <= ZBusWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusWriteData[4] <= ZBusWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusWriteData[5] <= ZBusWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusWriteData[6] <= ZBusWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusWriteData[7] <= ZBusWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteZBus <= WriteZBus~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusReadbackData[0] => Selector15.IN92
ZBusReadbackData[1] => Selector14.IN94
ZBusReadbackData[2] => Selector13.IN85
ZBusReadbackData[3] => Selector12.IN88
ZBusReadbackData[4] => Selector11.IN92
ZBusReadbackData[5] => Selector10.IN88
ZBusReadbackData[6] => Selector9.IN86
ZBusReadbackData[7] => Selector8.IN82
ZigOutTxdWriteData[0] <= ZigOutTxdWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZigOutTxdWriteData[1] <= ZigOutTxdWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZigOutTxdWriteData[2] <= ZigOutTxdWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZigOutTxdWriteData[3] <= ZigOutTxdWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZigOutTxdWriteData[4] <= ZigOutTxdWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZigOutTxdWriteData[5] <= ZigOutTxdWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZigOutTxdWriteData[6] <= ZigOutTxdWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZigOutTxdWriteData[7] <= ZigOutTxdWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteZigOutTxd <= WriteZigOutTxd~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZigOutTxdFifoFull => Selector0.IN61
ZigOutTxdFifoEmpty => Selector10.IN89
ZigOutTxdCount[0] => Selector15.IN93
ZigOutTxdCount[1] => Selector14.IN95
ZigOutTxdCount[2] => Selector13.IN86
ZigOutTxdCount[3] => Selector12.IN89
ZigOutTxdCount[4] => Selector11.IN93
ZigOutTxdCount[5] => Selector10.IN90
ZigOutTxdCount[6] => Selector9.IN87
ZigOutTxdCount[7] => Selector8.IN83
AClkUart[0] => Selector15.IN94
AClkUart[1] => Selector14.IN96
AClkUart[2] => Selector13.IN87
AClkUart[3] => Selector12.IN90
AClkUart[4] => Selector11.IN94
AClkUart[5] => Selector10.IN91
AClkUart[6] => Selector9.IN88
AClkUart[7] => Selector8.IN84
ReadAClkUart <= ReadAClkUart~reg0.DB_MAX_OUTPUT_PORT_TYPE
AClkUartReadAck => Selector16.IN20
AClkUartFifoFull => Selector0.IN62
AClkUartFifoEmpty => Selector9.IN89
AClkUartCount[0] => Selector15.IN95
AClkUartCount[1] => Selector14.IN97
AClkUartCount[2] => Selector13.IN88
AClkUartCount[3] => Selector12.IN91
AClkUartCount[4] => Selector11.IN95
AClkUartCount[5] => Selector10.IN92
AClkUartCount[6] => Selector9.IN90
AClkUartCount[7] => Selector8.IN85
AClkFifoReset <= AClkFifoReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
AClkOutTxdWriteData[0] <= AClkOutTxdWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AClkOutTxdWriteData[1] <= AClkOutTxdWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AClkOutTxdWriteData[2] <= AClkOutTxdWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AClkOutTxdWriteData[3] <= AClkOutTxdWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AClkOutTxdWriteData[4] <= AClkOutTxdWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AClkOutTxdWriteData[5] <= AClkOutTxdWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AClkOutTxdWriteData[6] <= AClkOutTxdWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AClkOutTxdWriteData[7] <= AClkOutTxdWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteAClkOutTxd <= WriteAClkOutTxd~reg0.DB_MAX_OUTPUT_PORT_TYPE
AClkOutTxdFifoFull => Selector0.IN63
AClkOutTxdFifoEmpty => Selector8.IN86
AClkOutTxdCount[0] => Selector15.IN96
AClkOutTxdCount[1] => Selector14.IN98
AClkOutTxdCount[2] => Selector13.IN89
AClkOutTxdCount[3] => Selector12.IN92
AClkOutTxdCount[4] => Selector11.IN96
AClkOutTxdCount[5] => Selector10.IN93
AClkOutTxdCount[6] => Selector9.IN91
AClkOutTxdCount[7] => Selector8.IN87
XMTUart[0] => Selector15.IN97
XMTUart[1] => Selector14.IN99
XMTUart[2] => Selector13.IN90
XMTUart[3] => Selector12.IN93
XMTUart[4] => Selector11.IN97
XMTUart[5] => Selector10.IN94
XMTUart[6] => Selector9.IN92
XMTUart[7] => Selector8.IN88
ReadXMTUart <= ReadXMTUart~reg0.DB_MAX_OUTPUT_PORT_TYPE
XMTUartReadAck => Selector16.IN21
XMTUartFifoFull => Selector0.IN64
XMTUartFifoEmpty => ~NO_FANOUT~
XMTUartCount[0] => Selector15.IN98
XMTUartCount[1] => Selector14.IN100
XMTUartCount[2] => Selector13.IN91
XMTUartCount[3] => Selector12.IN94
XMTUartCount[4] => Selector11.IN98
XMTUartCount[5] => Selector10.IN95
XMTUartCount[6] => Selector9.IN93
XMTUartCount[7] => Selector8.IN89
XMTFifoReset <= XMTFifoReset~reg0.DB_MAX_OUTPUT_PORT_TYPE
XMTOutTxdWriteData[0] <= XMTOutTxdWriteData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
XMTOutTxdWriteData[1] <= XMTOutTxdWriteData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
XMTOutTxdWriteData[2] <= XMTOutTxdWriteData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
XMTOutTxdWriteData[3] <= XMTOutTxdWriteData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
XMTOutTxdWriteData[4] <= XMTOutTxdWriteData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
XMTOutTxdWriteData[5] <= XMTOutTxdWriteData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
XMTOutTxdWriteData[6] <= XMTOutTxdWriteData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
XMTOutTxdWriteData[7] <= XMTOutTxdWriteData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteXMTOutTxd <= WriteXMTOutTxd~reg0.DB_MAX_OUTPUT_PORT_TYPE
XMTOutTxdFifoFull => Selector0.IN65
XMTOutTxdFifoEmpty => ~NO_FANOUT~
XMTOutTxdCount[0] => Selector15.IN99
XMTOutTxdCount[1] => Selector14.IN101
XMTOutTxdCount[2] => Selector13.IN92
XMTOutTxdCount[3] => Selector12.IN95
XMTOutTxdCount[4] => Selector11.IN99
XMTOutTxdCount[5] => Selector10.IN96
XMTOutTxdCount[6] => Selector9.IN94
XMTOutTxdCount[7] => Selector8.IN90
PPSRtcPhaseCmp[0] => Selector15.IN101
PPSRtcPhaseCmp[1] => Selector14.IN103
PPSRtcPhaseCmp[2] => Selector13.IN94
PPSRtcPhaseCmp[3] => Selector12.IN97
PPSRtcPhaseCmp[4] => Selector11.IN101
PPSRtcPhaseCmp[5] => Selector10.IN98
PPSRtcPhaseCmp[6] => Selector9.IN96
PPSRtcPhaseCmp[7] => Selector8.IN92
PPSRtcPhaseCmp[8] => Selector7.IN47
PPSRtcPhaseCmp[9] => Selector6.IN47
PPSRtcPhaseCmp[10] => Selector5.IN45
PPSRtcPhaseCmp[11] => Selector4.IN47
PPSRtcPhaseCmp[12] => Selector3.IN45
PPSRtcPhaseCmp[13] => Selector2.IN45
PPSRtcPhaseCmp[14] => Selector1.IN45
PPSRtcPhaseCmp[15] => Selector0.IN67
PPSRtcPhaseCmp[16] => Selector15.IN100
PPSRtcPhaseCmp[17] => Selector14.IN102
PPSRtcPhaseCmp[18] => Selector13.IN93
PPSRtcPhaseCmp[19] => Selector12.IN96
PPSRtcPhaseCmp[20] => Selector11.IN100
PPSRtcPhaseCmp[21] => Selector10.IN97
PPSRtcPhaseCmp[22] => Selector9.IN95
PPSRtcPhaseCmp[23] => Selector8.IN91
PPSRtcPhaseCmp[24] => Selector7.IN46
PPSRtcPhaseCmp[25] => Selector6.IN46
PPSRtcPhaseCmp[26] => Selector5.IN44
PPSRtcPhaseCmp[27] => Selector4.IN46
PPSRtcPhaseCmp[28] => Selector3.IN44
PPSRtcPhaseCmp[29] => Selector2.IN44
PPSRtcPhaseCmp[30] => Selector1.IN44
PPSRtcPhaseCmp[31] => Selector0.IN66
SarPPSAdcPhaseCmp[0] => Selector15.IN103
SarPPSAdcPhaseCmp[1] => Selector14.IN105
SarPPSAdcPhaseCmp[2] => Selector13.IN96
SarPPSAdcPhaseCmp[3] => Selector12.IN99
SarPPSAdcPhaseCmp[4] => Selector11.IN103
SarPPSAdcPhaseCmp[5] => Selector10.IN100
SarPPSAdcPhaseCmp[6] => Selector9.IN98
SarPPSAdcPhaseCmp[7] => Selector8.IN94
SarPPSAdcPhaseCmp[8] => Selector7.IN49
SarPPSAdcPhaseCmp[9] => Selector6.IN49
SarPPSAdcPhaseCmp[10] => Selector5.IN47
SarPPSAdcPhaseCmp[11] => Selector4.IN49
SarPPSAdcPhaseCmp[12] => Selector3.IN47
SarPPSAdcPhaseCmp[13] => Selector2.IN47
SarPPSAdcPhaseCmp[14] => Selector1.IN47
SarPPSAdcPhaseCmp[15] => Selector0.IN69
SarPPSAdcPhaseCmp[16] => Selector15.IN102
SarPPSAdcPhaseCmp[17] => Selector14.IN104
SarPPSAdcPhaseCmp[18] => Selector13.IN95
SarPPSAdcPhaseCmp[19] => Selector12.IN98
SarPPSAdcPhaseCmp[20] => Selector11.IN102
SarPPSAdcPhaseCmp[21] => Selector10.IN99
SarPPSAdcPhaseCmp[22] => Selector9.IN97
SarPPSAdcPhaseCmp[23] => Selector8.IN93
SarPPSAdcPhaseCmp[24] => Selector7.IN48
SarPPSAdcPhaseCmp[25] => Selector6.IN48
SarPPSAdcPhaseCmp[26] => Selector5.IN46
SarPPSAdcPhaseCmp[27] => Selector4.IN48
SarPPSAdcPhaseCmp[28] => Selector3.IN46
SarPPSAdcPhaseCmp[29] => Selector2.IN46
SarPPSAdcPhaseCmp[30] => Selector1.IN46
SarPPSAdcPhaseCmp[31] => Selector0.IN68
PPSPeriodDutyPhaseCmp[0] => Selector15.IN105
PPSPeriodDutyPhaseCmp[1] => Selector14.IN107
PPSPeriodDutyPhaseCmp[2] => Selector13.IN98
PPSPeriodDutyPhaseCmp[3] => Selector12.IN101
PPSPeriodDutyPhaseCmp[4] => Selector11.IN105
PPSPeriodDutyPhaseCmp[5] => Selector10.IN102
PPSPeriodDutyPhaseCmp[6] => Selector9.IN100
PPSPeriodDutyPhaseCmp[7] => Selector8.IN96
PPSPeriodDutyPhaseCmp[8] => Selector7.IN51
PPSPeriodDutyPhaseCmp[9] => Selector6.IN51
PPSPeriodDutyPhaseCmp[10] => Selector5.IN49
PPSPeriodDutyPhaseCmp[11] => Selector4.IN51
PPSPeriodDutyPhaseCmp[12] => Selector3.IN49
PPSPeriodDutyPhaseCmp[13] => Selector2.IN49
PPSPeriodDutyPhaseCmp[14] => Selector1.IN49
PPSPeriodDutyPhaseCmp[15] => Selector0.IN71
PPSPeriodDutyPhaseCmp[16] => Selector15.IN104
PPSPeriodDutyPhaseCmp[17] => Selector14.IN106
PPSPeriodDutyPhaseCmp[18] => Selector13.IN97
PPSPeriodDutyPhaseCmp[19] => Selector12.IN100
PPSPeriodDutyPhaseCmp[20] => Selector11.IN104
PPSPeriodDutyPhaseCmp[21] => Selector10.IN101
PPSPeriodDutyPhaseCmp[22] => Selector9.IN99
PPSPeriodDutyPhaseCmp[23] => Selector8.IN95
PPSPeriodDutyPhaseCmp[24] => Selector7.IN50
PPSPeriodDutyPhaseCmp[25] => Selector6.IN50
PPSPeriodDutyPhaseCmp[26] => Selector5.IN48
PPSPeriodDutyPhaseCmp[27] => Selector4.IN50
PPSPeriodDutyPhaseCmp[28] => Selector3.IN48
PPSPeriodDutyPhaseCmp[29] => Selector2.IN48
PPSPeriodDutyPhaseCmp[30] => Selector1.IN48
PPSPeriodDutyPhaseCmp[31] => Selector0.IN70
ForcePnD <= ForcePnD_i.DB_MAX_OUTPUT_PORT_TYPE
ForcedPeriod <= ForcedPeriod_i.DB_MAX_OUTPUT_PORT_TYPE
ForcedDuty <= ForcedDuty_i.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[0] <= ClkDacWrite[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[1] <= ClkDacWrite[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[2] <= ClkDacWrite[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[3] <= ClkDacWrite[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[4] <= ClkDacWrite[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[5] <= ClkDacWrite[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[6] <= ClkDacWrite[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[7] <= ClkDacWrite[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[8] <= ClkDacWrite[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[9] <= ClkDacWrite[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[10] <= ClkDacWrite[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[11] <= ClkDacWrite[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[12] <= ClkDacWrite[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[13] <= ClkDacWrite[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[14] <= ClkDacWrite[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacWrite[15] <= ClkDacWrite[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WriteClkDac <= WriteClkDac~reg0.DB_MAX_OUTPUT_PORT_TYPE
ClkDacReadback[0] => Selector15.IN106
ClkDacReadback[1] => Selector14.IN108
ClkDacReadback[2] => Selector13.IN99
ClkDacReadback[3] => Selector12.IN102
ClkDacReadback[4] => Selector11.IN106
ClkDacReadback[5] => Selector10.IN103
ClkDacReadback[6] => Selector9.IN101
ClkDacReadback[7] => Selector8.IN97
ClkDacReadback[8] => Selector7.IN52
ClkDacReadback[9] => Selector6.IN52
ClkDacReadback[10] => Selector5.IN50
ClkDacReadback[11] => Selector4.IN52
ClkDacReadback[12] => Selector3.IN50
ClkDacReadback[13] => Selector2.IN50
ClkDacReadback[14] => Selector1.IN50
ClkDacReadback[15] => Selector0.IN72
LastSPIExtAddr[0] => Selector15.IN107
LastSPIExtAddr[1] => Selector14.IN109
LastSPIExtAddr[2] => Selector13.IN100
LastSPIExtAddr[3] => Selector12.IN103
LastSPIExtAddr[4] => Selector11.IN107
LastSPIExtAddr[5] => Selector10.IN104
LastSPIExtAddr[6] => Selector9.IN102
SyncSummary[0] <= SyncSummary_i[0].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[1] <= SyncSummary_i[1].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[2] <= SyncSummary_i[2].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[3] <= SyncSummary_i[3].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[4] <= SyncSummary_i[4].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[5] <= SyncSummary_i[5].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[6] <= SyncSummary_i[6].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[7] <= SyncSummary_i[7].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[8] <= SyncSummary_i[8].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[9] <= SyncSummary_i[9].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[10] <= SyncSummary_i[10].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[11] <= SyncSummary_i[11].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[12] <= SyncSummary_i[12].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[13] <= SyncSummary_i[13].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[14] <= SyncSummary_i[14].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[15] <= SyncSummary_i[15].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[16] <= SyncSummary_i[16].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[17] <= SyncSummary_i[17].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[18] <= SyncSummary_i[18].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[19] <= SyncSummary_i[19].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[20] <= SyncSummary_i[20].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[21] <= SyncSummary_i[21].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[22] <= SyncSummary_i[22].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[23] <= SyncSummary_i[23].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[24] <= SyncSummary_i[24].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[25] <= SyncSummary_i[25].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[26] <= SyncSummary_i[26].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[27] <= SyncSummary_i[27].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[28] <= SyncSummary_i[28].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[29] <= SyncSummary_i[29].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[30] <= SyncSummary_i[30].DB_MAX_OUTPUT_PORT_TYPE
SyncSummary[31] <= SyncSummary_i[31].DB_MAX_OUTPUT_PORT_TYPE
ChopperEnable <= ChopperEnable_i.DB_MAX_OUTPUT_PORT_TYPE
DnaRegister[0] => Selector15.IN109
DnaRegister[1] => Selector14.IN111
DnaRegister[2] => Selector13.IN102
DnaRegister[3] => Selector12.IN105
DnaRegister[4] => Selector11.IN109
DnaRegister[5] => Selector10.IN106
DnaRegister[6] => Selector9.IN104
DnaRegister[7] => Selector8.IN99
DnaRegister[8] => Selector7.IN54
DnaRegister[9] => Selector6.IN54
DnaRegister[10] => Selector5.IN52
DnaRegister[11] => Selector4.IN54
DnaRegister[12] => Selector3.IN52
DnaRegister[13] => Selector2.IN52
DnaRegister[14] => Selector1.IN52
DnaRegister[15] => Selector0.IN74
DnaRegister[16] => Selector15.IN108
DnaRegister[17] => Selector14.IN110
DnaRegister[18] => Selector13.IN101
DnaRegister[19] => Selector12.IN104
DnaRegister[20] => Selector11.IN108
DnaRegister[21] => Selector10.IN105
DnaRegister[22] => Selector9.IN103
DnaRegister[23] => Selector8.IN98
DnaRegister[24] => Selector7.IN53
DnaRegister[25] => Selector6.IN53
DnaRegister[26] => Selector5.IN51
DnaRegister[27] => Selector4.IN53
DnaRegister[28] => Selector3.IN51
DnaRegister[29] => Selector2.IN51
DnaRegister[30] => Selector1.IN51
DnaRegister[31] => Selector0.IN73
BuildNum[0] => Selector15.IN110
BuildNum[1] => Selector14.IN112
BuildNum[2] => Selector13.IN103
BuildNum[3] => Selector12.IN106
BuildNum[4] => Selector11.IN110
BuildNum[5] => Selector10.IN107
BuildNum[6] => Selector9.IN105
BuildNum[7] => Selector8.IN100
BuildNum[8] => Selector7.IN55
BuildNum[9] => Selector6.IN55
BuildNum[10] => Selector5.IN53
BuildNum[11] => Selector4.IN55
BuildNum[12] => Selector3.IN53
BuildNum[13] => Selector2.IN53
BuildNum[14] => Selector1.IN53
BuildNum[15] => Selector0.IN75


|MountainOperatorPorts|IBufP2Ports:IBufnCsExt
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:IBufSckExt
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:IBufMosiExt
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt
ByteComplete <= SpiBusPorts:SpiBus.ByteComplete
AddrLatched <= AddrLatched~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk => SpiBusPorts:SpiBus.clk
clk => nCs_spiBus_fromSM.CLK
clk => DataToMiso[0].CLK
clk => DataToMiso[1].CLK
clk => DataToMiso[2].CLK
clk => DataToMiso[3].CLK
clk => DataToMiso[4].CLK
clk => DataToMiso[5].CLK
clk => DataToMiso[6].CLK
clk => DataToMiso[7].CLK
clk => Address_i[0].CLK
clk => Address_i[1].CLK
clk => Address_i[2].CLK
clk => Address_i[3].CLK
clk => Address_i[4].CLK
clk => Address_i[5].CLK
clk => Address_i[6].CLK
clk => WatchState[0]~reg0.CLK
clk => WatchState[1]~reg0.CLK
clk => WatchState[2]~reg0.CLK
clk => WatchState[3]~reg0.CLK
clk => WatchState[4]~reg0.CLK
clk => WatchState[5]~reg0.CLK
clk => WatchState[6]~reg0.CLK
clk => WatchState[7]~reg0.CLK
clk => ChangedAddr.CLK
clk => AddrLatched~reg0.CLK
clk => DataReadReq~reg0.CLK
clk => DataWriteReq~reg0.CLK
clk => DataToWrite[0]~reg0.CLK
clk => DataToWrite[1]~reg0.CLK
clk => DataToWrite[2]~reg0.CLK
clk => DataToWrite[3]~reg0.CLK
clk => DataToWrite[4]~reg0.CLK
clk => DataToWrite[5]~reg0.CLK
clk => DataToWrite[6]~reg0.CLK
clk => DataToWrite[7]~reg0.CLK
clk => nCsAck~reg0.CLK
clk => NextState~1.DATAIN
clk => CurrentState~1.DATAIN
nCS => nCs_spiBus.IN1
nCS => WatchState[0]~reg0.ACLR
nCS => WatchState[1]~reg0.ACLR
nCS => WatchState[2]~reg0.ACLR
nCS => WatchState[3]~reg0.ACLR
nCS => WatchState[4]~reg0.ACLR
nCS => WatchState[5]~reg0.ACLR
nCS => WatchState[6]~reg0.ACLR
nCS => WatchState[7]~reg0.ACLR
nCS => ChangedAddr.ACLR
nCS => AddrLatched~reg0.ACLR
nCS => DataReadReq~reg0.ACLR
nCS => DataWriteReq~reg0.ACLR
nCS => DataToWrite[0]~reg0.ACLR
nCS => DataToWrite[1]~reg0.ACLR
nCS => DataToWrite[2]~reg0.ACLR
nCS => DataToWrite[3]~reg0.ACLR
nCS => DataToWrite[4]~reg0.ACLR
nCS => DataToWrite[5]~reg0.ACLR
nCS => DataToWrite[6]~reg0.ACLR
nCS => DataToWrite[7]~reg0.ACLR
nCS => nCsAck~reg0.ACLR
nCS => NextState~3.DATAIN
nCS => CurrentState~3.DATAIN
nCS => nCs_spiBus_fromSM.ENA
nCS => Address_i[6].ENA
nCS => Address_i[5].ENA
nCS => Address_i[4].ENA
nCS => Address_i[3].ENA
nCS => Address_i[2].ENA
nCS => Address_i[1].ENA
nCS => Address_i[0].ENA
nCS => DataToMiso[7].ENA
nCS => DataToMiso[6].ENA
nCS => DataToMiso[5].ENA
nCS => DataToMiso[4].ENA
nCS => DataToMiso[3].ENA
nCS => DataToMiso[2].ENA
nCS => DataToMiso[1].ENA
nCS => DataToMiso[0].ENA
Mosi => SpiBusPorts:SpiBus.Mosi
Sck => SpiBusPorts:SpiBus.Sck
Miso <= SpiBusPorts:SpiBus.Miso
nCsAck <= nCsAck~reg0.DB_MAX_OUTPUT_PORT_TYPE
WatchState[0] <= WatchState[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WatchState[1] <= WatchState[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WatchState[2] <= WatchState[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WatchState[3] <= WatchState[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WatchState[4] <= WatchState[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WatchState[5] <= WatchState[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WatchState[6] <= WatchState[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
WatchState[7] <= WatchState[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Address[0] <= Address_i[0].DB_MAX_OUTPUT_PORT_TYPE
Address[1] <= Address_i[1].DB_MAX_OUTPUT_PORT_TYPE
Address[2] <= Address_i[2].DB_MAX_OUTPUT_PORT_TYPE
Address[3] <= Address_i[3].DB_MAX_OUTPUT_PORT_TYPE
Address[4] <= Address_i[4].DB_MAX_OUTPUT_PORT_TYPE
Address[5] <= Address_i[5].DB_MAX_OUTPUT_PORT_TYPE
Address[6] <= Address_i[6].DB_MAX_OUTPUT_PORT_TYPE
DataToWrite[0] <= DataToWrite[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataToWrite[1] <= DataToWrite[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataToWrite[2] <= DataToWrite[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataToWrite[3] <= DataToWrite[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataToWrite[4] <= DataToWrite[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataToWrite[5] <= DataToWrite[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataToWrite[6] <= DataToWrite[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataToWrite[7] <= DataToWrite[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataWriteReq <= DataWriteReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataWriteAck => Selector6.IN3
DataWriteAck => DataWriteReq.OUTPUTSELECT
DataWriteAck => Address_i.OUTPUTSELECT
DataWriteAck => Address_i.OUTPUTSELECT
DataWriteAck => Address_i.OUTPUTSELECT
DataWriteAck => Address_i.OUTPUTSELECT
DataWriteAck => Address_i.OUTPUTSELECT
DataWriteAck => Address_i.OUTPUTSELECT
DataWriteAck => Address_i.OUTPUTSELECT
DataWriteAck => ChangedAddr.OUTPUTSELECT
DataWriteAck => Selector5.IN1
DataFromRead[0] => DataToMiso.DATAA
DataFromRead[1] => DataToMiso.DATAA
DataFromRead[2] => DataToMiso.DATAA
DataFromRead[3] => DataToMiso.DATAA
DataFromRead[4] => DataToMiso.DATAA
DataFromRead[5] => DataToMiso.DATAA
DataFromRead[6] => DataToMiso.DATAA
DataFromRead[7] => DataToMiso.DATAA
DataReadReq <= DataReadReq~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataReadAck => Selector3.IN3
DataReadAck => DataReadReq.OUTPUTSELECT
DataReadAck => DataToMiso.OUTPUTSELECT
DataReadAck => DataToMiso.OUTPUTSELECT
DataReadAck => DataToMiso.OUTPUTSELECT
DataReadAck => DataToMiso.OUTPUTSELECT
DataReadAck => DataToMiso.OUTPUTSELECT
DataReadAck => DataToMiso.OUTPUTSELECT
DataReadAck => DataToMiso.OUTPUTSELECT
DataReadAck => DataToMiso.OUTPUTSELECT
DataReadAck => nCs_spiBus_fromSM.OUTPUTSELECT
DataReadAck => Selector1.IN1


|MountainOperatorPorts|SpiRegistersPorts:SpiRegistersExt|SpiBusPorts:SpiBus
clk => DataFromMosi_i_i[0].CLK
clk => DataFromMosi_i_i[1].CLK
clk => DataFromMosi_i_i[2].CLK
clk => DataFromMosi_i_i[3].CLK
clk => DataFromMosi_i_i[4].CLK
clk => DataFromMosi_i_i[5].CLK
clk => DataFromMosi_i_i[6].CLK
clk => DataFromMosi_i_i[7].CLK
clk => ByteComplete_i.CLK
clk => LastSck.CLK
clk => Miso~reg0.CLK
clk => BitPosAdvanced.CLK
clk => DataFromMosi_i[0].CLK
clk => DataFromMosi_i[1].CLK
clk => DataFromMosi_i[2].CLK
clk => DataFromMosi_i[3].CLK
clk => DataFromMosi_i[4].CLK
clk => DataFromMosi_i[5].CLK
clk => DataFromMosi_i[6].CLK
clk => DataFromMosi_i[7].CLK
clk => SpiBitPos[0].CLK
clk => SpiBitPos[1].CLK
clk => SpiBitPos[2].CLK
nCS => ByteComplete_i.ACLR
nCS => LastSck.PRESET
nCS => Miso~reg0.ALOAD
nCS => BitPosAdvanced.PRESET
nCS => DataFromMosi_i[0].ACLR
nCS => DataFromMosi_i[1].ACLR
nCS => DataFromMosi_i[2].ACLR
nCS => DataFromMosi_i[3].ACLR
nCS => DataFromMosi_i[4].ACLR
nCS => DataFromMosi_i[5].ACLR
nCS => DataFromMosi_i[6].ACLR
nCS => DataFromMosi_i[7].ACLR
nCS => SpiBitPos[0].PRESET
nCS => SpiBitPos[1].PRESET
nCS => SpiBitPos[2].PRESET
nCS => DataFromMosi_i_i[0].ENA
nCS => DataFromMosi_i_i[7].ENA
nCS => DataFromMosi_i_i[6].ENA
nCS => DataFromMosi_i_i[5].ENA
nCS => DataFromMosi_i_i[4].ENA
nCS => DataFromMosi_i_i[3].ENA
nCS => DataFromMosi_i_i[2].ENA
nCS => DataFromMosi_i_i[1].ENA
Mosi => DataFromMosi_i.DATAB
Mosi => DataFromMosi_i.DATAB
Mosi => DataFromMosi_i.DATAB
Mosi => DataFromMosi_i.DATAB
Mosi => DataFromMosi_i.DATAB
Mosi => DataFromMosi_i.DATAB
Mosi => DataFromMosi_i.DATAB
Mosi => DataFromMosi_i.DATAB
Sck => DataFromMosi_i_i.OUTPUTSELECT
Sck => DataFromMosi_i_i.OUTPUTSELECT
Sck => DataFromMosi_i_i.OUTPUTSELECT
Sck => DataFromMosi_i_i.OUTPUTSELECT
Sck => DataFromMosi_i_i.OUTPUTSELECT
Sck => DataFromMosi_i_i.OUTPUTSELECT
Sck => DataFromMosi_i_i.OUTPUTSELECT
Sck => DataFromMosi_i_i.OUTPUTSELECT
Sck => BitPosAdvanced.OUTPUTSELECT
Sck => ByteComplete_i.OUTPUTSELECT
Sck => LastSck.DATAIN
Sck => SpiBitPos[2].ENA
Sck => SpiBitPos[1].ENA
Sck => SpiBitPos[0].ENA
Sck => DataFromMosi_i[7].ENA
Sck => DataFromMosi_i[6].ENA
Sck => DataFromMosi_i[5].ENA
Sck => DataFromMosi_i[4].ENA
Sck => DataFromMosi_i[3].ENA
Sck => DataFromMosi_i[2].ENA
Sck => DataFromMosi_i[1].ENA
Sck => DataFromMosi_i[0].ENA
Sck => Miso~reg0.ENA
Miso <= Miso~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataToMiso[0] => Mux0.IN10
DataToMiso[1] => Mux0.IN9
DataToMiso[2] => Mux0.IN8
DataToMiso[3] => Mux0.IN7
DataToMiso[4] => Mux0.IN6
DataToMiso[5] => Mux0.IN5
DataToMiso[6] => Mux0.IN4
DataToMiso[7] => Mux0.IN3
DataToMiso[7] => Miso~reg0.ADATA
DataFromMosi[0] <= DataFromMosi_i_i[0].DB_MAX_OUTPUT_PORT_TYPE
DataFromMosi[1] <= DataFromMosi_i_i[1].DB_MAX_OUTPUT_PORT_TYPE
DataFromMosi[2] <= DataFromMosi_i_i[2].DB_MAX_OUTPUT_PORT_TYPE
DataFromMosi[3] <= DataFromMosi_i_i[3].DB_MAX_OUTPUT_PORT_TYPE
DataFromMosi[4] <= DataFromMosi_i_i[4].DB_MAX_OUTPUT_PORT_TYPE
DataFromMosi[5] <= DataFromMosi_i_i[5].DB_MAX_OUTPUT_PORT_TYPE
DataFromMosi[6] <= DataFromMosi_i_i[6].DB_MAX_OUTPUT_PORT_TYPE
DataFromMosi[7] <= DataFromMosi_i_i[7].DB_MAX_OUTPUT_PORT_TYPE
ByteComplete <= ByteComplete_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:IBufSarAdcnDrdy
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:IBufSarAdcMiso
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378
clk => VariableClockDividerPorts:clk_div_adcconv.clki
clk => AdcSampleFifoData[0]~reg0.CLK
clk => AdcSampleFifoData[1]~reg0.CLK
clk => AdcSampleFifoData[2]~reg0.CLK
clk => AdcSampleFifoData[3]~reg0.CLK
clk => AdcSampleFifoData[4]~reg0.CLK
clk => AdcSampleFifoData[5]~reg0.CLK
clk => AdcSampleFifoData[6]~reg0.CLK
clk => AdcSampleFifoData[7]~reg0.CLK
clk => AdcSampleFifoData[8]~reg0.CLK
clk => AdcSampleFifoData[9]~reg0.CLK
clk => AdcSampleFifoData[10]~reg0.CLK
clk => AdcSampleFifoData[11]~reg0.CLK
clk => AdcSampleFifoData[12]~reg0.CLK
clk => AdcSampleFifoData[13]~reg0.CLK
clk => AdcSampleFifoData[14]~reg0.CLK
clk => AdcSampleFifoData[15]~reg0.CLK
clk => AdcSampleFifoData[16]~reg0.CLK
clk => AdcSampleFifoData[17]~reg0.CLK
clk => AdcSampleFifoData[18]~reg0.CLK
clk => AdcSampleFifoData[19]~reg0.CLK
clk => AdcSampleFifoData[20]~reg0.CLK
clk => AdcSampleFifoData[21]~reg0.CLK
clk => AdcSampleFifoData[22]~reg0.CLK
clk => AdcSampleFifoData[23]~reg0.CLK
clk => AdcSampleFifoData[24]~reg0.CLK
clk => AdcSampleFifoData[25]~reg0.CLK
clk => AdcSampleFifoData[26]~reg0.CLK
clk => AdcSampleFifoData[27]~reg0.CLK
clk => AdcSampleFifoData[28]~reg0.CLK
clk => AdcSampleFifoData[29]~reg0.CLK
clk => AdcSampleFifoData[30]~reg0.CLK
clk => AdcSampleFifoData[31]~reg0.CLK
clk => AdcSampleFifoData[32]~reg0.CLK
clk => AdcSampleFifoData[33]~reg0.CLK
clk => AdcSampleFifoData[34]~reg0.CLK
clk => AdcSampleFifoData[35]~reg0.CLK
clk => AdcSampleFifoData[36]~reg0.CLK
clk => AdcSampleFifoData[37]~reg0.CLK
clk => AdcSampleFifoData[38]~reg0.CLK
clk => AdcSampleFifoData[39]~reg0.CLK
clk => AdcSampleFifoData[40]~reg0.CLK
clk => AdcSampleFifoData[41]~reg0.CLK
clk => AdcSampleFifoData[42]~reg0.CLK
clk => AdcSampleFifoData[43]~reg0.CLK
clk => AdcSampleFifoData[44]~reg0.CLK
clk => AdcSampleFifoData[45]~reg0.CLK
clk => AdcSampleFifoData[46]~reg0.CLK
clk => AdcSampleFifoData[47]~reg0.CLK
clk => AdcSampleFifoData[48]~reg0.CLK
clk => AdcSampleFifoData[49]~reg0.CLK
clk => AdcSampleFifoData[50]~reg0.CLK
clk => AdcSampleFifoData[51]~reg0.CLK
clk => AdcSampleFifoData[52]~reg0.CLK
clk => AdcSampleFifoData[53]~reg0.CLK
clk => AdcSampleFifoData[54]~reg0.CLK
clk => AdcSampleFifoData[55]~reg0.CLK
clk => AdcSampleFifoData[56]~reg0.CLK
clk => AdcSampleFifoData[57]~reg0.CLK
clk => AdcSampleFifoData[58]~reg0.CLK
clk => AdcSampleFifoData[59]~reg0.CLK
clk => AdcSampleFifoData[60]~reg0.CLK
clk => AdcSampleFifoData[61]~reg0.CLK
clk => AdcSampleFifoData[62]~reg0.CLK
clk => AdcSampleFifoData[63]~reg0.CLK
clk => LastReadRequest.CLK
clk => DutyEdge.CLK
clk => LastDuty.CLK
clk => PeriodEdge.CLK
clk => LastPeriod.CLK
clk => LastPeriodWritten.CLK
clk => WriteEnable.CLK
clk => AdcFifoReset.CLK
clk => AdcClkReset.CLK
clk => LastPPS.CLK
clk => LastSyncRequest.CLK
clk => SyncCompleted~reg0.CLK
clk => AdcSample[0].CLK
clk => AdcSample[1].CLK
clk => AdcSample[2].CLK
clk => AdcSample[3].CLK
clk => AdcSample[4].CLK
clk => AdcSample[5].CLK
clk => AdcSample[6].CLK
clk => AdcSample[7].CLK
clk => AdcSample[8].CLK
clk => AdcSample[9].CLK
clk => AdcSample[10].CLK
clk => AdcSample[11].CLK
clk => AdcSample[12].CLK
clk => AdcSample[13].CLK
clk => AdcSample[14].CLK
clk => AdcSample[15].CLK
clk => AdcSample[16].CLK
clk => AdcSample[17].CLK
clk => AdcSample[18].CLK
clk => AdcSample[19].CLK
clk => AdcSample[20].CLK
clk => AdcSample[21].CLK
clk => AdcSample[22].CLK
clk => AdcSample[23].CLK
clk => AdcSample[24].CLK
clk => AdcSample[25].CLK
clk => AdcSample[26].CLK
clk => AdcSample[27].CLK
clk => AdcSample[28].CLK
clk => AdcSample[29].CLK
clk => AdcSample[30].CLK
clk => AdcSample[31].CLK
clk => AdcSample[32].CLK
clk => AdcSample[33].CLK
clk => AdcSample[34].CLK
clk => AdcSample[35].CLK
clk => AdcSample[36].CLK
clk => AdcSample[37].CLK
clk => AdcSample[38].CLK
clk => AdcSample[39].CLK
clk => AdcSample[40].CLK
clk => AdcSample[41].CLK
clk => AdcSample[42].CLK
clk => AdcSample[43].CLK
clk => AdcSample[44].CLK
clk => AdcSample[45].CLK
clk => AdcSample[46].CLK
clk => AdcSample[47].CLK
clk => AdcSample[48].CLK
clk => AdcSample[49].CLK
clk => AdcSample[50].CLK
clk => AdcSample[51].CLK
clk => AdcSample[52].CLK
clk => AdcSample[53].CLK
clk => AdcSample[54].CLK
clk => AdcSample[55].CLK
clk => AdcSample[56].CLK
clk => AdcSample[57].CLK
clk => AdcSample[58].CLK
clk => AdcSample[59].CLK
clk => AdcSample[60].CLK
clk => AdcSample[61].CLK
clk => AdcSample[62].CLK
clk => AdcSample[63].CLK
clk => ChopperMuxNeg~reg0.CLK
clk => ChopperMuxPos~reg0.CLK
clk => ChopperPolarity.CLK
clk => SamplesThisSecond[0].CLK
clk => SamplesThisSecond[1].CLK
clk => SamplesThisSecond[2].CLK
clk => SamplesThisSecond[3].CLK
clk => SamplesThisSecond[4].CLK
clk => SamplesThisSecond[5].CLK
clk => SamplesThisSecond[6].CLK
clk => SamplesThisSecond[7].CLK
clk => SamplesThisSecond[8].CLK
clk => SamplesThisSecond[9].CLK
clk => SamplesThisSecond[10].CLK
clk => SamplesThisSecond[11].CLK
clk => SamplesThisSecond[12].CLK
clk => SamplesThisSecond[13].CLK
clk => SamplesThisSecond[14].CLK
clk => SamplesThisSecond[15].CLK
clk => SamplesThisSecond[16].CLK
clk => SamplesThisSecond[17].CLK
clk => SamplesThisSecond[18].CLK
clk => SamplesThisSecond[19].CLK
clk => SamplesThisSecond[20].CLK
clk => SamplesThisSecond[21].CLK
clk => SamplesThisSecond[22].CLK
clk => SamplesThisSecond[23].CLK
clk => SamplesThisSecond[24].CLK
clk => SamplesThisSecond[25].CLK
clk => SamplesThisSecond[26].CLK
clk => SamplesThisSecond[27].CLK
clk => SamplesThisSecond[28].CLK
clk => SamplesThisSecond[29].CLK
clk => SamplesThisSecond[30].CLK
clk => SamplesThisSecond[31].CLK
clk => SamplesAveraged[0].CLK
clk => SamplesAveraged[1].CLK
clk => SamplesAveraged[2].CLK
clk => SamplesAveraged[3].CLK
clk => SamplesAveraged[4].CLK
clk => SamplesAveraged[5].CLK
clk => SamplesAveraged[6].CLK
clk => SamplesAveraged[7].CLK
clk => SamplesAveraged[8].CLK
clk => SamplesAveraged[9].CLK
clk => SamplesAveraged[10].CLK
clk => SamplesAveraged[11].CLK
clk => SamplesAveraged[12].CLK
clk => SamplesAveraged[13].CLK
clk => SamplesAveraged[14].CLK
clk => SamplesAveraged[15].CLK
clk => LastSpiXferComplete.CLK
clk => SampleLatched.CLK
clk => LastnDrdy.CLK
clk => SpiRst.CLK
clk => SpiMasterPorts:Spi.clk
clk => OneShotPorts:SpiEnableDelayOneShot.clk
clk => gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.clk
clk => gated_fifo:GenAdcFifos:1:AdcSampleFifo_i.clk
clk => gated_fifo:GenAdcFifos:2:AdcSampleFifo_i.clk
clk => gated_fifo:GenAdcFifos:3:AdcSampleFifo_i.clk
clk => gated_fifo:GenAdcFifos:4:AdcSampleFifo_i.clk
clk => gated_fifo:GenAdcFifos:5:AdcSampleFifo_i.clk
clk => gated_fifo:GenAdcFifos:6:AdcSampleFifo_i.clk
clk => gated_fifo:GenAdcFifos:7:AdcSampleFifo_i.clk
rst => LastReadRequest.ACLR
rst => LastPeriodWritten.ACLR
rst => WriteEnable.ACLR
rst => AdcFifoReset.ACLR
rst => AdcClkReset.ACLR
rst => LastPPS.ACLR
rst => LastSyncRequest.ACLR
rst => SyncCompleted~reg0.ACLR
rst => AdcSampleFifoData[0]~reg0.ENA
rst => LastPeriod.ENA
rst => PeriodEdge.ENA
rst => LastDuty.ENA
rst => DutyEdge.ENA
rst => AdcSampleFifoData[63]~reg0.ENA
rst => AdcSampleFifoData[62]~reg0.ENA
rst => AdcSampleFifoData[61]~reg0.ENA
rst => AdcSampleFifoData[60]~reg0.ENA
rst => AdcSampleFifoData[59]~reg0.ENA
rst => AdcSampleFifoData[58]~reg0.ENA
rst => AdcSampleFifoData[57]~reg0.ENA
rst => AdcSampleFifoData[56]~reg0.ENA
rst => AdcSampleFifoData[55]~reg0.ENA
rst => AdcSampleFifoData[54]~reg0.ENA
rst => AdcSampleFifoData[53]~reg0.ENA
rst => AdcSampleFifoData[52]~reg0.ENA
rst => AdcSampleFifoData[51]~reg0.ENA
rst => AdcSampleFifoData[50]~reg0.ENA
rst => AdcSampleFifoData[49]~reg0.ENA
rst => AdcSampleFifoData[48]~reg0.ENA
rst => AdcSampleFifoData[47]~reg0.ENA
rst => AdcSampleFifoData[46]~reg0.ENA
rst => AdcSampleFifoData[45]~reg0.ENA
rst => AdcSampleFifoData[44]~reg0.ENA
rst => AdcSampleFifoData[43]~reg0.ENA
rst => AdcSampleFifoData[42]~reg0.ENA
rst => AdcSampleFifoData[41]~reg0.ENA
rst => AdcSampleFifoData[40]~reg0.ENA
rst => AdcSampleFifoData[39]~reg0.ENA
rst => AdcSampleFifoData[38]~reg0.ENA
rst => AdcSampleFifoData[37]~reg0.ENA
rst => AdcSampleFifoData[36]~reg0.ENA
rst => AdcSampleFifoData[35]~reg0.ENA
rst => AdcSampleFifoData[34]~reg0.ENA
rst => AdcSampleFifoData[33]~reg0.ENA
rst => AdcSampleFifoData[32]~reg0.ENA
rst => AdcSampleFifoData[31]~reg0.ENA
rst => AdcSampleFifoData[30]~reg0.ENA
rst => AdcSampleFifoData[29]~reg0.ENA
rst => AdcSampleFifoData[28]~reg0.ENA
rst => AdcSampleFifoData[27]~reg0.ENA
rst => AdcSampleFifoData[26]~reg0.ENA
rst => AdcSampleFifoData[25]~reg0.ENA
rst => AdcSampleFifoData[24]~reg0.ENA
rst => AdcSampleFifoData[23]~reg0.ENA
rst => AdcSampleFifoData[22]~reg0.ENA
rst => AdcSampleFifoData[21]~reg0.ENA
rst => AdcSampleFifoData[20]~reg0.ENA
rst => AdcSampleFifoData[19]~reg0.ENA
rst => AdcSampleFifoData[18]~reg0.ENA
rst => AdcSampleFifoData[17]~reg0.ENA
rst => AdcSampleFifoData[16]~reg0.ENA
rst => AdcSampleFifoData[15]~reg0.ENA
rst => AdcSampleFifoData[14]~reg0.ENA
rst => AdcSampleFifoData[13]~reg0.ENA
rst => AdcSampleFifoData[12]~reg0.ENA
rst => AdcSampleFifoData[11]~reg0.ENA
rst => AdcSampleFifoData[10]~reg0.ENA
rst => AdcSampleFifoData[9]~reg0.ENA
rst => AdcSampleFifoData[8]~reg0.ENA
rst => AdcSampleFifoData[7]~reg0.ENA
rst => AdcSampleFifoData[6]~reg0.ENA
rst => AdcSampleFifoData[5]~reg0.ENA
rst => AdcSampleFifoData[4]~reg0.ENA
rst => AdcSampleFifoData[3]~reg0.ENA
rst => AdcSampleFifoData[2]~reg0.ENA
rst => AdcSampleFifoData[1]~reg0.ENA
Trigger <= Trigger.DB_MAX_OUTPUT_PORT_TYPE
nDrdy => process_0.IN1
nDrdy => ChopperMuxPos.OUTPUTSELECT
nDrdy => ChopperMuxNeg.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SamplesAveraged.OUTPUTSELECT
nDrdy => SpiRst.OUTPUTSELECT
nDrdy => SampleLatched.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => AdcSample.OUTPUTSELECT
nDrdy => LastnDrdy.DATAIN
nCs <= SpiRst.DB_MAX_OUTPUT_PORT_TYPE
Sck <= SpiMasterPorts:Spi.Sck
Miso => SpiMasterPorts:Spi.Miso
MosiDbg <= SpiMasterPorts:Spi.Mosi
OverRange <= OverRange.DB_MAX_OUTPUT_PORT_TYPE
AdcPowerDown => Trigger.IN1
AdcClkDivider[0] => VariableClockDividerPorts:clk_div_adcconv.rst_count[0]
AdcClkDivider[0] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[0]
AdcClkDivider[1] => VariableClockDividerPorts:clk_div_adcconv.rst_count[1]
AdcClkDivider[1] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[1]
AdcClkDivider[2] => VariableClockDividerPorts:clk_div_adcconv.rst_count[2]
AdcClkDivider[2] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[2]
AdcClkDivider[3] => VariableClockDividerPorts:clk_div_adcconv.rst_count[3]
AdcClkDivider[3] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[3]
AdcClkDivider[4] => VariableClockDividerPorts:clk_div_adcconv.rst_count[4]
AdcClkDivider[4] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[4]
AdcClkDivider[5] => VariableClockDividerPorts:clk_div_adcconv.rst_count[5]
AdcClkDivider[5] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[5]
AdcClkDivider[6] => VariableClockDividerPorts:clk_div_adcconv.rst_count[6]
AdcClkDivider[6] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[6]
AdcClkDivider[7] => VariableClockDividerPorts:clk_div_adcconv.rst_count[7]
AdcClkDivider[7] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[7]
AdcClkDivider[8] => VariableClockDividerPorts:clk_div_adcconv.rst_count[8]
AdcClkDivider[8] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[8]
AdcClkDivider[9] => VariableClockDividerPorts:clk_div_adcconv.rst_count[9]
AdcClkDivider[9] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[9]
AdcClkDivider[10] => VariableClockDividerPorts:clk_div_adcconv.rst_count[10]
AdcClkDivider[10] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[10]
AdcClkDivider[11] => VariableClockDividerPorts:clk_div_adcconv.rst_count[11]
AdcClkDivider[11] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[11]
AdcClkDivider[12] => VariableClockDividerPorts:clk_div_adcconv.rst_count[12]
AdcClkDivider[12] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[12]
AdcClkDivider[13] => VariableClockDividerPorts:clk_div_adcconv.rst_count[13]
AdcClkDivider[13] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[13]
AdcClkDivider[14] => VariableClockDividerPorts:clk_div_adcconv.rst_count[14]
AdcClkDivider[14] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[14]
AdcClkDivider[15] => VariableClockDividerPorts:clk_div_adcconv.rst_count[15]
AdcClkDivider[15] => VariableClockDividerPorts:clk_div_adcconv.terminal_count[15]
SamplesToAverage[0] => LessThan0.IN16
SamplesToAverage[0] => Add0.IN32
SamplesToAverage[1] => LessThan0.IN15
SamplesToAverage[1] => Add0.IN31
SamplesToAverage[2] => LessThan0.IN14
SamplesToAverage[2] => Add0.IN30
SamplesToAverage[3] => LessThan0.IN13
SamplesToAverage[3] => Add0.IN29
SamplesToAverage[4] => LessThan0.IN12
SamplesToAverage[4] => Add0.IN28
SamplesToAverage[5] => LessThan0.IN11
SamplesToAverage[5] => Add0.IN27
SamplesToAverage[6] => LessThan0.IN10
SamplesToAverage[6] => Add0.IN26
SamplesToAverage[7] => LessThan0.IN9
SamplesToAverage[7] => Add0.IN25
SamplesToAverage[8] => LessThan0.IN8
SamplesToAverage[8] => Add0.IN24
SamplesToAverage[9] => LessThan0.IN7
SamplesToAverage[9] => Add0.IN23
SamplesToAverage[10] => LessThan0.IN6
SamplesToAverage[10] => Add0.IN22
SamplesToAverage[11] => LessThan0.IN5
SamplesToAverage[11] => Add0.IN21
SamplesToAverage[12] => LessThan0.IN4
SamplesToAverage[12] => Add0.IN20
SamplesToAverage[13] => LessThan0.IN3
SamplesToAverage[13] => Add0.IN19
SamplesToAverage[14] => LessThan0.IN2
SamplesToAverage[14] => Add0.IN18
SamplesToAverage[15] => LessThan0.IN1
SamplesToAverage[15] => Add0.IN17
SamplesPerSecond[0] => Add1.IN64
SamplesPerSecond[1] => Add1.IN63
SamplesPerSecond[2] => Add1.IN62
SamplesPerSecond[3] => Add1.IN61
SamplesPerSecond[4] => Add1.IN60
SamplesPerSecond[5] => Add1.IN59
SamplesPerSecond[6] => Add1.IN58
SamplesPerSecond[7] => Add1.IN57
SamplesPerSecond[8] => Add1.IN56
SamplesPerSecond[9] => Add1.IN55
SamplesPerSecond[10] => Add1.IN54
SamplesPerSecond[11] => Add1.IN53
SamplesPerSecond[12] => Add1.IN52
SamplesPerSecond[13] => Add1.IN51
SamplesPerSecond[14] => Add1.IN50
SamplesPerSecond[15] => Add1.IN49
SamplesPerSecond[16] => Add1.IN48
SamplesPerSecond[17] => Add1.IN47
SamplesPerSecond[18] => Add1.IN46
SamplesPerSecond[19] => Add1.IN45
SamplesPerSecond[20] => Add1.IN44
SamplesPerSecond[21] => Add1.IN43
SamplesPerSecond[22] => Add1.IN42
SamplesPerSecond[23] => Add1.IN41
SamplesPerSecond[24] => Add1.IN40
SamplesPerSecond[25] => Add1.IN39
SamplesPerSecond[26] => Add1.IN38
SamplesPerSecond[27] => Add1.IN37
SamplesPerSecond[28] => Add1.IN36
SamplesPerSecond[29] => Add1.IN35
SamplesPerSecond[30] => Add1.IN34
SamplesPerSecond[31] => Add1.IN33
PPS => process_1.IN1
PPS => AdcClkReset.OUTPUTSELECT
PPS => AdcFifoReset.OUTPUTSELECT
PPS => SyncCompleted.OUTPUTSELECT
PPS => LastPPS.DATAIN
PPSCount[0] => AdcSample.DATAB
PPSCount[1] => AdcSample.DATAB
PPSCount[2] => AdcSample.DATAB
PPSCount[3] => AdcSample.DATAB
PPSCount[4] => AdcSample.DATAB
PPSCount[5] => AdcSample.DATAB
PPSCount[6] => AdcSample.DATAB
PPSCount[7] => AdcSample.DATAB
PPSCount[8] => AdcSample.DATAB
PPSCount[9] => AdcSample.DATAB
PPSCount[10] => AdcSample.DATAB
PPSCount[11] => AdcSample.DATAB
PPSCount[12] => AdcSample.DATAB
PPSCount[13] => AdcSample.DATAB
PPSCount[14] => AdcSample.DATAB
PPSCount[15] => AdcSample.DATAB
PPSCount[16] => AdcSample.DATAB
PPSCount[17] => AdcSample.DATAB
PPSCount[18] => AdcSample.DATAB
PPSCount[19] => AdcSample.DATAB
PPSCount[20] => AdcSample.DATAB
PPSCount[21] => AdcSample.DATAB
PPSCount[22] => AdcSample.DATAB
PPSCount[23] => AdcSample.DATAB
PPSCount[24] => AdcSample.DATAB
PPSCount[25] => AdcSample.DATAB
PPSCount[26] => AdcSample.DATAB
Seconds[0] => AdcSample.DATAB
Seconds[1] => AdcSample.DATAB
Seconds[2] => AdcSample.DATAB
Seconds[3] => AdcSample.DATAB
Seconds[4] => AdcSample.DATAB
Seconds[5] => AdcSample.DATAB
Seconds[6] => AdcSample.DATAB
Seconds[7] => AdcSample.DATAB
Seconds[8] => AdcSample.DATAB
Seconds[9] => AdcSample.DATAB
Seconds[10] => AdcSample.DATAB
Seconds[11] => AdcSample.DATAB
Seconds[12] => AdcSample.DATAB
SyncRequest => process_1.IN1
SyncRequest => AdcClkReset.OUTPUTSELECT
SyncRequest => AdcFifoReset.OUTPUTSELECT
SyncRequest => SyncCompleted.OUTPUTSELECT
SyncRequest => LastSyncRequest.DATAB
SyncCompleted <= SyncCompleted~reg0.DB_MAX_OUTPUT_PORT_TYPE
SampleTimestampLatched <= SampleLatched.DB_MAX_OUTPUT_PORT_TYPE
ChopperEnable => ChopperMuxPos.OUTPUTSELECT
ChopperEnable => ChopperMuxNeg.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => AdcSample.OUTPUTSELECT
ChopperEnable => SampleLatched.OUTPUTSELECT
ChopperEnable => ChopperPolarity.OUTPUTSELECT
ChopperMuxPos <= ChopperMuxPos~reg0.DB_MAX_OUTPUT_PORT_TYPE
ChopperMuxNeg <= ChopperMuxNeg~reg0.DB_MAX_OUTPUT_PORT_TYPE
TxTrigger => process_1.IN1
TxTrigger => process_1.IN1
TxTrigger => WriteEnable.OUTPUTSELECT
PeriodTriggerQuadrant => process_1.IN0
DutyTriggerQuadrant => process_1.IN0
PeriodTriggerEither => process_1.IN1
PeriodTriggerEither => LastPeriodWritten.OUTPUTSELECT
PeriodTriggerEither => WriteEnable.OUTPUTSELECT
DutyTriggerEither => process_1.IN1
PPSTrigger => process_0.IN1
PPSTrigger => process_1.IN1
AdcPeriod => process_1.IN1
AdcPeriod => LastPeriod.DATAB
AdcPeriod => process_1.IN1
AdcPeriod => process_1.IN1
AdcPeriod => LastPeriodWritten.DATAB
AdcDuty => process_1.IN1
AdcDuty => LastDuty.DATAB
AdcDuty => process_1.IN1
TP1 <= PeriodEdge.DB_MAX_OUTPUT_PORT_TYPE
TP2 <= WriteEnable.DB_MAX_OUTPUT_PORT_TYPE
TP3 <= DutyEdge.DB_MAX_OUTPUT_PORT_TYPE
TP4 <= LastPeriodWritten.DB_MAX_OUTPUT_PORT_TYPE
ReadAdcSampleFifo => process_2.IN1
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => AdcSampleFifoData.OUTPUTSELECT
ReadAdcSampleFifo => gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.rone_i
ReadAdcSampleFifo => gated_fifo:GenAdcFifos:1:AdcSampleFifo_i.rone_i
ReadAdcSampleFifo => gated_fifo:GenAdcFifos:2:AdcSampleFifo_i.rone_i
ReadAdcSampleFifo => gated_fifo:GenAdcFifos:3:AdcSampleFifo_i.rone_i
ReadAdcSampleFifo => gated_fifo:GenAdcFifos:4:AdcSampleFifo_i.rone_i
ReadAdcSampleFifo => gated_fifo:GenAdcFifos:5:AdcSampleFifo_i.rone_i
ReadAdcSampleFifo => gated_fifo:GenAdcFifos:6:AdcSampleFifo_i.rone_i
ReadAdcSampleFifo => gated_fifo:GenAdcFifos:7:AdcSampleFifo_i.rone_i
ReadAdcSampleFifo => LastReadRequest.DATAIN
AdcSampleFifoReadAck <= AdcSampleFifoReadAck.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[0] <= AdcSampleFifoData[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[1] <= AdcSampleFifoData[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[2] <= AdcSampleFifoData[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[3] <= AdcSampleFifoData[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[4] <= AdcSampleFifoData[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[5] <= AdcSampleFifoData[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[6] <= AdcSampleFifoData[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[7] <= AdcSampleFifoData[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[8] <= AdcSampleFifoData[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[9] <= AdcSampleFifoData[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[10] <= AdcSampleFifoData[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[11] <= AdcSampleFifoData[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[12] <= AdcSampleFifoData[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[13] <= AdcSampleFifoData[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[14] <= AdcSampleFifoData[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[15] <= AdcSampleFifoData[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[16] <= AdcSampleFifoData[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[17] <= AdcSampleFifoData[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[18] <= AdcSampleFifoData[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[19] <= AdcSampleFifoData[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[20] <= AdcSampleFifoData[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[21] <= AdcSampleFifoData[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[22] <= AdcSampleFifoData[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[23] <= AdcSampleFifoData[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[24] <= AdcSampleFifoData[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[25] <= AdcSampleFifoData[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[26] <= AdcSampleFifoData[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[27] <= AdcSampleFifoData[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[28] <= AdcSampleFifoData[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[29] <= AdcSampleFifoData[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[30] <= AdcSampleFifoData[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[31] <= AdcSampleFifoData[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[32] <= AdcSampleFifoData[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[33] <= AdcSampleFifoData[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[34] <= AdcSampleFifoData[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[35] <= AdcSampleFifoData[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[36] <= AdcSampleFifoData[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[37] <= AdcSampleFifoData[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[38] <= AdcSampleFifoData[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[39] <= AdcSampleFifoData[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[40] <= AdcSampleFifoData[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[41] <= AdcSampleFifoData[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[42] <= AdcSampleFifoData[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[43] <= AdcSampleFifoData[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[44] <= AdcSampleFifoData[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[45] <= AdcSampleFifoData[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[46] <= AdcSampleFifoData[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[47] <= AdcSampleFifoData[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[48] <= AdcSampleFifoData[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[49] <= AdcSampleFifoData[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[50] <= AdcSampleFifoData[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[51] <= AdcSampleFifoData[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[52] <= AdcSampleFifoData[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[53] <= AdcSampleFifoData[53]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[54] <= AdcSampleFifoData[54]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[55] <= AdcSampleFifoData[55]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[56] <= AdcSampleFifoData[56]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[57] <= AdcSampleFifoData[57]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[58] <= AdcSampleFifoData[58]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[59] <= AdcSampleFifoData[59]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[60] <= AdcSampleFifoData[60]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[61] <= AdcSampleFifoData[61]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[62] <= AdcSampleFifoData[62]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoData[63] <= AdcSampleFifoData[63]~reg0.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoFull <= AdcSampleFifoFull_j.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoEmpty <= AdcSampleFifoEmpty_j.DB_MAX_OUTPUT_PORT_TYPE
AdcSampleFifoCount[0] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[0]
AdcSampleFifoCount[1] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[1]
AdcSampleFifoCount[2] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[2]
AdcSampleFifoCount[3] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[3]
AdcSampleFifoCount[4] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[4]
AdcSampleFifoCount[5] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[5]
AdcSampleFifoCount[6] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[6]
AdcSampleFifoCount[7] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[7]
AdcSampleFifoCount[8] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[8]
AdcSampleFifoCount[9] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[9]
AdcSampleFifoCount[10] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[10]
AdcSampleFifoCount[11] <= gated_fifo:GenAdcFifos:0:AdcSampleFifo_i.count_o[11]


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|VariableClockDividerPorts:clk_div_adcconv
clki => clko_i.CLK
clki => ClkDiv[0].CLK
clki => ClkDiv[1].CLK
clki => ClkDiv[2].CLK
clki => ClkDiv[3].CLK
clki => ClkDiv[4].CLK
clki => ClkDiv[5].CLK
clki => ClkDiv[6].CLK
clki => ClkDiv[7].CLK
clki => ClkDiv[8].CLK
clki => ClkDiv[9].CLK
clki => ClkDiv[10].CLK
clki => ClkDiv[11].CLK
clki => ClkDiv[12].CLK
clki => ClkDiv[13].CLK
clki => ClkDiv[14].CLK
rst => clko_i.ACLR
rst => ClkDiv[0].ALOAD
rst => ClkDiv[1].ALOAD
rst => ClkDiv[2].ALOAD
rst => ClkDiv[3].ALOAD
rst => ClkDiv[4].ALOAD
rst => ClkDiv[5].ALOAD
rst => ClkDiv[6].ALOAD
rst => ClkDiv[7].ALOAD
rst => ClkDiv[8].ALOAD
rst => ClkDiv[9].ALOAD
rst => ClkDiv[10].ALOAD
rst => ClkDiv[11].ALOAD
rst => ClkDiv[12].ALOAD
rst => ClkDiv[13].ALOAD
rst => ClkDiv[14].ALOAD
rst_count[0] => ClkDiv[0].ADATA
rst_count[1] => ClkDiv[1].ADATA
rst_count[2] => ClkDiv[2].ADATA
rst_count[3] => ClkDiv[3].ADATA
rst_count[4] => ClkDiv[4].ADATA
rst_count[5] => ClkDiv[5].ADATA
rst_count[6] => ClkDiv[6].ADATA
rst_count[7] => ClkDiv[7].ADATA
rst_count[8] => ClkDiv[8].ADATA
rst_count[9] => ClkDiv[9].ADATA
rst_count[10] => ClkDiv[10].ADATA
rst_count[11] => ClkDiv[11].ADATA
rst_count[12] => ClkDiv[12].ADATA
rst_count[13] => ClkDiv[13].ADATA
rst_count[14] => ClkDiv[14].ADATA
rst_count[15] => ~NO_FANOUT~
terminal_count[0] => LessThan0.IN17
terminal_count[1] => LessThan0.IN16
terminal_count[2] => LessThan0.IN15
terminal_count[3] => LessThan0.IN14
terminal_count[4] => LessThan0.IN13
terminal_count[5] => LessThan0.IN12
terminal_count[6] => LessThan0.IN11
terminal_count[7] => LessThan0.IN10
terminal_count[8] => LessThan0.IN9
terminal_count[9] => LessThan0.IN8
terminal_count[10] => LessThan0.IN7
terminal_count[11] => LessThan0.IN6
terminal_count[12] => LessThan0.IN5
terminal_count[13] => LessThan0.IN4
terminal_count[14] => LessThan0.IN3
terminal_count[15] => LessThan0.IN2
clko <= clko_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|SpiMasterPorts:Spi
clk => SpiBitPos[0].CLK
clk => SpiBitPos[1].CLK
clk => SpiBitPos[2].CLK
clk => SpiBitPos[3].CLK
clk => SpiBitPos[4].CLK
clk => XferComplete_i.CLK
clk => DataFromMiso[0]~reg0.CLK
clk => DataFromMiso[1]~reg0.CLK
clk => DataFromMiso[2]~reg0.CLK
clk => DataFromMiso[3]~reg0.CLK
clk => DataFromMiso[4]~reg0.CLK
clk => DataFromMiso[5]~reg0.CLK
clk => DataFromMiso[6]~reg0.CLK
clk => DataFromMiso[7]~reg0.CLK
clk => DataFromMiso[8]~reg0.CLK
clk => DataFromMiso[9]~reg0.CLK
clk => DataFromMiso[10]~reg0.CLK
clk => DataFromMiso[11]~reg0.CLK
clk => DataFromMiso[12]~reg0.CLK
clk => DataFromMiso[13]~reg0.CLK
clk => DataFromMiso[14]~reg0.CLK
clk => DataFromMiso[15]~reg0.CLK
clk => DataFromMiso[16]~reg0.CLK
clk => DataFromMiso[17]~reg0.CLK
clk => DataFromMiso[18]~reg0.CLK
clk => DataFromMiso[19]~reg0.CLK
clk => DataFromMiso[20]~reg0.CLK
clk => DataFromMiso[21]~reg0.CLK
clk => DataFromMiso[22]~reg0.CLK
clk => DataFromMiso[23]~reg0.CLK
clk => DataToMosiLatched.CLK
clk => DataToMosi_i[0].CLK
clk => DataToMosi_i[1].CLK
clk => DataToMosi_i[2].CLK
clk => DataToMosi_i[3].CLK
clk => DataToMosi_i[4].CLK
clk => DataToMosi_i[5].CLK
clk => DataToMosi_i[6].CLK
clk => DataToMosi_i[7].CLK
clk => DataToMosi_i[8].CLK
clk => DataToMosi_i[9].CLK
clk => DataToMosi_i[10].CLK
clk => DataToMosi_i[11].CLK
clk => DataToMosi_i[12].CLK
clk => DataToMosi_i[13].CLK
clk => DataToMosi_i[14].CLK
clk => DataToMosi_i[15].CLK
clk => DataToMosi_i[16].CLK
clk => DataToMosi_i[17].CLK
clk => DataToMosi_i[18].CLK
clk => DataToMosi_i[19].CLK
clk => DataToMosi_i[20].CLK
clk => DataToMosi_i[21].CLK
clk => DataToMosi_i[22].CLK
clk => DataToMosi_i[23].CLK
clk => Mosi_i.CLK
clk => Sck_i.CLK
rst => SpiBitPos[0].ACLR
rst => SpiBitPos[1].ACLR
rst => SpiBitPos[2].ACLR
rst => SpiBitPos[3].PRESET
rst => SpiBitPos[4].PRESET
rst => XferComplete_i.ACLR
rst => DataFromMiso[0]~reg0.ACLR
rst => DataFromMiso[1]~reg0.ACLR
rst => DataFromMiso[2]~reg0.ACLR
rst => DataFromMiso[3]~reg0.ACLR
rst => DataFromMiso[4]~reg0.ACLR
rst => DataFromMiso[5]~reg0.ACLR
rst => DataFromMiso[6]~reg0.ACLR
rst => DataFromMiso[7]~reg0.ACLR
rst => DataFromMiso[8]~reg0.ACLR
rst => DataFromMiso[9]~reg0.ACLR
rst => DataFromMiso[10]~reg0.ACLR
rst => DataFromMiso[11]~reg0.ACLR
rst => DataFromMiso[12]~reg0.ACLR
rst => DataFromMiso[13]~reg0.ACLR
rst => DataFromMiso[14]~reg0.ACLR
rst => DataFromMiso[15]~reg0.ACLR
rst => DataFromMiso[16]~reg0.ACLR
rst => DataFromMiso[17]~reg0.ACLR
rst => DataFromMiso[18]~reg0.ACLR
rst => DataFromMiso[19]~reg0.ACLR
rst => DataFromMiso[20]~reg0.ACLR
rst => DataFromMiso[21]~reg0.ACLR
rst => DataFromMiso[22]~reg0.ACLR
rst => DataFromMiso[23]~reg0.ALOAD
rst => DataToMosiLatched.ACLR
rst => DataToMosi_i[0].ACLR
rst => DataToMosi_i[1].ACLR
rst => DataToMosi_i[2].ACLR
rst => DataToMosi_i[3].ACLR
rst => DataToMosi_i[4].ACLR
rst => DataToMosi_i[5].ACLR
rst => DataToMosi_i[6].ACLR
rst => DataToMosi_i[7].ACLR
rst => DataToMosi_i[8].ACLR
rst => DataToMosi_i[9].ACLR
rst => DataToMosi_i[10].ACLR
rst => DataToMosi_i[11].ACLR
rst => DataToMosi_i[12].ACLR
rst => DataToMosi_i[13].ACLR
rst => DataToMosi_i[14].ACLR
rst => DataToMosi_i[15].ACLR
rst => DataToMosi_i[16].ACLR
rst => DataToMosi_i[17].ACLR
rst => DataToMosi_i[18].ACLR
rst => DataToMosi_i[19].ACLR
rst => DataToMosi_i[20].ACLR
rst => DataToMosi_i[21].ACLR
rst => DataToMosi_i[22].ACLR
rst => DataToMosi_i[23].ACLR
rst => Mosi_i.ALOAD
rst => Sck_i.PRESET
Mosi <= Mosi_i.DB_MAX_OUTPUT_PORT_TYPE
Sck <= Sck_i.DB_MAX_OUTPUT_PORT_TYPE
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso[23]~reg0.ADATA
DataToMosi[0] => DataToMosi_i[0].DATAIN
DataToMosi[1] => DataToMosi_i[1].DATAIN
DataToMosi[2] => DataToMosi_i[2].DATAIN
DataToMosi[3] => DataToMosi_i[3].DATAIN
DataToMosi[4] => DataToMosi_i[4].DATAIN
DataToMosi[5] => DataToMosi_i[5].DATAIN
DataToMosi[6] => DataToMosi_i[6].DATAIN
DataToMosi[7] => DataToMosi_i[7].DATAIN
DataToMosi[8] => DataToMosi_i[8].DATAIN
DataToMosi[9] => DataToMosi_i[9].DATAIN
DataToMosi[10] => DataToMosi_i[10].DATAIN
DataToMosi[11] => DataToMosi_i[11].DATAIN
DataToMosi[12] => DataToMosi_i[12].DATAIN
DataToMosi[13] => DataToMosi_i[13].DATAIN
DataToMosi[14] => DataToMosi_i[14].DATAIN
DataToMosi[15] => DataToMosi_i[15].DATAIN
DataToMosi[16] => DataToMosi_i[16].DATAIN
DataToMosi[17] => DataToMosi_i[17].DATAIN
DataToMosi[18] => DataToMosi_i[18].DATAIN
DataToMosi[19] => DataToMosi_i[19].DATAIN
DataToMosi[20] => DataToMosi_i[20].DATAIN
DataToMosi[21] => DataToMosi_i[21].DATAIN
DataToMosi[22] => DataToMosi_i[22].DATAIN
DataToMosi[23] => Mosi_i.DATAB
DataToMosi[23] => Mosi_i.ADATA
DataToMosi[23] => DataToMosi_i[23].DATAIN
DataFromMiso[0] <= DataFromMiso[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[1] <= DataFromMiso[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[2] <= DataFromMiso[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[3] <= DataFromMiso[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[4] <= DataFromMiso[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[5] <= DataFromMiso[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[6] <= DataFromMiso[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[7] <= DataFromMiso[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[8] <= DataFromMiso[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[9] <= DataFromMiso[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[10] <= DataFromMiso[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[11] <= DataFromMiso[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[12] <= DataFromMiso[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[13] <= DataFromMiso[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[14] <= DataFromMiso[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[15] <= DataFromMiso[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[16] <= DataFromMiso[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[17] <= DataFromMiso[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[18] <= DataFromMiso[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[19] <= DataFromMiso[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[20] <= DataFromMiso[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[21] <= DataFromMiso[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[22] <= DataFromMiso[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[23] <= DataFromMiso[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
XferComplete <= XferComplete_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|OneShotPorts:SpiEnableDelayOneShot
clk => shot_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
rst => shot_i.PRESET
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
shot <= shot_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
count_o[8] <= fifo:fifo_i.count_o[8]
count_o[9] <= fifo:fifo_i.count_o[9]
count_o[10] <= fifo:fifo_i.count_o[10]
count_o[11] <= fifo:fifo_i.count_o[11]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:0:AdcSampleFifo_i|fifo:fifo_i
clk => RAM~20.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => count_o[8]~reg0.CLK
clk => count_o[9]~reg0.CLK
clk => count_o[10]~reg0.CLK
clk => count_o[11]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => waddr_r[8].CLK
clk => waddr_r[9].CLK
clk => waddr_r[10].CLK
clk => waddr_r[11].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => raddr_r[8].CLK
clk => raddr_r[9].CLK
clk => raddr_r[10].CLK
clk => raddr_r[11].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => counter_r[9].CLK
clk => counter_r[10].CLK
clk => counter_r[11].CLK
clk => counter_r[12].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => waddr_r[8].ACLR
rst => waddr_r[9].ACLR
rst => waddr_r[10].ACLR
rst => waddr_r[11].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => raddr_r[8].ACLR
rst => raddr_r[9].ACLR
rst => raddr_r[10].ACLR
rst => raddr_r[11].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => counter_r[9].ACLR
rst => counter_r[10].ACLR
rst => counter_r[11].ACLR
rst => counter_r[12].ACLR
rst => count_o[11]~reg0.ENA
rst => count_o[10]~reg0.ENA
rst => count_o[9]~reg0.ENA
rst => count_o[8]~reg0.ENA
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~19.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~18.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~17.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~16.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~15.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~14.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~13.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~12.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[8] <= count_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[9] <= count_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[10] <= count_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[11] <= count_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
count_o[8] <= fifo:fifo_i.count_o[8]
count_o[9] <= fifo:fifo_i.count_o[9]
count_o[10] <= fifo:fifo_i.count_o[10]
count_o[11] <= fifo:fifo_i.count_o[11]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:1:AdcSampleFifo_i|fifo:fifo_i
clk => RAM~20.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => count_o[8]~reg0.CLK
clk => count_o[9]~reg0.CLK
clk => count_o[10]~reg0.CLK
clk => count_o[11]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => waddr_r[8].CLK
clk => waddr_r[9].CLK
clk => waddr_r[10].CLK
clk => waddr_r[11].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => raddr_r[8].CLK
clk => raddr_r[9].CLK
clk => raddr_r[10].CLK
clk => raddr_r[11].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => counter_r[9].CLK
clk => counter_r[10].CLK
clk => counter_r[11].CLK
clk => counter_r[12].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => waddr_r[8].ACLR
rst => waddr_r[9].ACLR
rst => waddr_r[10].ACLR
rst => waddr_r[11].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => raddr_r[8].ACLR
rst => raddr_r[9].ACLR
rst => raddr_r[10].ACLR
rst => raddr_r[11].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => counter_r[9].ACLR
rst => counter_r[10].ACLR
rst => counter_r[11].ACLR
rst => counter_r[12].ACLR
rst => count_o[11]~reg0.ENA
rst => count_o[10]~reg0.ENA
rst => count_o[9]~reg0.ENA
rst => count_o[8]~reg0.ENA
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~19.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~18.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~17.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~16.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~15.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~14.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~13.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~12.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[8] <= count_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[9] <= count_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[10] <= count_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[11] <= count_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
count_o[8] <= fifo:fifo_i.count_o[8]
count_o[9] <= fifo:fifo_i.count_o[9]
count_o[10] <= fifo:fifo_i.count_o[10]
count_o[11] <= fifo:fifo_i.count_o[11]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:2:AdcSampleFifo_i|fifo:fifo_i
clk => RAM~20.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => count_o[8]~reg0.CLK
clk => count_o[9]~reg0.CLK
clk => count_o[10]~reg0.CLK
clk => count_o[11]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => waddr_r[8].CLK
clk => waddr_r[9].CLK
clk => waddr_r[10].CLK
clk => waddr_r[11].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => raddr_r[8].CLK
clk => raddr_r[9].CLK
clk => raddr_r[10].CLK
clk => raddr_r[11].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => counter_r[9].CLK
clk => counter_r[10].CLK
clk => counter_r[11].CLK
clk => counter_r[12].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => waddr_r[8].ACLR
rst => waddr_r[9].ACLR
rst => waddr_r[10].ACLR
rst => waddr_r[11].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => raddr_r[8].ACLR
rst => raddr_r[9].ACLR
rst => raddr_r[10].ACLR
rst => raddr_r[11].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => counter_r[9].ACLR
rst => counter_r[10].ACLR
rst => counter_r[11].ACLR
rst => counter_r[12].ACLR
rst => count_o[11]~reg0.ENA
rst => count_o[10]~reg0.ENA
rst => count_o[9]~reg0.ENA
rst => count_o[8]~reg0.ENA
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~19.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~18.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~17.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~16.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~15.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~14.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~13.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~12.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[8] <= count_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[9] <= count_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[10] <= count_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[11] <= count_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
count_o[8] <= fifo:fifo_i.count_o[8]
count_o[9] <= fifo:fifo_i.count_o[9]
count_o[10] <= fifo:fifo_i.count_o[10]
count_o[11] <= fifo:fifo_i.count_o[11]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:3:AdcSampleFifo_i|fifo:fifo_i
clk => RAM~20.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => count_o[8]~reg0.CLK
clk => count_o[9]~reg0.CLK
clk => count_o[10]~reg0.CLK
clk => count_o[11]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => waddr_r[8].CLK
clk => waddr_r[9].CLK
clk => waddr_r[10].CLK
clk => waddr_r[11].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => raddr_r[8].CLK
clk => raddr_r[9].CLK
clk => raddr_r[10].CLK
clk => raddr_r[11].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => counter_r[9].CLK
clk => counter_r[10].CLK
clk => counter_r[11].CLK
clk => counter_r[12].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => waddr_r[8].ACLR
rst => waddr_r[9].ACLR
rst => waddr_r[10].ACLR
rst => waddr_r[11].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => raddr_r[8].ACLR
rst => raddr_r[9].ACLR
rst => raddr_r[10].ACLR
rst => raddr_r[11].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => counter_r[9].ACLR
rst => counter_r[10].ACLR
rst => counter_r[11].ACLR
rst => counter_r[12].ACLR
rst => count_o[11]~reg0.ENA
rst => count_o[10]~reg0.ENA
rst => count_o[9]~reg0.ENA
rst => count_o[8]~reg0.ENA
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~19.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~18.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~17.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~16.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~15.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~14.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~13.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~12.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[8] <= count_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[9] <= count_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[10] <= count_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[11] <= count_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
count_o[8] <= fifo:fifo_i.count_o[8]
count_o[9] <= fifo:fifo_i.count_o[9]
count_o[10] <= fifo:fifo_i.count_o[10]
count_o[11] <= fifo:fifo_i.count_o[11]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:4:AdcSampleFifo_i|fifo:fifo_i
clk => RAM~20.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => count_o[8]~reg0.CLK
clk => count_o[9]~reg0.CLK
clk => count_o[10]~reg0.CLK
clk => count_o[11]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => waddr_r[8].CLK
clk => waddr_r[9].CLK
clk => waddr_r[10].CLK
clk => waddr_r[11].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => raddr_r[8].CLK
clk => raddr_r[9].CLK
clk => raddr_r[10].CLK
clk => raddr_r[11].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => counter_r[9].CLK
clk => counter_r[10].CLK
clk => counter_r[11].CLK
clk => counter_r[12].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => waddr_r[8].ACLR
rst => waddr_r[9].ACLR
rst => waddr_r[10].ACLR
rst => waddr_r[11].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => raddr_r[8].ACLR
rst => raddr_r[9].ACLR
rst => raddr_r[10].ACLR
rst => raddr_r[11].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => counter_r[9].ACLR
rst => counter_r[10].ACLR
rst => counter_r[11].ACLR
rst => counter_r[12].ACLR
rst => count_o[11]~reg0.ENA
rst => count_o[10]~reg0.ENA
rst => count_o[9]~reg0.ENA
rst => count_o[8]~reg0.ENA
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~19.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~18.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~17.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~16.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~15.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~14.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~13.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~12.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[8] <= count_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[9] <= count_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[10] <= count_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[11] <= count_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
count_o[8] <= fifo:fifo_i.count_o[8]
count_o[9] <= fifo:fifo_i.count_o[9]
count_o[10] <= fifo:fifo_i.count_o[10]
count_o[11] <= fifo:fifo_i.count_o[11]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:5:AdcSampleFifo_i|fifo:fifo_i
clk => RAM~20.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => count_o[8]~reg0.CLK
clk => count_o[9]~reg0.CLK
clk => count_o[10]~reg0.CLK
clk => count_o[11]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => waddr_r[8].CLK
clk => waddr_r[9].CLK
clk => waddr_r[10].CLK
clk => waddr_r[11].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => raddr_r[8].CLK
clk => raddr_r[9].CLK
clk => raddr_r[10].CLK
clk => raddr_r[11].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => counter_r[9].CLK
clk => counter_r[10].CLK
clk => counter_r[11].CLK
clk => counter_r[12].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => waddr_r[8].ACLR
rst => waddr_r[9].ACLR
rst => waddr_r[10].ACLR
rst => waddr_r[11].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => raddr_r[8].ACLR
rst => raddr_r[9].ACLR
rst => raddr_r[10].ACLR
rst => raddr_r[11].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => counter_r[9].ACLR
rst => counter_r[10].ACLR
rst => counter_r[11].ACLR
rst => counter_r[12].ACLR
rst => count_o[11]~reg0.ENA
rst => count_o[10]~reg0.ENA
rst => count_o[9]~reg0.ENA
rst => count_o[8]~reg0.ENA
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~19.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~18.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~17.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~16.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~15.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~14.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~13.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~12.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[8] <= count_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[9] <= count_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[10] <= count_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[11] <= count_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
count_o[8] <= fifo:fifo_i.count_o[8]
count_o[9] <= fifo:fifo_i.count_o[9]
count_o[10] <= fifo:fifo_i.count_o[10]
count_o[11] <= fifo:fifo_i.count_o[11]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:6:AdcSampleFifo_i|fifo:fifo_i
clk => RAM~20.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => count_o[8]~reg0.CLK
clk => count_o[9]~reg0.CLK
clk => count_o[10]~reg0.CLK
clk => count_o[11]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => waddr_r[8].CLK
clk => waddr_r[9].CLK
clk => waddr_r[10].CLK
clk => waddr_r[11].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => raddr_r[8].CLK
clk => raddr_r[9].CLK
clk => raddr_r[10].CLK
clk => raddr_r[11].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => counter_r[9].CLK
clk => counter_r[10].CLK
clk => counter_r[11].CLK
clk => counter_r[12].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => waddr_r[8].ACLR
rst => waddr_r[9].ACLR
rst => waddr_r[10].ACLR
rst => waddr_r[11].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => raddr_r[8].ACLR
rst => raddr_r[9].ACLR
rst => raddr_r[10].ACLR
rst => raddr_r[11].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => counter_r[9].ACLR
rst => counter_r[10].ACLR
rst => counter_r[11].ACLR
rst => counter_r[12].ACLR
rst => count_o[11]~reg0.ENA
rst => count_o[10]~reg0.ENA
rst => count_o[9]~reg0.ENA
rst => count_o[8]~reg0.ENA
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~19.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~18.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~17.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~16.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~15.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~14.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~13.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~12.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[8] <= count_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[9] <= count_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[10] <= count_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[11] <= count_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
count_o[8] <= fifo:fifo_i.count_o[8]
count_o[9] <= fifo:fifo_i.count_o[9]
count_o[10] <= fifo:fifo_i.count_o[10]
count_o[11] <= fifo:fifo_i.count_o[11]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ltc2378fifoPorts:ltc2378|gated_fifo:\GenAdcFifos:7:AdcSampleFifo_i|fifo:fifo_i
clk => RAM~20.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => RAM~16.CLK
clk => RAM~17.CLK
clk => RAM~18.CLK
clk => RAM~19.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => count_o[8]~reg0.CLK
clk => count_o[9]~reg0.CLK
clk => count_o[10]~reg0.CLK
clk => count_o[11]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => waddr_r[8].CLK
clk => waddr_r[9].CLK
clk => waddr_r[10].CLK
clk => waddr_r[11].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => raddr_r[8].CLK
clk => raddr_r[9].CLK
clk => raddr_r[10].CLK
clk => raddr_r[11].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => counter_r[9].CLK
clk => counter_r[10].CLK
clk => counter_r[11].CLK
clk => counter_r[12].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => waddr_r[8].ACLR
rst => waddr_r[9].ACLR
rst => waddr_r[10].ACLR
rst => waddr_r[11].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => raddr_r[8].ACLR
rst => raddr_r[9].ACLR
rst => raddr_r[10].ACLR
rst => raddr_r[11].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => counter_r[9].ACLR
rst => counter_r[10].ACLR
rst => counter_r[11].ACLR
rst => counter_r[12].ACLR
rst => count_o[11]~reg0.ENA
rst => count_o[10]~reg0.ENA
rst => count_o[9]~reg0.ENA
rst => count_o[8]~reg0.ENA
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~19.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~18.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~17.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~16.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~15.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~14.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~13.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~12.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[8] <= count_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[9] <= count_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[10] <= count_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[11] <= count_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:IBufDacMiso
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|SpiDacPorts:ClkDac_i
clk => SpiMasterPorts:Spi.clk
clk => DacReadback[0]~reg0.CLK
clk => DacReadback[1]~reg0.CLK
clk => DacReadback[2]~reg0.CLK
clk => DacReadback[3]~reg0.CLK
clk => DacReadback[4]~reg0.CLK
clk => DacReadback[5]~reg0.CLK
clk => DacReadback[6]~reg0.CLK
clk => DacReadback[7]~reg0.CLK
clk => DacReadback[8]~reg0.CLK
clk => DacReadback[9]~reg0.CLK
clk => DacReadback[10]~reg0.CLK
clk => DacReadback[11]~reg0.CLK
clk => DacReadback[12]~reg0.CLK
clk => DacReadback[13]~reg0.CLK
clk => DacReadback[14]~reg0.CLK
clk => DacReadback[15]~reg0.CLK
clk => LastSpiXferComplete.CLK
clk => LastWriteDac.CLK
clk => SpiRst.CLK
rst => LastSpiXferComplete.ACLR
rst => LastWriteDac.ACLR
rst => SpiRst.PRESET
rst => DacReadback[15]~reg0.ENA
rst => DacReadback[14]~reg0.ENA
rst => DacReadback[13]~reg0.ENA
rst => DacReadback[12]~reg0.ENA
rst => DacReadback[11]~reg0.ENA
rst => DacReadback[10]~reg0.ENA
rst => DacReadback[9]~reg0.ENA
rst => DacReadback[8]~reg0.ENA
rst => DacReadback[7]~reg0.ENA
rst => DacReadback[6]~reg0.ENA
rst => DacReadback[5]~reg0.ENA
rst => DacReadback[4]~reg0.ENA
rst => DacReadback[3]~reg0.ENA
rst => DacReadback[2]~reg0.ENA
rst => DacReadback[1]~reg0.ENA
rst => DacReadback[0]~reg0.ENA
nCs <= SpiRst.DB_MAX_OUTPUT_PORT_TYPE
Sck <= SpiMasterPorts:Spi.Sck
Mosi <= SpiMasterPorts:Spi.Mosi
Miso => SpiMasterPorts:Spi.Miso
DacWriteOut[0] => SpiMasterPorts:Spi.DataToMosi[0]
DacWriteOut[1] => SpiMasterPorts:Spi.DataToMosi[1]
DacWriteOut[2] => SpiMasterPorts:Spi.DataToMosi[2]
DacWriteOut[3] => SpiMasterPorts:Spi.DataToMosi[3]
DacWriteOut[4] => SpiMasterPorts:Spi.DataToMosi[4]
DacWriteOut[5] => SpiMasterPorts:Spi.DataToMosi[5]
DacWriteOut[6] => SpiMasterPorts:Spi.DataToMosi[6]
DacWriteOut[7] => SpiMasterPorts:Spi.DataToMosi[7]
DacWriteOut[8] => SpiMasterPorts:Spi.DataToMosi[8]
DacWriteOut[9] => SpiMasterPorts:Spi.DataToMosi[9]
DacWriteOut[10] => SpiMasterPorts:Spi.DataToMosi[10]
DacWriteOut[11] => SpiMasterPorts:Spi.DataToMosi[11]
DacWriteOut[12] => SpiMasterPorts:Spi.DataToMosi[12]
DacWriteOut[13] => SpiMasterPorts:Spi.DataToMosi[13]
DacWriteOut[14] => SpiMasterPorts:Spi.DataToMosi[14]
DacWriteOut[15] => SpiMasterPorts:Spi.DataToMosi[15]
WriteDac => process_0.IN1
WriteDac => SpiRst.OUTPUTSELECT
WriteDac => LastWriteDac.DATAIN
DacReadback[0] <= DacReadback[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[1] <= DacReadback[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[2] <= DacReadback[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[3] <= DacReadback[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[4] <= DacReadback[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[5] <= DacReadback[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[6] <= DacReadback[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[7] <= DacReadback[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[8] <= DacReadback[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[9] <= DacReadback[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[10] <= DacReadback[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[11] <= DacReadback[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[12] <= DacReadback[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[13] <= DacReadback[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[14] <= DacReadback[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DacReadback[15] <= DacReadback[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|SpiDacPorts:ClkDac_i|SpiMasterPorts:Spi
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
clk => ClkDiv[6].CLK
clk => ClkDiv[7].CLK
clk => ClkDiv[8].CLK
clk => SpiBitPos[0].CLK
clk => SpiBitPos[1].CLK
clk => SpiBitPos[2].CLK
clk => SpiBitPos[3].CLK
clk => SpiBitPos[4].CLK
clk => XferComplete_i.CLK
clk => DataFromMiso[0]~reg0.CLK
clk => DataFromMiso[1]~reg0.CLK
clk => DataFromMiso[2]~reg0.CLK
clk => DataFromMiso[3]~reg0.CLK
clk => DataFromMiso[4]~reg0.CLK
clk => DataFromMiso[5]~reg0.CLK
clk => DataFromMiso[6]~reg0.CLK
clk => DataFromMiso[7]~reg0.CLK
clk => DataFromMiso[8]~reg0.CLK
clk => DataFromMiso[9]~reg0.CLK
clk => DataFromMiso[10]~reg0.CLK
clk => DataFromMiso[11]~reg0.CLK
clk => DataFromMiso[12]~reg0.CLK
clk => DataFromMiso[13]~reg0.CLK
clk => DataFromMiso[14]~reg0.CLK
clk => DataFromMiso[15]~reg0.CLK
clk => DataToMosiLatched.CLK
clk => DataToMosi_i[0].CLK
clk => DataToMosi_i[1].CLK
clk => DataToMosi_i[2].CLK
clk => DataToMosi_i[3].CLK
clk => DataToMosi_i[4].CLK
clk => DataToMosi_i[5].CLK
clk => DataToMosi_i[6].CLK
clk => DataToMosi_i[7].CLK
clk => DataToMosi_i[8].CLK
clk => DataToMosi_i[9].CLK
clk => DataToMosi_i[10].CLK
clk => DataToMosi_i[11].CLK
clk => DataToMosi_i[12].CLK
clk => DataToMosi_i[13].CLK
clk => DataToMosi_i[14].CLK
clk => DataToMosi_i[15].CLK
clk => Mosi_i.CLK
clk => Sck_i.CLK
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
rst => ClkDiv[6].ACLR
rst => ClkDiv[7].ACLR
rst => ClkDiv[8].ACLR
rst => SpiBitPos[0].ACLR
rst => SpiBitPos[1].ACLR
rst => SpiBitPos[2].ACLR
rst => SpiBitPos[3].ACLR
rst => SpiBitPos[4].PRESET
rst => XferComplete_i.ACLR
rst => DataFromMiso[0]~reg0.ACLR
rst => DataFromMiso[1]~reg0.ACLR
rst => DataFromMiso[2]~reg0.ACLR
rst => DataFromMiso[3]~reg0.ACLR
rst => DataFromMiso[4]~reg0.ACLR
rst => DataFromMiso[5]~reg0.ACLR
rst => DataFromMiso[6]~reg0.ACLR
rst => DataFromMiso[7]~reg0.ACLR
rst => DataFromMiso[8]~reg0.ACLR
rst => DataFromMiso[9]~reg0.ACLR
rst => DataFromMiso[10]~reg0.ACLR
rst => DataFromMiso[11]~reg0.ACLR
rst => DataFromMiso[12]~reg0.ACLR
rst => DataFromMiso[13]~reg0.ACLR
rst => DataFromMiso[14]~reg0.ACLR
rst => DataFromMiso[15]~reg0.ALOAD
rst => DataToMosiLatched.ACLR
rst => DataToMosi_i[0].ACLR
rst => DataToMosi_i[1].ACLR
rst => DataToMosi_i[2].ACLR
rst => DataToMosi_i[3].ACLR
rst => DataToMosi_i[4].ACLR
rst => DataToMosi_i[5].ACLR
rst => DataToMosi_i[6].ACLR
rst => DataToMosi_i[7].ACLR
rst => DataToMosi_i[8].ACLR
rst => DataToMosi_i[9].ACLR
rst => DataToMosi_i[10].ACLR
rst => DataToMosi_i[11].ACLR
rst => DataToMosi_i[12].ACLR
rst => DataToMosi_i[13].ACLR
rst => DataToMosi_i[14].ACLR
rst => DataToMosi_i[15].ACLR
rst => Mosi_i.ALOAD
rst => Sck_i.PRESET
Mosi <= Mosi_i.DB_MAX_OUTPUT_PORT_TYPE
Sck <= Sck_i.DB_MAX_OUTPUT_PORT_TYPE
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso[15]~reg0.ADATA
DataToMosi[0] => DataToMosi_i[0].DATAIN
DataToMosi[1] => DataToMosi_i[1].DATAIN
DataToMosi[2] => DataToMosi_i[2].DATAIN
DataToMosi[3] => DataToMosi_i[3].DATAIN
DataToMosi[4] => DataToMosi_i[4].DATAIN
DataToMosi[5] => DataToMosi_i[5].DATAIN
DataToMosi[6] => DataToMosi_i[6].DATAIN
DataToMosi[7] => DataToMosi_i[7].DATAIN
DataToMosi[8] => DataToMosi_i[8].DATAIN
DataToMosi[9] => DataToMosi_i[9].DATAIN
DataToMosi[10] => DataToMosi_i[10].DATAIN
DataToMosi[11] => DataToMosi_i[11].DATAIN
DataToMosi[12] => DataToMosi_i[12].DATAIN
DataToMosi[13] => DataToMosi_i[13].DATAIN
DataToMosi[14] => DataToMosi_i[14].DATAIN
DataToMosi[15] => Mosi_i.DATAB
DataToMosi[15] => Mosi_i.ADATA
DataToMosi[15] => DataToMosi_i[15].DATAIN
DataFromMiso[0] <= DataFromMiso[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[1] <= DataFromMiso[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[2] <= DataFromMiso[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[3] <= DataFromMiso[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[4] <= DataFromMiso[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[5] <= DataFromMiso[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[6] <= DataFromMiso[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[7] <= DataFromMiso[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[8] <= DataFromMiso[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[9] <= DataFromMiso[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[10] <= DataFromMiso[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[11] <= DataFromMiso[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[12] <= DataFromMiso[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[13] <= DataFromMiso[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[14] <= DataFromMiso[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[15] <= DataFromMiso[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
XferComplete <= XferComplete_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifoParity:GpsUart
clk => IBufP2Ports:ClkSyncWrite.clk
clk => gated_fifo:UartFifo.clk
uclk => ClockDividerPorts:UartClkDiv.clk
rst => ClockDividerPorts:UartClkDiv.rst
rst => UartRxParity:Uart.Reset
rst => gated_fifo:UartFifo.rst
Rxd => IBufP2Ports:ClkSyncRxd.I
ReadFifo => gated_fifo:UartFifo.rone_i
FifoReadAck <= gated_fifo:UartFifo.r_ack
FifoReadData[0] <= gated_fifo:UartFifo.data_o[0]
FifoReadData[1] <= gated_fifo:UartFifo.data_o[1]
FifoReadData[2] <= gated_fifo:UartFifo.data_o[2]
FifoReadData[3] <= gated_fifo:UartFifo.data_o[3]
FifoReadData[4] <= gated_fifo:UartFifo.data_o[4]
FifoReadData[5] <= gated_fifo:UartFifo.data_o[5]
FifoReadData[6] <= gated_fifo:UartFifo.data_o[6]
FifoReadData[7] <= gated_fifo:UartFifo.data_o[7]
FifoFull <= gated_fifo:UartFifo.full_o
FifoEmpty <= gated_fifo:UartFifo.empty_o
FifoCount[0] <= gated_fifo:UartFifo.count_o[0]
FifoCount[1] <= gated_fifo:UartFifo.count_o[1]
FifoCount[2] <= gated_fifo:UartFifo.count_o[2]
FifoCount[3] <= gated_fifo:UartFifo.count_o[3]
FifoCount[4] <= gated_fifo:UartFifo.count_o[4]
FifoCount[5] <= gated_fifo:UartFifo.count_o[5]
FifoCount[6] <= gated_fifo:UartFifo.count_o[6]
FifoCount[7] <= gated_fifo:UartFifo.count_o[7]


|MountainOperatorPorts|UartRxFifoParity:GpsUart|ClockDividerPorts:UartClkDiv
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifoParity:GpsUart|IBufP2Ports:ClkSyncRxd
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifoParity:GpsUart|UartRxParity:Uart
Clk => RReg[0].CLK
Clk => RReg[1].CLK
Clk => RReg[2].CLK
Clk => RReg[3].CLK
Clk => RReg[4].CLK
Clk => RReg[5].CLK
Clk => RReg[6].CLK
Clk => RReg[7].CLK
Clk => RxAv~reg0.CLK
Clk => DataO[0]~reg0.CLK
Clk => DataO[1]~reg0.CLK
Clk => DataO[2]~reg0.CLK
Clk => DataO[3]~reg0.CLK
Clk => DataO[4]~reg0.CLK
Clk => DataO[5]~reg0.CLK
Clk => DataO[6]~reg0.CLK
Clk => DataO[7]~reg0.CLK
Clk => \RxProc:SampleCnt[0].CLK
Clk => \RxProc:SampleCnt[1].CLK
Clk => \RxProc:SampleCnt[2].CLK
Clk => \RxProc:SampleCnt[3].CLK
Clk => \RxProc:BitPos[0].CLK
Clk => \RxProc:BitPos[1].CLK
Clk => \RxProc:BitPos[2].CLK
Clk => \RxProc:BitPos[3].CLK
Reset => \RxProc:BitPos[0].ACLR
Reset => \RxProc:BitPos[1].ACLR
Reset => \RxProc:BitPos[2].ACLR
Reset => \RxProc:BitPos[3].ACLR
Reset => RReg[0].ENA
Reset => \RxProc:SampleCnt[3].ENA
Reset => \RxProc:SampleCnt[2].ENA
Reset => \RxProc:SampleCnt[1].ENA
Reset => \RxProc:SampleCnt[0].ENA
Reset => DataO[7]~reg0.ENA
Reset => DataO[6]~reg0.ENA
Reset => DataO[5]~reg0.ENA
Reset => DataO[4]~reg0.ENA
Reset => DataO[3]~reg0.ENA
Reset => DataO[2]~reg0.ENA
Reset => DataO[1]~reg0.ENA
Reset => DataO[0]~reg0.ENA
Reset => RxAv~reg0.ENA
Reset => RReg[7].ENA
Reset => RReg[6].ENA
Reset => RReg[5].ENA
Reset => RReg[4].ENA
Reset => RReg[3].ENA
Reset => RReg[2].ENA
Reset => RReg[1].ENA
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => RxAv.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => \RxProc:BitPos[3].ENA
Enable => \RxProc:BitPos[2].ENA
Enable => \RxProc:BitPos[1].ENA
Enable => \RxProc:BitPos[0].ENA
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxAv <= RxAv~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[0] <= DataO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[1] <= DataO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[2] <= DataO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[3] <= DataO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[4] <= DataO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[5] <= DataO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[6] <= DataO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[7] <= DataO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifoParity:GpsUart|IBufP2Ports:ClkSyncWrite
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifoParity:GpsUart|gated_fifo:UartFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifoParity:GpsUart|gated_fifo:UartFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifoParity:GpsOutUart
clk => gated_fifo:UartTxFifo.clk
clk => StartTx.CLK
clk => ReadStrobe.CLK
clk => IBufP2Ports:IBufTxInProgress_i.clk
clk => IBufP2Ports:IBufCts.clk
clk => CurrentState~1.DATAIN
clk => NextState~5.DATAIN
uclk => ClockDividerPorts:BitClockDiv.clk
rst => gated_fifo:UartTxFifo.rst
rst => CurrentState.Tx.OUTPUTSELECT
rst => CurrentState.WaitAck.OUTPUTSELECT
rst => CurrentState.StartRead.OUTPUTSELECT
rst => CurrentState.Idle.OUTPUTSELECT
rst => StartTx.ACLR
rst => ReadStrobe.ACLR
rst => ClockDividerPorts:BitClockDiv.rst
rst => UartTxParity:UartTxUart.Reset
rst => NextState~7.DATAIN
WriteStrobe => gated_fifo:UartTxFifo.wone_i
WriteData[0] => gated_fifo:UartTxFifo.data_i[0]
WriteData[1] => gated_fifo:UartTxFifo.data_i[1]
WriteData[2] => gated_fifo:UartTxFifo.data_i[2]
WriteData[3] => gated_fifo:UartTxFifo.data_i[3]
WriteData[4] => gated_fifo:UartTxFifo.data_i[4]
WriteData[5] => gated_fifo:UartTxFifo.data_i[5]
WriteData[6] => gated_fifo:UartTxFifo.data_i[6]
WriteData[7] => gated_fifo:UartTxFifo.data_i[7]
FifoFull <= gated_fifo:UartTxFifo.full_o
FifoEmpty <= gated_fifo:UartTxFifo.empty_o
FifoCount[0] <= gated_fifo:UartTxFifo.count_o[0]
FifoCount[1] <= gated_fifo:UartTxFifo.count_o[1]
FifoCount[2] <= gated_fifo:UartTxFifo.count_o[2]
FifoCount[3] <= gated_fifo:UartTxFifo.count_o[3]
FifoCount[4] <= gated_fifo:UartTxFifo.count_o[4]
FifoCount[5] <= gated_fifo:UartTxFifo.count_o[5]
FifoCount[6] <= gated_fifo:UartTxFifo.count_o[6]
FifoCount[7] <= gated_fifo:UartTxFifo.count_o[7]
BitClockOut <= ClockDividerPorts:BitClockDiv.div
TxInProgress <= IBufP2Ports:IBufTxInProgress_i.O
Cts => IBufP2Ports:IBufCts.I
Txd <= UartTxParity:UartTxUart.TxD


|MountainOperatorPorts|UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifoParity:GpsOutUart|gated_fifo:UartTxFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifoParity:GpsOutUart|ClockDividerPorts:BitClockDiv
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
clk => ClkDiv[6].CLK
clk => ClkDiv[7].CLK
clk => ClkDiv[8].CLK
clk => ClkDiv[9].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
rst => ClkDiv[6].ACLR
rst => ClkDiv[7].ACLR
rst => ClkDiv[8].ACLR
rst => ClkDiv[9].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufStartTx
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifoParity:GpsOutUart|UartTxParity:UartTxUart
Clk => LastGo.CLK
Clk => ParityBit.CLK
Clk => Busy~reg0.CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Clk => TxD~reg0.CLK
Reset => ParityBit.ACLR
Reset => Busy~reg0.ACLR
Reset => BitCnt[0].ACLR
Reset => BitCnt[1].PRESET
Reset => BitCnt[2].PRESET
Reset => BitCnt[3].PRESET
Reset => TxD~reg0.PRESET
Reset => LastGo.ENA
Go => process_0.IN1
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => LastGo.DATAB
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
Busy <= Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[0] => Mux0.IN7
Data[1] => Mux0.IN6
Data[2] => Mux0.IN5
Data[3] => Mux0.IN4
Data[4] => Mux0.IN3
Data[5] => Mux0.IN2
Data[6] => Mux0.IN1
Data[7] => Mux0.IN0


|MountainOperatorPorts|UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufTxInProgress_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifoParity:GpsOutUart|IBufP2Ports:IBufCts
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:UsbUart
clk => IBufP2Ports:ClkSyncWrite.clk
clk => gated_fifo:UartFifo.clk
uclk => UartRx:Uart.clk
rst => UartRx:Uart.rst
rst => gated_fifo:UartFifo.rst
Rxd => UartRx:Uart.Rxd
RxComplete <= UartRx:Uart.RxComplete
ReadFifo => gated_fifo:UartFifo.rone_i
FifoReadAck <= gated_fifo:UartFifo.r_ack
FifoReadData[0] <= gated_fifo:UartFifo.data_o[0]
FifoReadData[1] <= gated_fifo:UartFifo.data_o[1]
FifoReadData[2] <= gated_fifo:UartFifo.data_o[2]
FifoReadData[3] <= gated_fifo:UartFifo.data_o[3]
FifoReadData[4] <= gated_fifo:UartFifo.data_o[4]
FifoReadData[5] <= gated_fifo:UartFifo.data_o[5]
FifoReadData[6] <= gated_fifo:UartFifo.data_o[6]
FifoReadData[7] <= gated_fifo:UartFifo.data_o[7]
FifoFull <= gated_fifo:UartFifo.full_o
FifoEmpty <= gated_fifo:UartFifo.empty_o
FifoCount[0] <= gated_fifo:UartFifo.count_o[0]
FifoCount[1] <= gated_fifo:UartFifo.count_o[1]
FifoCount[2] <= gated_fifo:UartFifo.count_o[2]
FifoCount[3] <= gated_fifo:UartFifo.count_o[3]
FifoCount[4] <= gated_fifo:UartFifo.count_o[4]
FifoCount[5] <= gated_fifo:UartFifo.count_o[5]
FifoCount[6] <= gated_fifo:UartFifo.count_o[6]
FifoCount[7] <= gated_fifo:UartFifo.count_o[7]


|MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart
clk => ClockDividerPorts:UartClkDiv.clk
rst => ClockDividerPorts:UartClkDiv.rst
rst => UartRxRaw:Uart.Reset
Rxd => IBufP2Ports:ClkSyncRxd.I
RxComplete <= UartRxRaw:Uart.RxAv
UartClk <= ClockDividerPorts:UartClkDiv.div
RxData[0] <= UartRxRaw:Uart.DataO[0]
RxData[1] <= UartRxRaw:Uart.DataO[1]
RxData[2] <= UartRxRaw:Uart.DataO[2]
RxData[3] <= UartRxRaw:Uart.DataO[3]
RxData[4] <= UartRxRaw:Uart.DataO[4]
RxData[5] <= UartRxRaw:Uart.DataO[5]
RxData[6] <= UartRxRaw:Uart.DataO[6]
RxData[7] <= UartRxRaw:Uart.DataO[7]


|MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|ClockDividerPorts:UartClkDiv
clk => div_i.CLK
clk => ClkDiv.CLK
rst => div_i.ACLR
rst => ClkDiv.ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:UsbUart|UartRx:Uart|UartRxRaw:Uart
Clk => RReg[0].CLK
Clk => RReg[1].CLK
Clk => RReg[2].CLK
Clk => RReg[3].CLK
Clk => RReg[4].CLK
Clk => RReg[5].CLK
Clk => RReg[6].CLK
Clk => RReg[7].CLK
Clk => DataO[0]~reg0.CLK
Clk => DataO[1]~reg0.CLK
Clk => DataO[2]~reg0.CLK
Clk => DataO[3]~reg0.CLK
Clk => DataO[4]~reg0.CLK
Clk => DataO[5]~reg0.CLK
Clk => DataO[6]~reg0.CLK
Clk => DataO[7]~reg0.CLK
Clk => RxAv~reg0.CLK
Clk => \RxProc:SampleCnt[0].CLK
Clk => \RxProc:SampleCnt[1].CLK
Clk => \RxProc:SampleCnt[2].CLK
Clk => \RxProc:SampleCnt[3].CLK
Clk => \RxProc:BitPos[0].CLK
Clk => \RxProc:BitPos[1].CLK
Clk => \RxProc:BitPos[2].CLK
Clk => \RxProc:BitPos[3].CLK
Reset => RxAv~reg0.ACLR
Reset => \RxProc:BitPos[0].ACLR
Reset => \RxProc:BitPos[1].ACLR
Reset => \RxProc:BitPos[2].ACLR
Reset => \RxProc:BitPos[3].ACLR
Reset => RReg[0].ENA
Reset => \RxProc:SampleCnt[3].ENA
Reset => \RxProc:SampleCnt[2].ENA
Reset => \RxProc:SampleCnt[1].ENA
Reset => \RxProc:SampleCnt[0].ENA
Reset => DataO[7]~reg0.ENA
Reset => DataO[6]~reg0.ENA
Reset => DataO[5]~reg0.ENA
Reset => DataO[4]~reg0.ENA
Reset => DataO[3]~reg0.ENA
Reset => DataO[2]~reg0.ENA
Reset => DataO[1]~reg0.ENA
Reset => DataO[0]~reg0.ENA
Reset => RReg[7].ENA
Reset => RReg[6].ENA
Reset => RReg[5].ENA
Reset => RReg[4].ENA
Reset => RReg[3].ENA
Reset => RReg[2].ENA
Reset => RReg[1].ENA
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => \RxProc:BitPos[3].ENA
Enable => \RxProc:BitPos[2].ENA
Enable => \RxProc:BitPos[1].ENA
Enable => \RxProc:BitPos[0].ENA
Enable => RxAv~reg0.ENA
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxAv <= RxAv~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[0] <= DataO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[1] <= DataO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[2] <= DataO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[3] <= DataO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[4] <= DataO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[5] <= DataO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[6] <= DataO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[7] <= DataO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:UsbUart|IBufP2Ports:ClkSyncWrite
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:UsbUart|gated_fifo:UartFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:UsbUart|gated_fifo:UartFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:ZigUart
clk => IBufP2Ports:ClkSyncWrite.clk
clk => gated_fifo:UartFifo.clk
uclk => UartRx:Uart.clk
rst => UartRx:Uart.rst
rst => gated_fifo:UartFifo.rst
Rxd => UartRx:Uart.Rxd
RxComplete <= UartRx:Uart.RxComplete
ReadFifo => gated_fifo:UartFifo.rone_i
FifoReadAck <= gated_fifo:UartFifo.r_ack
FifoReadData[0] <= gated_fifo:UartFifo.data_o[0]
FifoReadData[1] <= gated_fifo:UartFifo.data_o[1]
FifoReadData[2] <= gated_fifo:UartFifo.data_o[2]
FifoReadData[3] <= gated_fifo:UartFifo.data_o[3]
FifoReadData[4] <= gated_fifo:UartFifo.data_o[4]
FifoReadData[5] <= gated_fifo:UartFifo.data_o[5]
FifoReadData[6] <= gated_fifo:UartFifo.data_o[6]
FifoReadData[7] <= gated_fifo:UartFifo.data_o[7]
FifoFull <= gated_fifo:UartFifo.full_o
FifoEmpty <= gated_fifo:UartFifo.empty_o
FifoCount[0] <= gated_fifo:UartFifo.count_o[0]
FifoCount[1] <= gated_fifo:UartFifo.count_o[1]
FifoCount[2] <= gated_fifo:UartFifo.count_o[2]
FifoCount[3] <= gated_fifo:UartFifo.count_o[3]
FifoCount[4] <= gated_fifo:UartFifo.count_o[4]
FifoCount[5] <= gated_fifo:UartFifo.count_o[5]
FifoCount[6] <= gated_fifo:UartFifo.count_o[6]
FifoCount[7] <= gated_fifo:UartFifo.count_o[7]


|MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart
clk => ClockDividerPorts:UartClkDiv.clk
rst => ClockDividerPorts:UartClkDiv.rst
rst => UartRxRaw:Uart.Reset
Rxd => IBufP2Ports:ClkSyncRxd.I
RxComplete <= UartRxRaw:Uart.RxAv
UartClk <= ClockDividerPorts:UartClkDiv.div
RxData[0] <= UartRxRaw:Uart.DataO[0]
RxData[1] <= UartRxRaw:Uart.DataO[1]
RxData[2] <= UartRxRaw:Uart.DataO[2]
RxData[3] <= UartRxRaw:Uart.DataO[3]
RxData[4] <= UartRxRaw:Uart.DataO[4]
RxData[5] <= UartRxRaw:Uart.DataO[5]
RxData[6] <= UartRxRaw:Uart.DataO[6]
RxData[7] <= UartRxRaw:Uart.DataO[7]


|MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|ClockDividerPorts:UartClkDiv
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:ZigUart|UartRx:Uart|UartRxRaw:Uart
Clk => RReg[0].CLK
Clk => RReg[1].CLK
Clk => RReg[2].CLK
Clk => RReg[3].CLK
Clk => RReg[4].CLK
Clk => RReg[5].CLK
Clk => RReg[6].CLK
Clk => RReg[7].CLK
Clk => DataO[0]~reg0.CLK
Clk => DataO[1]~reg0.CLK
Clk => DataO[2]~reg0.CLK
Clk => DataO[3]~reg0.CLK
Clk => DataO[4]~reg0.CLK
Clk => DataO[5]~reg0.CLK
Clk => DataO[6]~reg0.CLK
Clk => DataO[7]~reg0.CLK
Clk => RxAv~reg0.CLK
Clk => \RxProc:SampleCnt[0].CLK
Clk => \RxProc:SampleCnt[1].CLK
Clk => \RxProc:SampleCnt[2].CLK
Clk => \RxProc:SampleCnt[3].CLK
Clk => \RxProc:BitPos[0].CLK
Clk => \RxProc:BitPos[1].CLK
Clk => \RxProc:BitPos[2].CLK
Clk => \RxProc:BitPos[3].CLK
Reset => RxAv~reg0.ACLR
Reset => \RxProc:BitPos[0].ACLR
Reset => \RxProc:BitPos[1].ACLR
Reset => \RxProc:BitPos[2].ACLR
Reset => \RxProc:BitPos[3].ACLR
Reset => RReg[0].ENA
Reset => \RxProc:SampleCnt[3].ENA
Reset => \RxProc:SampleCnt[2].ENA
Reset => \RxProc:SampleCnt[1].ENA
Reset => \RxProc:SampleCnt[0].ENA
Reset => DataO[7]~reg0.ENA
Reset => DataO[6]~reg0.ENA
Reset => DataO[5]~reg0.ENA
Reset => DataO[4]~reg0.ENA
Reset => DataO[3]~reg0.ENA
Reset => DataO[2]~reg0.ENA
Reset => DataO[1]~reg0.ENA
Reset => DataO[0]~reg0.ENA
Reset => RReg[7].ENA
Reset => RReg[6].ENA
Reset => RReg[5].ENA
Reset => RReg[4].ENA
Reset => RReg[3].ENA
Reset => RReg[2].ENA
Reset => RReg[1].ENA
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => \RxProc:BitPos[3].ENA
Enable => \RxProc:BitPos[2].ENA
Enable => \RxProc:BitPos[1].ENA
Enable => \RxProc:BitPos[0].ENA
Enable => RxAv~reg0.ENA
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxAv <= RxAv~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[0] <= DataO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[1] <= DataO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[2] <= DataO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[3] <= DataO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[4] <= DataO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[5] <= DataO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[6] <= DataO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[7] <= DataO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:ZigUart|IBufP2Ports:ClkSyncWrite
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:ZigUart|gated_fifo:UartFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:ZigUart|gated_fifo:UartFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:ZigOutUart
clk => gated_fifo:UartTxFifo.clk
clk => StartTx.CLK
clk => ReadStrobe.CLK
clk => IBufP2Ports:IBufTxInProgress_i.clk
clk => IBufP2Ports:IBufCts.clk
clk => CurrentState~1.DATAIN
clk => NextState~5.DATAIN
uclk => ClockDividerPorts:BitClockDiv.clk
rst => gated_fifo:UartTxFifo.rst
rst => CurrentState.Tx.OUTPUTSELECT
rst => CurrentState.WaitAck.OUTPUTSELECT
rst => CurrentState.StartRead.OUTPUTSELECT
rst => CurrentState.Idle.OUTPUTSELECT
rst => StartTx.ACLR
rst => ReadStrobe.ACLR
rst => ClockDividerPorts:BitClockDiv.rst
rst => UartTx:UartTxUart.Reset
rst => NextState~7.DATAIN
WriteStrobe => gated_fifo:UartTxFifo.wone_i
WriteData[0] => gated_fifo:UartTxFifo.data_i[0]
WriteData[1] => gated_fifo:UartTxFifo.data_i[1]
WriteData[2] => gated_fifo:UartTxFifo.data_i[2]
WriteData[3] => gated_fifo:UartTxFifo.data_i[3]
WriteData[4] => gated_fifo:UartTxFifo.data_i[4]
WriteData[5] => gated_fifo:UartTxFifo.data_i[5]
WriteData[6] => gated_fifo:UartTxFifo.data_i[6]
WriteData[7] => gated_fifo:UartTxFifo.data_i[7]
FifoFull <= gated_fifo:UartTxFifo.full_o
FifoEmpty <= gated_fifo:UartTxFifo.empty_o
FifoCount[0] <= gated_fifo:UartTxFifo.count_o[0]
FifoCount[1] <= gated_fifo:UartTxFifo.count_o[1]
FifoCount[2] <= gated_fifo:UartTxFifo.count_o[2]
FifoCount[3] <= gated_fifo:UartTxFifo.count_o[3]
FifoCount[4] <= gated_fifo:UartTxFifo.count_o[4]
FifoCount[5] <= gated_fifo:UartTxFifo.count_o[5]
FifoCount[6] <= gated_fifo:UartTxFifo.count_o[6]
FifoCount[7] <= gated_fifo:UartTxFifo.count_o[7]
BitClockOut <= ClockDividerPorts:BitClockDiv.div
TxInProgress <= IBufP2Ports:IBufTxInProgress_i.O
Cts => IBufP2Ports:IBufCts.I
Txd <= UartTx:UartTxUart.TxD


|MountainOperatorPorts|UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:ZigOutUart|gated_fifo:UartTxFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:ZigOutUart|ClockDividerPorts:BitClockDiv
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:ZigOutUart|IBufP2Ports:IBufStartTx
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:ZigOutUart|UartTx:UartTxUart
Clk => Busy~reg0.CLK
Clk => LastGo.CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Clk => TxD~reg0.CLK
Reset => BitCnt[0].ACLR
Reset => BitCnt[1].ACLR
Reset => BitCnt[2].ACLR
Reset => BitCnt[3].ACLR
Reset => TxD~reg0.PRESET
Reset => LastGo.ENA
Reset => Busy~reg0.ENA
Go => process_0.IN1
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => LastGo.DATAB
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
Busy <= Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[0] => Mux0.IN7
Data[1] => Mux0.IN6
Data[2] => Mux0.IN5
Data[3] => Mux0.IN4
Data[4] => Mux0.IN3
Data[5] => Mux0.IN2
Data[6] => Mux0.IN1
Data[7] => Mux0.IN0


|MountainOperatorPorts|UartTxFifo:ZigOutUart|IBufP2Ports:IBufTxInProgress_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:ZigOutUart|IBufP2Ports:IBufCts
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:AClkUart
clk => IBufP2Ports:ClkSyncWrite.clk
clk => gated_fifo:UartFifo.clk
uclk => UartRx:Uart.clk
rst => UartRx:Uart.rst
rst => gated_fifo:UartFifo.rst
Rxd => UartRx:Uart.Rxd
RxComplete <= UartRx:Uart.RxComplete
ReadFifo => gated_fifo:UartFifo.rone_i
FifoReadAck <= gated_fifo:UartFifo.r_ack
FifoReadData[0] <= gated_fifo:UartFifo.data_o[0]
FifoReadData[1] <= gated_fifo:UartFifo.data_o[1]
FifoReadData[2] <= gated_fifo:UartFifo.data_o[2]
FifoReadData[3] <= gated_fifo:UartFifo.data_o[3]
FifoReadData[4] <= gated_fifo:UartFifo.data_o[4]
FifoReadData[5] <= gated_fifo:UartFifo.data_o[5]
FifoReadData[6] <= gated_fifo:UartFifo.data_o[6]
FifoReadData[7] <= gated_fifo:UartFifo.data_o[7]
FifoFull <= gated_fifo:UartFifo.full_o
FifoEmpty <= gated_fifo:UartFifo.empty_o
FifoCount[0] <= gated_fifo:UartFifo.count_o[0]
FifoCount[1] <= gated_fifo:UartFifo.count_o[1]
FifoCount[2] <= gated_fifo:UartFifo.count_o[2]
FifoCount[3] <= gated_fifo:UartFifo.count_o[3]
FifoCount[4] <= gated_fifo:UartFifo.count_o[4]
FifoCount[5] <= gated_fifo:UartFifo.count_o[5]
FifoCount[6] <= gated_fifo:UartFifo.count_o[6]
FifoCount[7] <= gated_fifo:UartFifo.count_o[7]


|MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart
clk => ClockDividerPorts:UartClkDiv.clk
rst => ClockDividerPorts:UartClkDiv.rst
rst => UartRxRaw:Uart.Reset
Rxd => IBufP2Ports:ClkSyncRxd.I
RxComplete <= UartRxRaw:Uart.RxAv
UartClk <= ClockDividerPorts:UartClkDiv.div
RxData[0] <= UartRxRaw:Uart.DataO[0]
RxData[1] <= UartRxRaw:Uart.DataO[1]
RxData[2] <= UartRxRaw:Uart.DataO[2]
RxData[3] <= UartRxRaw:Uart.DataO[3]
RxData[4] <= UartRxRaw:Uart.DataO[4]
RxData[5] <= UartRxRaw:Uart.DataO[5]
RxData[6] <= UartRxRaw:Uart.DataO[6]
RxData[7] <= UartRxRaw:Uart.DataO[7]


|MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|ClockDividerPorts:UartClkDiv
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:AClkUart|UartRx:Uart|UartRxRaw:Uart
Clk => RReg[0].CLK
Clk => RReg[1].CLK
Clk => RReg[2].CLK
Clk => RReg[3].CLK
Clk => RReg[4].CLK
Clk => RReg[5].CLK
Clk => RReg[6].CLK
Clk => RReg[7].CLK
Clk => DataO[0]~reg0.CLK
Clk => DataO[1]~reg0.CLK
Clk => DataO[2]~reg0.CLK
Clk => DataO[3]~reg0.CLK
Clk => DataO[4]~reg0.CLK
Clk => DataO[5]~reg0.CLK
Clk => DataO[6]~reg0.CLK
Clk => DataO[7]~reg0.CLK
Clk => RxAv~reg0.CLK
Clk => \RxProc:SampleCnt[0].CLK
Clk => \RxProc:SampleCnt[1].CLK
Clk => \RxProc:SampleCnt[2].CLK
Clk => \RxProc:SampleCnt[3].CLK
Clk => \RxProc:BitPos[0].CLK
Clk => \RxProc:BitPos[1].CLK
Clk => \RxProc:BitPos[2].CLK
Clk => \RxProc:BitPos[3].CLK
Reset => RxAv~reg0.ACLR
Reset => \RxProc:BitPos[0].ACLR
Reset => \RxProc:BitPos[1].ACLR
Reset => \RxProc:BitPos[2].ACLR
Reset => \RxProc:BitPos[3].ACLR
Reset => RReg[0].ENA
Reset => \RxProc:SampleCnt[3].ENA
Reset => \RxProc:SampleCnt[2].ENA
Reset => \RxProc:SampleCnt[1].ENA
Reset => \RxProc:SampleCnt[0].ENA
Reset => DataO[7]~reg0.ENA
Reset => DataO[6]~reg0.ENA
Reset => DataO[5]~reg0.ENA
Reset => DataO[4]~reg0.ENA
Reset => DataO[3]~reg0.ENA
Reset => DataO[2]~reg0.ENA
Reset => DataO[1]~reg0.ENA
Reset => DataO[0]~reg0.ENA
Reset => RReg[7].ENA
Reset => RReg[6].ENA
Reset => RReg[5].ENA
Reset => RReg[4].ENA
Reset => RReg[3].ENA
Reset => RReg[2].ENA
Reset => RReg[1].ENA
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => \RxProc:BitPos[3].ENA
Enable => \RxProc:BitPos[2].ENA
Enable => \RxProc:BitPos[1].ENA
Enable => \RxProc:BitPos[0].ENA
Enable => RxAv~reg0.ENA
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxAv <= RxAv~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[0] <= DataO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[1] <= DataO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[2] <= DataO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[3] <= DataO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[4] <= DataO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[5] <= DataO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[6] <= DataO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[7] <= DataO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:AClkUart|IBufP2Ports:ClkSyncWrite
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:AClkUart|gated_fifo:UartFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:AClkUart|gated_fifo:UartFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:AClkOutUart
clk => gated_fifo:UartTxFifo.clk
clk => StartTx.CLK
clk => ReadStrobe.CLK
clk => IBufP2Ports:IBufTxInProgress_i.clk
clk => IBufP2Ports:IBufCts.clk
clk => CurrentState~1.DATAIN
clk => NextState~5.DATAIN
uclk => ClockDividerPorts:BitClockDiv.clk
rst => gated_fifo:UartTxFifo.rst
rst => CurrentState.Tx.OUTPUTSELECT
rst => CurrentState.WaitAck.OUTPUTSELECT
rst => CurrentState.StartRead.OUTPUTSELECT
rst => CurrentState.Idle.OUTPUTSELECT
rst => StartTx.ACLR
rst => ReadStrobe.ACLR
rst => ClockDividerPorts:BitClockDiv.rst
rst => UartTx:UartTxUart.Reset
rst => NextState~7.DATAIN
WriteStrobe => gated_fifo:UartTxFifo.wone_i
WriteData[0] => gated_fifo:UartTxFifo.data_i[0]
WriteData[1] => gated_fifo:UartTxFifo.data_i[1]
WriteData[2] => gated_fifo:UartTxFifo.data_i[2]
WriteData[3] => gated_fifo:UartTxFifo.data_i[3]
WriteData[4] => gated_fifo:UartTxFifo.data_i[4]
WriteData[5] => gated_fifo:UartTxFifo.data_i[5]
WriteData[6] => gated_fifo:UartTxFifo.data_i[6]
WriteData[7] => gated_fifo:UartTxFifo.data_i[7]
FifoFull <= gated_fifo:UartTxFifo.full_o
FifoEmpty <= gated_fifo:UartTxFifo.empty_o
FifoCount[0] <= gated_fifo:UartTxFifo.count_o[0]
FifoCount[1] <= gated_fifo:UartTxFifo.count_o[1]
FifoCount[2] <= gated_fifo:UartTxFifo.count_o[2]
FifoCount[3] <= gated_fifo:UartTxFifo.count_o[3]
FifoCount[4] <= gated_fifo:UartTxFifo.count_o[4]
FifoCount[5] <= gated_fifo:UartTxFifo.count_o[5]
FifoCount[6] <= gated_fifo:UartTxFifo.count_o[6]
FifoCount[7] <= gated_fifo:UartTxFifo.count_o[7]
BitClockOut <= ClockDividerPorts:BitClockDiv.div
TxInProgress <= IBufP2Ports:IBufTxInProgress_i.O
Cts => IBufP2Ports:IBufCts.I
Txd <= UartTx:UartTxUart.TxD


|MountainOperatorPorts|UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:AClkOutUart|gated_fifo:UartTxFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:AClkOutUart|ClockDividerPorts:BitClockDiv
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
clk => ClkDiv[6].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
rst => ClkDiv[6].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:AClkOutUart|IBufP2Ports:IBufStartTx
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:AClkOutUart|UartTx:UartTxUart
Clk => Busy~reg0.CLK
Clk => LastGo.CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Clk => TxD~reg0.CLK
Reset => BitCnt[0].ACLR
Reset => BitCnt[1].ACLR
Reset => BitCnt[2].ACLR
Reset => BitCnt[3].ACLR
Reset => TxD~reg0.PRESET
Reset => LastGo.ENA
Reset => Busy~reg0.ENA
Go => process_0.IN1
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => LastGo.DATAB
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
Busy <= Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[0] => Mux0.IN7
Data[1] => Mux0.IN6
Data[2] => Mux0.IN5
Data[3] => Mux0.IN4
Data[4] => Mux0.IN3
Data[5] => Mux0.IN2
Data[6] => Mux0.IN1
Data[7] => Mux0.IN0


|MountainOperatorPorts|UartTxFifo:AClkOutUart|IBufP2Ports:IBufTxInProgress_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:AClkOutUart|IBufP2Ports:IBufCts
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:XMTUart
clk => IBufP2Ports:ClkSyncWrite.clk
clk => gated_fifo:UartFifo.clk
uclk => UartRx:Uart.clk
rst => UartRx:Uart.rst
rst => gated_fifo:UartFifo.rst
Rxd => UartRx:Uart.Rxd
RxComplete <= UartRx:Uart.RxComplete
ReadFifo => gated_fifo:UartFifo.rone_i
FifoReadAck <= gated_fifo:UartFifo.r_ack
FifoReadData[0] <= gated_fifo:UartFifo.data_o[0]
FifoReadData[1] <= gated_fifo:UartFifo.data_o[1]
FifoReadData[2] <= gated_fifo:UartFifo.data_o[2]
FifoReadData[3] <= gated_fifo:UartFifo.data_o[3]
FifoReadData[4] <= gated_fifo:UartFifo.data_o[4]
FifoReadData[5] <= gated_fifo:UartFifo.data_o[5]
FifoReadData[6] <= gated_fifo:UartFifo.data_o[6]
FifoReadData[7] <= gated_fifo:UartFifo.data_o[7]
FifoFull <= gated_fifo:UartFifo.full_o
FifoEmpty <= gated_fifo:UartFifo.empty_o
FifoCount[0] <= gated_fifo:UartFifo.count_o[0]
FifoCount[1] <= gated_fifo:UartFifo.count_o[1]
FifoCount[2] <= gated_fifo:UartFifo.count_o[2]
FifoCount[3] <= gated_fifo:UartFifo.count_o[3]
FifoCount[4] <= gated_fifo:UartFifo.count_o[4]
FifoCount[5] <= gated_fifo:UartFifo.count_o[5]
FifoCount[6] <= gated_fifo:UartFifo.count_o[6]
FifoCount[7] <= gated_fifo:UartFifo.count_o[7]


|MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart
clk => ClockDividerPorts:UartClkDiv.clk
rst => ClockDividerPorts:UartClkDiv.rst
rst => UartRxRaw:Uart.Reset
Rxd => IBufP2Ports:ClkSyncRxd.I
RxComplete <= UartRxRaw:Uart.RxAv
UartClk <= ClockDividerPorts:UartClkDiv.div
RxData[0] <= UartRxRaw:Uart.DataO[0]
RxData[1] <= UartRxRaw:Uart.DataO[1]
RxData[2] <= UartRxRaw:Uart.DataO[2]
RxData[3] <= UartRxRaw:Uart.DataO[3]
RxData[4] <= UartRxRaw:Uart.DataO[4]
RxData[5] <= UartRxRaw:Uart.DataO[5]
RxData[6] <= UartRxRaw:Uart.DataO[6]
RxData[7] <= UartRxRaw:Uart.DataO[7]


|MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|ClockDividerPorts:UartClkDiv
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|IBufP2Ports:ClkSyncRxd
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:XMTUart|UartRx:Uart|UartRxRaw:Uart
Clk => RReg[0].CLK
Clk => RReg[1].CLK
Clk => RReg[2].CLK
Clk => RReg[3].CLK
Clk => RReg[4].CLK
Clk => RReg[5].CLK
Clk => RReg[6].CLK
Clk => RReg[7].CLK
Clk => DataO[0]~reg0.CLK
Clk => DataO[1]~reg0.CLK
Clk => DataO[2]~reg0.CLK
Clk => DataO[3]~reg0.CLK
Clk => DataO[4]~reg0.CLK
Clk => DataO[5]~reg0.CLK
Clk => DataO[6]~reg0.CLK
Clk => DataO[7]~reg0.CLK
Clk => RxAv~reg0.CLK
Clk => \RxProc:SampleCnt[0].CLK
Clk => \RxProc:SampleCnt[1].CLK
Clk => \RxProc:SampleCnt[2].CLK
Clk => \RxProc:SampleCnt[3].CLK
Clk => \RxProc:BitPos[0].CLK
Clk => \RxProc:BitPos[1].CLK
Clk => \RxProc:BitPos[2].CLK
Clk => \RxProc:BitPos[3].CLK
Reset => RxAv~reg0.ACLR
Reset => \RxProc:BitPos[0].ACLR
Reset => \RxProc:BitPos[1].ACLR
Reset => \RxProc:BitPos[2].ACLR
Reset => \RxProc:BitPos[3].ACLR
Reset => RReg[0].ENA
Reset => \RxProc:SampleCnt[3].ENA
Reset => \RxProc:SampleCnt[2].ENA
Reset => \RxProc:SampleCnt[1].ENA
Reset => \RxProc:SampleCnt[0].ENA
Reset => DataO[7]~reg0.ENA
Reset => DataO[6]~reg0.ENA
Reset => DataO[5]~reg0.ENA
Reset => DataO[4]~reg0.ENA
Reset => DataO[3]~reg0.ENA
Reset => DataO[2]~reg0.ENA
Reset => DataO[1]~reg0.ENA
Reset => DataO[0]~reg0.ENA
Reset => RReg[7].ENA
Reset => RReg[6].ENA
Reset => RReg[5].ENA
Reset => RReg[4].ENA
Reset => RReg[3].ENA
Reset => RReg[2].ENA
Reset => RReg[1].ENA
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => \RxProc:BitPos[3].ENA
Enable => \RxProc:BitPos[2].ENA
Enable => \RxProc:BitPos[1].ENA
Enable => \RxProc:BitPos[0].ENA
Enable => RxAv~reg0.ENA
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxAv <= RxAv~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[0] <= DataO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[1] <= DataO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[2] <= DataO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[3] <= DataO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[4] <= DataO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[5] <= DataO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[6] <= DataO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[7] <= DataO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:XMTUart|IBufP2Ports:ClkSyncWrite
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:XMTUart|gated_fifo:UartFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRxFifo:XMTUart|gated_fifo:UartFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:XMTOutUart
clk => gated_fifo:UartTxFifo.clk
clk => StartTx.CLK
clk => ReadStrobe.CLK
clk => IBufP2Ports:IBufTxInProgress_i.clk
clk => IBufP2Ports:IBufCts.clk
clk => CurrentState~1.DATAIN
clk => NextState~5.DATAIN
uclk => ClockDividerPorts:BitClockDiv.clk
rst => gated_fifo:UartTxFifo.rst
rst => CurrentState.Tx.OUTPUTSELECT
rst => CurrentState.WaitAck.OUTPUTSELECT
rst => CurrentState.StartRead.OUTPUTSELECT
rst => CurrentState.Idle.OUTPUTSELECT
rst => StartTx.ACLR
rst => ReadStrobe.ACLR
rst => ClockDividerPorts:BitClockDiv.rst
rst => UartTx:UartTxUart.Reset
rst => NextState~7.DATAIN
WriteStrobe => gated_fifo:UartTxFifo.wone_i
WriteData[0] => gated_fifo:UartTxFifo.data_i[0]
WriteData[1] => gated_fifo:UartTxFifo.data_i[1]
WriteData[2] => gated_fifo:UartTxFifo.data_i[2]
WriteData[3] => gated_fifo:UartTxFifo.data_i[3]
WriteData[4] => gated_fifo:UartTxFifo.data_i[4]
WriteData[5] => gated_fifo:UartTxFifo.data_i[5]
WriteData[6] => gated_fifo:UartTxFifo.data_i[6]
WriteData[7] => gated_fifo:UartTxFifo.data_i[7]
FifoFull <= gated_fifo:UartTxFifo.full_o
FifoEmpty <= gated_fifo:UartTxFifo.empty_o
FifoCount[0] <= gated_fifo:UartTxFifo.count_o[0]
FifoCount[1] <= gated_fifo:UartTxFifo.count_o[1]
FifoCount[2] <= gated_fifo:UartTxFifo.count_o[2]
FifoCount[3] <= gated_fifo:UartTxFifo.count_o[3]
FifoCount[4] <= gated_fifo:UartTxFifo.count_o[4]
FifoCount[5] <= gated_fifo:UartTxFifo.count_o[5]
FifoCount[6] <= gated_fifo:UartTxFifo.count_o[6]
FifoCount[7] <= gated_fifo:UartTxFifo.count_o[7]
BitClockOut <= ClockDividerPorts:BitClockDiv.div
TxInProgress <= IBufP2Ports:IBufTxInProgress_i.O
Cts => IBufP2Ports:IBufCts.I
Txd <= UartTx:UartTxUart.TxD


|MountainOperatorPorts|UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:XMTOutUart|gated_fifo:UartTxFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:XMTOutUart|ClockDividerPorts:BitClockDiv
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
clk => ClkDiv[6].CLK
clk => ClkDiv[7].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
rst => ClkDiv[6].ACLR
rst => ClkDiv[7].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:XMTOutUart|IBufP2Ports:IBufStartTx
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:XMTOutUart|UartTx:UartTxUart
Clk => Busy~reg0.CLK
Clk => LastGo.CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Clk => TxD~reg0.CLK
Reset => BitCnt[0].ACLR
Reset => BitCnt[1].ACLR
Reset => BitCnt[2].ACLR
Reset => BitCnt[3].ACLR
Reset => TxD~reg0.PRESET
Reset => LastGo.ENA
Reset => Busy~reg0.ENA
Go => process_0.IN1
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => LastGo.DATAB
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
Busy <= Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[0] => Mux0.IN7
Data[1] => Mux0.IN6
Data[2] => Mux0.IN5
Data[3] => Mux0.IN4
Data[4] => Mux0.IN3
Data[5] => Mux0.IN2
Data[6] => Mux0.IN1
Data[7] => Mux0.IN0


|MountainOperatorPorts|UartTxFifo:XMTOutUart|IBufP2Ports:IBufTxInProgress_i
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartTxFifo:XMTOutUart|IBufP2Ports:IBufCts
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|gated_fifo:SpiTxUartFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|gated_fifo:SpiTxUartFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|gated_fifo:SpiRxUartFifo
clk => fifo:fifo_i.clk
clk => r_ack~reg0.CLK
clk => readed.CLK
clk => written.CLK
clk => re_i.CLK
clk => we_i.CLK
rst => fifo:fifo_i.rst
rst => r_ack~reg0.ACLR
rst => readed.ACLR
rst => written.ACLR
rst => re_i.ACLR
rst => we_i.ACLR
wone_i => we_i.OUTPUTSELECT
wone_i => written.DATAIN
data_i[0] => fifo:fifo_i.data_i[0]
data_i[1] => fifo:fifo_i.data_i[1]
data_i[2] => fifo:fifo_i.data_i[2]
data_i[3] => fifo:fifo_i.data_i[3]
data_i[4] => fifo:fifo_i.data_i[4]
data_i[5] => fifo:fifo_i.data_i[5]
data_i[6] => fifo:fifo_i.data_i[6]
data_i[7] => fifo:fifo_i.data_i[7]
rone_i => re_i.OUTPUTSELECT
rone_i => r_ack.OUTPUTSELECT
rone_i => readed.DATAIN
full_o <= fifo:fifo_i.full_o
empty_o <= fifo:fifo_i.empty_o
data_o[0] <= fifo:fifo_i.data_o[0]
data_o[1] <= fifo:fifo_i.data_o[1]
data_o[2] <= fifo:fifo_i.data_o[2]
data_o[3] <= fifo:fifo_i.data_o[3]
data_o[4] <= fifo:fifo_i.data_o[4]
data_o[5] <= fifo:fifo_i.data_o[5]
data_o[6] <= fifo:fifo_i.data_o[6]
data_o[7] <= fifo:fifo_i.data_o[7]
count_o[0] <= fifo:fifo_i.count_o[0]
count_o[1] <= fifo:fifo_i.count_o[1]
count_o[2] <= fifo:fifo_i.count_o[2]
count_o[3] <= fifo:fifo_i.count_o[3]
count_o[4] <= fifo:fifo_i.count_o[4]
count_o[5] <= fifo:fifo_i.count_o[5]
count_o[6] <= fifo:fifo_i.count_o[6]
count_o[7] <= fifo:fifo_i.count_o[7]
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|gated_fifo:SpiRxUartFifo|fifo:fifo_i
clk => RAM~16.CLK
clk => RAM~0.CLK
clk => RAM~1.CLK
clk => RAM~2.CLK
clk => RAM~3.CLK
clk => RAM~4.CLK
clk => RAM~5.CLK
clk => RAM~6.CLK
clk => RAM~7.CLK
clk => RAM~8.CLK
clk => RAM~9.CLK
clk => RAM~10.CLK
clk => RAM~11.CLK
clk => RAM~12.CLK
clk => RAM~13.CLK
clk => RAM~14.CLK
clk => RAM~15.CLK
clk => r_ack~reg0.CLK
clk => data_r[0].CLK
clk => data_r[1].CLK
clk => data_r[2].CLK
clk => data_r[3].CLK
clk => data_r[4].CLK
clk => data_r[5].CLK
clk => data_r[6].CLK
clk => data_r[7].CLK
clk => count_o[0]~reg0.CLK
clk => count_o[1]~reg0.CLK
clk => count_o[2]~reg0.CLK
clk => count_o[3]~reg0.CLK
clk => count_o[4]~reg0.CLK
clk => count_o[5]~reg0.CLK
clk => count_o[6]~reg0.CLK
clk => count_o[7]~reg0.CLK
clk => empty_r.CLK
clk => full_r.CLK
clk => waddr_r[0].CLK
clk => waddr_r[1].CLK
clk => waddr_r[2].CLK
clk => waddr_r[3].CLK
clk => waddr_r[4].CLK
clk => waddr_r[5].CLK
clk => waddr_r[6].CLK
clk => waddr_r[7].CLK
clk => raddr_r[0].CLK
clk => raddr_r[1].CLK
clk => raddr_r[2].CLK
clk => raddr_r[3].CLK
clk => raddr_r[4].CLK
clk => raddr_r[5].CLK
clk => raddr_r[6].CLK
clk => raddr_r[7].CLK
clk => counter_r[0].CLK
clk => counter_r[1].CLK
clk => counter_r[2].CLK
clk => counter_r[3].CLK
clk => counter_r[4].CLK
clk => counter_r[5].CLK
clk => counter_r[6].CLK
clk => counter_r[7].CLK
clk => counter_r[8].CLK
clk => RAM.CLK0
rst => empty_r.PRESET
rst => full_r.ACLR
rst => waddr_r[0].ACLR
rst => waddr_r[1].ACLR
rst => waddr_r[2].ACLR
rst => waddr_r[3].ACLR
rst => waddr_r[4].ACLR
rst => waddr_r[5].ACLR
rst => waddr_r[6].ACLR
rst => waddr_r[7].ACLR
rst => raddr_r[0].ACLR
rst => raddr_r[1].ACLR
rst => raddr_r[2].ACLR
rst => raddr_r[3].ACLR
rst => raddr_r[4].ACLR
rst => raddr_r[5].ACLR
rst => raddr_r[6].ACLR
rst => raddr_r[7].ACLR
rst => counter_r[0].ACLR
rst => counter_r[1].ACLR
rst => counter_r[2].ACLR
rst => counter_r[3].ACLR
rst => counter_r[4].ACLR
rst => counter_r[5].ACLR
rst => counter_r[6].ACLR
rst => counter_r[7].ACLR
rst => counter_r[8].ACLR
rst => count_o[7]~reg0.ENA
rst => count_o[6]~reg0.ENA
rst => count_o[5]~reg0.ENA
rst => count_o[4]~reg0.ENA
rst => count_o[3]~reg0.ENA
rst => count_o[2]~reg0.ENA
rst => count_o[1]~reg0.ENA
rst => count_o[0]~reg0.ENA
we_i => do_write.IN1
data_i[0] => RAM~15.DATAIN
data_i[0] => RAM.DATAIN
data_i[1] => RAM~14.DATAIN
data_i[1] => RAM.DATAIN1
data_i[2] => RAM~13.DATAIN
data_i[2] => RAM.DATAIN2
data_i[3] => RAM~12.DATAIN
data_i[3] => RAM.DATAIN3
data_i[4] => RAM~11.DATAIN
data_i[4] => RAM.DATAIN4
data_i[5] => RAM~10.DATAIN
data_i[5] => RAM.DATAIN5
data_i[6] => RAM~9.DATAIN
data_i[6] => RAM.DATAIN6
data_i[7] => RAM~8.DATAIN
data_i[7] => RAM.DATAIN7
re_i => do_read.IN1
full_o <= full_r.DB_MAX_OUTPUT_PORT_TYPE
empty_o <= empty_r.DB_MAX_OUTPUT_PORT_TYPE
data_o[0] <= data_r[0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= data_r[1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= data_r[2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= data_r[3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= data_r[4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= data_r[5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= data_r[6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= data_r[7].DB_MAX_OUTPUT_PORT_TYPE
count_o[0] <= count_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[1] <= count_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[2] <= count_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[3] <= count_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[4] <= count_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[5] <= count_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[6] <= count_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_o[7] <= count_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r_ack <= r_ack~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart
clk => ClockDividerPorts:ZBusAddrTxdClockDiv.clk
clk => SendingZBusAddr~reg0.CLK
clk => StartTxdZBusAddr.CLK
clk => LatchTxdZBusAddr.CLK
clk => ZBusAddrTxCurrentState~1.DATAIN
clk => ZBusAddrTxNextState~5.DATAIN
rst => ClockDividerPorts:ZBusAddrTxdClockDiv.rst
rst => ZBusAddrTxCurrentState.Transmit.OUTPUTSELECT
rst => ZBusAddrTxCurrentState.Loaded.OUTPUTSELECT
rst => ZBusAddrTxCurrentState.Load.OUTPUTSELECT
rst => ZBusAddrTxCurrentState.Idle.OUTPUTSELECT
rst => SendingZBusAddr~reg0.ACLR
rst => StartTxdZBusAddr.ACLR
rst => LatchTxdZBusAddr.ACLR
rst => UartTx:ZBusAddrOutUart.Reset
rst => ZBusAddrTxNextState~7.DATAIN
ZBusAddr[0] => UartTx:ZBusAddrOutUart.Data[0]
ZBusAddr[1] => UartTx:ZBusAddrOutUart.Data[1]
ZBusAddr[2] => UartTx:ZBusAddrOutUart.Data[2]
ZBusAddr[3] => UartTx:ZBusAddrOutUart.Data[3]
ZBusAddr[4] => UartTx:ZBusAddrOutUart.Data[4]
ZBusAddr[5] => UartTx:ZBusAddrOutUart.Data[5]
ZBusAddr[6] => UartTx:ZBusAddrOutUart.Data[6]
ZBusAddr[7] => UartTx:ZBusAddrOutUart.Data[7]
SendZBusAddr => LatchTxdZBusAddr.OUTPUTSELECT
SendZBusAddr => process_0.IN1
SendingZBusAddr <= SendingZBusAddr~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusAddrTxdPin <= UartTx:ZBusAddrOutUart.TxD


|MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|ClockDividerPorts:ZBusAddrTxdClockDiv
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
clk => ClkDiv[6].CLK
clk => ClkDiv[7].CLK
clk => ClkDiv[8].CLK
clk => ClkDiv[9].CLK
clk => ClkDiv[10].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
rst => ClkDiv[6].ACLR
rst => ClkDiv[7].ACLR
rst => ClkDiv[8].ACLR
rst => ClkDiv[9].ACLR
rst => ClkDiv[10].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ZBusAddrTxPorts:ZBusAddrOutUart|UartTx:ZBusAddrOutUart
Clk => Busy~reg0.CLK
Clk => LastGo.CLK
Clk => BitCnt[0].CLK
Clk => BitCnt[1].CLK
Clk => BitCnt[2].CLK
Clk => BitCnt[3].CLK
Clk => TxD~reg0.CLK
Reset => BitCnt[0].ACLR
Reset => BitCnt[1].ACLR
Reset => BitCnt[2].ACLR
Reset => BitCnt[3].ACLR
Reset => TxD~reg0.PRESET
Reset => LastGo.ENA
Reset => Busy~reg0.ENA
Go => process_0.IN1
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => BitCnt.OUTPUTSELECT
Go => LastGo.DATAB
TxD <= TxD~reg0.DB_MAX_OUTPUT_PORT_TYPE
Busy <= Busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
Data[0] => Mux0.IN7
Data[1] => Mux0.IN6
Data[2] => Mux0.IN5
Data[3] => Mux0.IN4
Data[4] => Mux0.IN3
Data[5] => Mux0.IN2
Data[6] => Mux0.IN1
Data[7] => Mux0.IN0


|MountainOperatorPorts|UartRx:ZBusAddrInUart
clk => ClockDividerPorts:UartClkDiv.clk
rst => ClockDividerPorts:UartClkDiv.rst
rst => UartRxRaw:Uart.Reset
Rxd => IBufP2Ports:ClkSyncRxd.I
RxComplete <= UartRxRaw:Uart.RxAv
UartClk <= ClockDividerPorts:UartClkDiv.div
RxData[0] <= UartRxRaw:Uart.DataO[0]
RxData[1] <= UartRxRaw:Uart.DataO[1]
RxData[2] <= UartRxRaw:Uart.DataO[2]
RxData[3] <= UartRxRaw:Uart.DataO[3]
RxData[4] <= UartRxRaw:Uart.DataO[4]
RxData[5] <= UartRxRaw:Uart.DataO[5]
RxData[6] <= UartRxRaw:Uart.DataO[6]
RxData[7] <= UartRxRaw:Uart.DataO[7]


|MountainOperatorPorts|UartRx:ZBusAddrInUart|ClockDividerPorts:UartClkDiv
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
clk => ClkDiv[6].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
rst => ClkDiv[6].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRx:ZBusAddrInUart|IBufP2Ports:ClkSyncRxd
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|UartRx:ZBusAddrInUart|UartRxRaw:Uart
Clk => RReg[0].CLK
Clk => RReg[1].CLK
Clk => RReg[2].CLK
Clk => RReg[3].CLK
Clk => RReg[4].CLK
Clk => RReg[5].CLK
Clk => RReg[6].CLK
Clk => RReg[7].CLK
Clk => DataO[0]~reg0.CLK
Clk => DataO[1]~reg0.CLK
Clk => DataO[2]~reg0.CLK
Clk => DataO[3]~reg0.CLK
Clk => DataO[4]~reg0.CLK
Clk => DataO[5]~reg0.CLK
Clk => DataO[6]~reg0.CLK
Clk => DataO[7]~reg0.CLK
Clk => RxAv~reg0.CLK
Clk => \RxProc:SampleCnt[0].CLK
Clk => \RxProc:SampleCnt[1].CLK
Clk => \RxProc:SampleCnt[2].CLK
Clk => \RxProc:SampleCnt[3].CLK
Clk => \RxProc:BitPos[0].CLK
Clk => \RxProc:BitPos[1].CLK
Clk => \RxProc:BitPos[2].CLK
Clk => \RxProc:BitPos[3].CLK
Reset => RxAv~reg0.ACLR
Reset => \RxProc:BitPos[0].ACLR
Reset => \RxProc:BitPos[1].ACLR
Reset => \RxProc:BitPos[2].ACLR
Reset => \RxProc:BitPos[3].ACLR
Reset => RReg[0].ENA
Reset => \RxProc:SampleCnt[3].ENA
Reset => \RxProc:SampleCnt[2].ENA
Reset => \RxProc:SampleCnt[1].ENA
Reset => \RxProc:SampleCnt[0].ENA
Reset => DataO[7]~reg0.ENA
Reset => DataO[6]~reg0.ENA
Reset => DataO[5]~reg0.ENA
Reset => DataO[4]~reg0.ENA
Reset => DataO[3]~reg0.ENA
Reset => DataO[2]~reg0.ENA
Reset => DataO[1]~reg0.ENA
Reset => DataO[0]~reg0.ENA
Reset => RReg[7].ENA
Reset => RReg[6].ENA
Reset => RReg[5].ENA
Reset => RReg[4].ENA
Reset => RReg[3].ENA
Reset => RReg[2].ENA
Reset => RReg[1].ENA
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => SampleCnt.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => DataO.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => RReg.OUTPUTSELECT
Enable => \RxProc:BitPos[3].ENA
Enable => \RxProc:BitPos[2].ENA
Enable => \RxProc:BitPos[1].ENA
Enable => \RxProc:BitPos[0].ENA
Enable => RxAv~reg0.ENA
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => RReg.DATAB
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => SampleCnt.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxD => BitPos.OUTPUTSELECT
RxAv <= RxAv~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[0] <= DataO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[1] <= DataO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[2] <= DataO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[3] <= DataO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[4] <= DataO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[5] <= DataO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[6] <= DataO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataO[7] <= DataO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|IBufP2Ports:IBufZBusMiso
clk => O~reg0.CLK
clk => Temp1.CLK
I => Temp1.DATAIN
O <= O~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ZBusPorts:ZBus_i
clk => SpiMasterPorts:Spi.clk
clk => ZBusReadback[0]~reg0.CLK
clk => ZBusReadback[1]~reg0.CLK
clk => ZBusReadback[2]~reg0.CLK
clk => ZBusReadback[3]~reg0.CLK
clk => ZBusReadback[4]~reg0.CLK
clk => ZBusReadback[5]~reg0.CLK
clk => ZBusReadback[6]~reg0.CLK
clk => ZBusReadback[7]~reg0.CLK
clk => ZBusReadReady~reg0.CLK
clk => LastSpiXferComplete.CLK
clk => LastWriteZBus.CLK
clk => SpiRst.CLK
rst => LastSpiXferComplete.ACLR
rst => LastWriteZBus.ACLR
rst => SpiRst.PRESET
rst => ZBusReadReady~reg0.ENA
rst => ZBusReadback[7]~reg0.ENA
rst => ZBusReadback[6]~reg0.ENA
rst => ZBusReadback[5]~reg0.ENA
rst => ZBusReadback[4]~reg0.ENA
rst => ZBusReadback[3]~reg0.ENA
rst => ZBusReadback[2]~reg0.ENA
rst => ZBusReadback[1]~reg0.ENA
rst => ZBusReadback[0]~reg0.ENA
nCs <= SpiRst.DB_MAX_OUTPUT_PORT_TYPE
Sck <= SpiMasterPorts:Spi.Sck
Mosi <= SpiMasterPorts:Spi.Mosi
Miso => SpiMasterPorts:Spi.Miso
ZBusWriteOut[0] => SpiMasterPorts:Spi.DataToMosi[0]
ZBusWriteOut[1] => SpiMasterPorts:Spi.DataToMosi[1]
ZBusWriteOut[2] => SpiMasterPorts:Spi.DataToMosi[2]
ZBusWriteOut[3] => SpiMasterPorts:Spi.DataToMosi[3]
ZBusWriteOut[4] => SpiMasterPorts:Spi.DataToMosi[4]
ZBusWriteOut[5] => SpiMasterPorts:Spi.DataToMosi[5]
ZBusWriteOut[6] => SpiMasterPorts:Spi.DataToMosi[6]
ZBusWriteOut[7] => SpiMasterPorts:Spi.DataToMosi[7]
WriteZBus => process_0.IN1
WriteZBus => ZBusReadReady.OUTPUTSELECT
WriteZBus => SpiRst.OUTPUTSELECT
WriteZBus => LastWriteZBus.DATAIN
ZBusReadReady <= ZBusReadReady~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusReadback[0] <= ZBusReadback[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusReadback[1] <= ZBusReadback[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusReadback[2] <= ZBusReadback[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusReadback[3] <= ZBusReadback[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusReadback[4] <= ZBusReadback[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusReadback[5] <= ZBusReadback[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusReadback[6] <= ZBusReadback[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ZBusReadback[7] <= ZBusReadback[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ZBusPorts:ZBus_i|SpiMasterPorts:Spi
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
clk => ClkDiv[6].CLK
clk => SpiBitPos[0].CLK
clk => SpiBitPos[1].CLK
clk => SpiBitPos[2].CLK
clk => SpiBitPos[3].CLK
clk => XferComplete_i.CLK
clk => DataFromMiso[0]~reg0.CLK
clk => DataFromMiso[1]~reg0.CLK
clk => DataFromMiso[2]~reg0.CLK
clk => DataFromMiso[3]~reg0.CLK
clk => DataFromMiso[4]~reg0.CLK
clk => DataFromMiso[5]~reg0.CLK
clk => DataFromMiso[6]~reg0.CLK
clk => DataFromMiso[7]~reg0.CLK
clk => DataToMosiLatched.CLK
clk => DataToMosi_i[0].CLK
clk => DataToMosi_i[1].CLK
clk => DataToMosi_i[2].CLK
clk => DataToMosi_i[3].CLK
clk => DataToMosi_i[4].CLK
clk => DataToMosi_i[5].CLK
clk => DataToMosi_i[6].CLK
clk => DataToMosi_i[7].CLK
clk => Mosi_i.CLK
clk => Sck_i.CLK
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
rst => ClkDiv[6].ACLR
rst => SpiBitPos[0].ACLR
rst => SpiBitPos[1].ACLR
rst => SpiBitPos[2].ACLR
rst => SpiBitPos[3].PRESET
rst => XferComplete_i.ACLR
rst => DataFromMiso[0]~reg0.ACLR
rst => DataFromMiso[1]~reg0.ACLR
rst => DataFromMiso[2]~reg0.ACLR
rst => DataFromMiso[3]~reg0.ACLR
rst => DataFromMiso[4]~reg0.ACLR
rst => DataFromMiso[5]~reg0.ACLR
rst => DataFromMiso[6]~reg0.ACLR
rst => DataFromMiso[7]~reg0.ALOAD
rst => DataToMosiLatched.ACLR
rst => DataToMosi_i[0].ACLR
rst => DataToMosi_i[1].ACLR
rst => DataToMosi_i[2].ACLR
rst => DataToMosi_i[3].ACLR
rst => DataToMosi_i[4].ACLR
rst => DataToMosi_i[5].ACLR
rst => DataToMosi_i[6].ACLR
rst => DataToMosi_i[7].ACLR
rst => Mosi_i.ALOAD
rst => Sck_i.PRESET
Mosi <= Mosi_i.DB_MAX_OUTPUT_PORT_TYPE
Sck <= Sck_i.DB_MAX_OUTPUT_PORT_TYPE
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso.DATAB
Miso => DataFromMiso[7]~reg0.ADATA
DataToMosi[0] => DataToMosi_i[0].DATAIN
DataToMosi[1] => DataToMosi_i[1].DATAIN
DataToMosi[2] => DataToMosi_i[2].DATAIN
DataToMosi[3] => DataToMosi_i[3].DATAIN
DataToMosi[4] => DataToMosi_i[4].DATAIN
DataToMosi[5] => DataToMosi_i[5].DATAIN
DataToMosi[6] => DataToMosi_i[6].DATAIN
DataToMosi[7] => Mosi_i.DATAB
DataToMosi[7] => Mosi_i.ADATA
DataToMosi[7] => DataToMosi_i[7].DATAIN
DataFromMiso[0] <= DataFromMiso[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[1] <= DataFromMiso[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[2] <= DataFromMiso[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[3] <= DataFromMiso[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[4] <= DataFromMiso[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[5] <= DataFromMiso[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[6] <= DataFromMiso[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataFromMiso[7] <= DataFromMiso[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
XferComplete <= XferComplete_i.DB_MAX_OUTPUT_PORT_TYPE


|MountainOperatorPorts|ClockDividerPorts:DcDcClkDivider
clk => div_i.CLK
clk => ClkDiv[0].CLK
clk => ClkDiv[1].CLK
clk => ClkDiv[2].CLK
clk => ClkDiv[3].CLK
clk => ClkDiv[4].CLK
clk => ClkDiv[5].CLK
rst => div_i.ACLR
rst => ClkDiv[0].ACLR
rst => ClkDiv[1].ACLR
rst => ClkDiv[2].ACLR
rst => ClkDiv[3].ACLR
rst => ClkDiv[4].ACLR
rst => ClkDiv[5].ACLR
div <= div_i.DB_MAX_OUTPUT_PORT_TYPE


