xpm_cdc.sv,systemverilog,xil_defaultlib,E:/Digital_logic/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_memory.sv,systemverilog,xil_defaultlib,E:/Digital_logic/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,E:/Digital_logic/Xilinx/Vivado/2017.4/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../ipstatic"incdir="../../../ipstatic"
clock_cpu_clk_wiz.v,verilog,xil_defaultlib,../../../../project_cpu.srcs/sources_1/ip/clock_cpu/clock_cpu_clk_wiz.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
clock_cpu.v,verilog,xil_defaultlib,../../../../project_cpu.srcs/sources_1/ip/clock_cpu/clock_cpu.v,incdir="../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
