{
   guistr: "# # String gsaved with Nlview 6.5.5  2015-06-26 bk=1.3371 VDI=38 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 130 -defaultsOSRD
preplace port debug -pg 1 -y 370 -defaultsOSRD
preplace port gpio_rtl -pg 1 -y 810 -defaultsOSRD
preplace port S_AXIS -pg 1 -y 730 -defaultsOSRD
preplace port led -pg 1 -y 670 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 150 -defaultsOSRD
preplace port M_AXIS -pg 1 -y 520 -defaultsOSRD
preplace port FCLK_CLK1 -pg 1 -y 210 -defaultsOSRD
preplace portBus peripheral_aresetn -pg 1 -y 740 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 2 -y 220 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 3 -y 840 -defaultsOSRD
preplace inst axi_dma_1 -pg 1 -lvl 2 -y 390 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 4 -y 670 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -y 70 -defaultsOSRD
preplace inst axi_gpio_1 -pg 1 -lvl 4 -y 810 -defaultsOSRD
preplace inst axi_gpio_2 -pg 1 -lvl 4 -y 370 -defaultsOSRD
preplace inst ila_0 -pg 1 -lvl 3 -y 180 -defaultsOSRD
preplace inst ila_1 -pg 1 -lvl 1 -y 980 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 1 -y 810 -defaultsOSRD
preplace inst axi_mem_intercon1 -pg 1 -lvl 3 -y 630 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 3 -y 350 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 4 -y 520 -defaultsOSRD
preplace inst processing_system7_0_axi_periph -pg 1 -lvl 1 -y 450 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 4 -y 180 -defaultsOSRD
preplace netloc fifo_generator_1_M_AXIS 1 4 1 NJ
preplace netloc processing_system7_0_DDR 1 4 1 NJ
preplace netloc processing_system7_0_axi_periph_M03_AXI 1 1 3 NJ 470 NJ 470 1170
preplace netloc processing_system7_0_axi_periph_M00_AXI 1 1 1 390
preplace netloc axi_dma_1_M_AXI_MM2S 1 2 1 780
preplace netloc axi_dma_1_M_AXIS_MM2S 1 2 2 770 490 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 0 5 50 10 NJ 10 NJ 10 NJ 10 1610
preplace netloc processing_system7_0_FCLK_RESET0_N 1 2 3 820 750 NJ 600 1590
preplace netloc fifo_generator_0_M_AXIS 1 1 1 410
preplace netloc axi_mem_intercon_M00_AXI 1 3 1 1140
preplace netloc processing_system7_0_axi_periph_M02_AXI 1 1 3 400 510 NJ 510 NJ
preplace netloc axi_dma_0_s2mm_introut 1 2 1 740
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 0 5 40 670 430 690 810 940 1190 740 NJ
preplace netloc xlconcat_0_dout 1 3 1 1160
preplace netloc processing_system7_0_FIXED_IO 1 4 1 NJ
preplace netloc axi_gpio_0_GPIO 1 4 1 NJ
preplace netloc S_AXIS_1 1 0 1 20
preplace netloc axi_dma_0_M_AXI_S2MM 1 2 1 750
preplace netloc axi_gpio_2_GPIO 1 4 1 NJ
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 0 4 50 680 NJ 680 800 930 1150
preplace netloc processing_system7_0_FCLK_CLK0 1 0 5 30 230 440 310 790 500 1180 300 1600
preplace netloc axi_gpio_1_GPIO 1 4 1 NJ
preplace netloc processing_system7_0_FCLK_CLK1 1 0 5 50 1040 NJ 1040 NJ 1040 1210 440 1610
preplace netloc processing_system7_0_axi_periph_M04_AXI 1 1 3 NJ 480 NJ 480 1160
preplace netloc axi_mem_intercon1_M00_AXI 1 3 1 1150
preplace netloc processing_system7_0_axi_periph_M01_AXI 1 1 1 420
preplace netloc axi_dma_1_mm2s_introut 1 2 1 760
levelinfo -pg 1 0 220 590 980 1400 1630 -top 0 -bot 1050
",
}
{
   da_axi4_cnt: "12",
   da_board_cnt: "6",
   da_ps7_cnt: "1",
}