===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 34.0303 seconds

  ----Wall Time----  ----Name----
    4.0018 ( 11.8%)  FIR Parser
   15.5187 ( 45.6%)  'firrtl.circuit' Pipeline
    1.4004 (  4.1%)    'firrtl.module' Pipeline
    1.2667 (  3.7%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1337 (  0.4%)      LowerCHIRRTL
    0.1065 (  0.3%)    InferWidths
    0.7420 (  2.2%)    InferResets
    0.0217 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0201 (  0.1%)    PrefixModules
    0.7529 (  2.2%)    LowerFIRRTLTypes
    6.3898 ( 18.8%)    'firrtl.module' Pipeline
    0.8758 (  2.6%)      ExpandWhens
    5.5140 ( 16.2%)      Canonicalizer
    0.3889 (  1.1%)    Inliner
    1.1079 (  3.3%)    IMConstProp
    0.0319 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.1242 ( 12.1%)    'firrtl.module' Pipeline
    4.1242 ( 12.1%)      Canonicalizer
    0.3657 (  1.1%)    CreateSiFiveMetadata
    0.1201 (  0.4%)    EmitOMIR
    0.0311 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.7550 (  8.1%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    8.6010 ( 25.3%)  'hw.module' Pipeline
    0.6796 (  2.0%)    HWCleanup
    1.0839 (  3.2%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    5.8603 ( 17.2%)    Canonicalizer
    0.0885 (  0.3%)    HWLegalizeModules
    0.8887 (  2.6%)    PrettifyVerilog
    3.1515 (  9.3%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   34.0303 (100.0%)  Total

{
  totalTime: 34.064,
  maxMemory: 664080384
}
