v 20110115 2
C 2700 4800 1 0 0 74377-1.sym
{
T 3000 8250 5 10 0 0 0 0 1
device=74377
T 4400 8100 5 10 1 1 0 6 1
refdes=U?
T 3000 8450 5 10 0 0 0 0 1
footprint=DIP20
}
C 2700 1100 1 0 0 74377-1.sym
{
T 3000 4550 5 10 0 0 0 0 1
device=74377
T 4400 4400 5 10 1 1 0 6 1
refdes=U?
T 3000 4750 5 10 0 0 0 0 1
footprint=DIP20
}
C 1300 7600 1 0 0 in-1.sym
{
T 1300 7900 5 10 0 0 0 0 1
device=INPUT
T 900 7600 5 10 1 1 0 0 1
refdes=in:1
}
C 5000 7600 1 0 0 out-1.sym
{
T 5000 7900 5 10 0 0 0 0 1
device=OUTPUT
T 5700 7600 5 10 1 1 0 0 1
refdes=out:1
}
C 1300 7300 1 0 0 in-1.sym
{
T 1300 7600 5 10 0 0 0 0 1
device=INPUT
T 900 7300 5 10 1 1 0 0 1
refdes=in:2
}
C 1300 7000 1 0 0 in-1.sym
{
T 1300 7300 5 10 0 0 0 0 1
device=INPUT
T 900 7000 5 10 1 1 0 0 1
refdes=in:3
}
C 1300 6700 1 0 0 in-1.sym
{
T 1300 7000 5 10 0 0 0 0 1
device=INPUT
T 900 6700 5 10 1 1 0 0 1
refdes=in:4
}
C 1300 6400 1 0 0 in-1.sym
{
T 1300 6700 5 10 0 0 0 0 1
device=INPUT
T 900 6400 5 10 1 1 0 0 1
refdes=in:5
}
C 1300 6100 1 0 0 in-1.sym
{
T 1300 6400 5 10 0 0 0 0 1
device=INPUT
T 900 6100 5 10 1 1 0 0 1
refdes=in:6
}
C 1300 5800 1 0 0 in-1.sym
{
T 1300 6100 5 10 0 0 0 0 1
device=INPUT
T 900 5800 5 10 1 1 0 0 1
refdes=in:7
}
C 1300 5500 1 0 0 in-1.sym
{
T 1300 5800 5 10 0 0 0 0 1
device=INPUT
T 900 5500 5 10 1 1 0 0 1
refdes=in:8
}
C 1300 3900 1 0 0 in-1.sym
{
T 1300 4200 5 10 0 0 0 0 1
device=INPUT
T 900 3900 5 10 1 1 0 0 1
refdes=in:9
}
C 1300 3600 1 0 0 in-1.sym
{
T 1300 3900 5 10 0 0 0 0 1
device=INPUT
T 900 3600 5 10 1 1 0 0 1
refdes=in:10
}
C 1300 3300 1 0 0 in-1.sym
{
T 1300 3600 5 10 0 0 0 0 1
device=INPUT
T 900 3300 5 10 1 1 0 0 1
refdes=in:11
}
C 1300 3000 1 0 0 in-1.sym
{
T 1300 3300 5 10 0 0 0 0 1
device=INPUT
T 900 3000 5 10 1 1 0 0 1
refdes=in:12
}
C 1300 2700 1 0 0 in-1.sym
{
T 1300 3000 5 10 0 0 0 0 1
device=INPUT
T 900 2700 5 10 1 1 0 0 1
refdes=in:13
}
C 1300 2400 1 0 0 in-1.sym
{
T 1300 2700 5 10 0 0 0 0 1
device=INPUT
T 900 2400 5 10 1 1 0 0 1
refdes=in:14
}
C 1300 2100 1 0 0 in-1.sym
{
T 1300 2400 5 10 0 0 0 0 1
device=INPUT
T 900 2100 5 10 1 1 0 0 1
refdes=in:15
}
C 1300 1800 1 0 0 in-1.sym
{
T 1300 2100 5 10 0 0 0 0 1
device=INPUT
T 900 1800 5 10 1 1 0 0 1
refdes=in:16
}
C 5000 7300 1 0 0 out-1.sym
{
T 5000 7600 5 10 0 0 0 0 1
device=OUTPUT
T 5700 7300 5 10 1 1 0 0 1
refdes=out:2
}
C 5000 7000 1 0 0 out-1.sym
{
T 5000 7300 5 10 0 0 0 0 1
device=OUTPUT
T 5700 7000 5 10 1 1 0 0 1
refdes=out:3
}
C 5000 6700 1 0 0 out-1.sym
{
T 5000 7000 5 10 0 0 0 0 1
device=OUTPUT
T 5700 6700 5 10 1 1 0 0 1
refdes=out:4
}
C 5000 6400 1 0 0 out-1.sym
{
T 5000 6700 5 10 0 0 0 0 1
device=OUTPUT
T 5700 6400 5 10 1 1 0 0 1
refdes=out:5
}
C 5000 6100 1 0 0 out-1.sym
{
T 5000 6400 5 10 0 0 0 0 1
device=OUTPUT
T 5700 6100 5 10 1 1 0 0 1
refdes=out:6
}
C 5000 5800 1 0 0 out-1.sym
{
T 5000 6100 5 10 0 0 0 0 1
device=OUTPUT
T 5700 5800 5 10 1 1 0 0 1
refdes=out:7
}
C 5000 5500 1 0 0 out-1.sym
{
T 5000 5800 5 10 0 0 0 0 1
device=OUTPUT
T 5700 5500 5 10 1 1 0 0 1
refdes=out:8
}
C 5000 3900 1 0 0 out-1.sym
{
T 5000 4200 5 10 0 0 0 0 1
device=OUTPUT
T 5700 3900 5 10 1 1 0 0 1
refdes=out:9
}
C 5000 3600 1 0 0 out-1.sym
{
T 5000 3900 5 10 0 0 0 0 1
device=OUTPUT
T 5700 3600 5 10 1 1 0 0 1
refdes=out:10
}
C 5000 3300 1 0 0 out-1.sym
{
T 5000 3600 5 10 0 0 0 0 1
device=OUTPUT
T 5700 3300 5 10 1 1 0 0 1
refdes=out:11
}
C 5000 3000 1 0 0 out-1.sym
{
T 5000 3300 5 10 0 0 0 0 1
device=OUTPUT
T 5700 3000 5 10 1 1 0 0 1
refdes=out:12
}
C 5000 2700 1 0 0 out-1.sym
{
T 5000 3000 5 10 0 0 0 0 1
device=OUTPUT
T 5700 2700 5 10 1 1 0 0 1
refdes=out:13
}
C 5000 2400 1 0 0 out-1.sym
{
T 5000 2700 5 10 0 0 0 0 1
device=OUTPUT
T 5700 2400 5 10 1 1 0 0 1
refdes=out:14
}
C 5000 2100 1 0 0 out-1.sym
{
T 5000 2400 5 10 0 0 0 0 1
device=OUTPUT
T 5700 2100 5 10 1 1 0 0 1
refdes=out:15
}
C 5000 1800 1 0 0 out-1.sym
{
T 5000 2100 5 10 0 0 0 0 1
device=OUTPUT
T 5700 1800 5 10 1 1 0 0 1
refdes=out:16
}
N 1900 7700 2700 7700 4
N 1900 7400 2700 7400 4
N 1900 7100 2700 7100 4
N 1900 6800 2700 6800 4
N 1900 6500 2700 6500 4
N 1900 6200 2700 6200 4
N 1900 5900 2700 5900 4
N 1900 5600 2700 5600 4
N 1900 4000 2700 4000 4
N 1900 3700 2700 3700 4
N 1900 3400 2700 3400 4
N 1900 3100 2700 3100 4
N 1900 2800 2700 2800 4
N 1900 2500 2700 2500 4
N 1900 2200 2700 2200 4
N 1900 1900 2700 1900 4
C 1300 1200 1 0 0 in-1.sym
{
T 1300 1500 5 10 0 0 0 0 1
device=INPUT
T 800 1200 5 10 1 1 0 0 1
refdes=clock
}
N 1900 1300 2700 1300 4
N 2700 5000 2100 5000 4
N 2100 5000 2100 1300 4
C 1300 900 1 0 0 in-1.sym
{
T 1300 1200 5 10 0 0 0 0 1
device=INPUT
T 600 900 5 10 1 1 0 0 1
refdes=notLoad
}
N 2700 5300 2400 5300 4
N 2400 5300 2400 1000 4
N 1900 1000 2400 1000 4
N 5000 7700 4700 7700 4
N 5000 7400 4700 7400 4
N 5000 7100 4700 7100 4
N 5000 6800 4700 6800 4
N 5000 6500 4700 6500 4
N 5000 6200 4700 6200 4
N 5000 5900 4700 5900 4
N 5000 5600 4700 5600 4
N 5000 4000 4700 4000 4
N 5000 3700 4700 3700 4
N 5000 3400 4700 3400 4
N 5000 3100 4700 3100 4
N 5000 2800 4700 2800 4
N 5000 2500 4700 2500 4
N 5000 2200 4700 2200 4
N 5000 1900 4700 1900 4
N 2700 1600 2400 1600 4
