// Seed: 883227699
`timescale 1ps / 1ps
module module_0;
  tri1 id_0;
  assign id_0[1] = 1 ? id_0 : 1 ? id_0 : id_0;
  logic id_1;
  assign id_1 = 1;
  always @(id_1 or posedge 1) id_1 = id_1;
endmodule
