#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Thu Mar 28 13:21:33 2024
# Process ID: 18420
# Current directory: C:/Users/student/Desktop/SA/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7812 C:\Users\student\Desktop\SA\lab4\LAB4 321CB.xpr
# Log file: C:/Users/student/Desktop/SA/lab4/vivado.log
# Journal file: C:/Users/student/Desktop/SA/lab4\vivado.jou
# Running On: DESKTOP-8UI5TV7, OS: Windows, CPU Frequency: 2904 MHz, CPU Physical cores: 6, Host memory: 17019 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/student/Desktop/SA/lab4/LAB4 321CB.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1652.930 ; gain = 0.000
update_compile_order -fileset sources_1
generate_target Simulation [get_files {C:/Users/student/Desktop/SA/lab4/LAB4 321CB.srcs/sources_1/bd/Sumator16Biti/Sumator16Biti.bd}]
WARNING: [Vivado 12-818] No files matched 'C:/Users/student/Desktop/SA/lab4/LAB4'
WARNING: [Vivado 12-818] No files matched '321CB.srcs/sources_1/bd/Sumator16Biti/Sumator16Biti.bd'
export_ip_user_files -of_objects [get_files {C:/Users/student/Desktop/SA/lab4/LAB4 321CB.srcs/sources_1/bd/Sumator16Biti/Sumator16Biti.bd}] -no_script -sync -force -quiet
WARNING: [Vivado 12-818] No files matched 'C:/Users/student/Desktop/SA/lab4/LAB4'
WARNING: [Vivado 12-818] No files matched '321CB.srcs/sources_1/bd/Sumator16Biti/Sumator16Biti.bd'
export_simulation -of_objects [get_files {{C:/Users/student/Desktop/SA/lab4/LAB4 321CB.srcs/sources_1/bd/Sumator16Biti/Sumator16Biti.bd}}] -directory {C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files} -ipstatic_source_dir {C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/student/Desktop/SA/lab4/LAB4 321CB.cache/compile_simlib/modelsim} {questa=C:/Users/student/Desktop/SA/lab4/LAB4 321CB.cache/compile_simlib/questa} {riviera=C:/Users/student/Desktop/SA/lab4/LAB4 321CB.cache/compile_simlib/riviera} {activehdl=C:/Users/student/Desktop/SA/lab4/LAB4 321CB.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'ViataEoSimulare'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
Wrote  : <C:\Users\student\Desktop\SA\lab4\LAB4 321CB.srcs\sources_1\bd\Sumator16Biti\Sumator16Biti.bd> 
Verilog Output written to : c:/Users/student/Desktop/SA/lab4/LAB4 321CB.gen/sources_1/bd/Sumator16Biti/synth/Sumator16Biti.v
Verilog Output written to : c:/Users/student/Desktop/SA/lab4/LAB4 321CB.gen/sources_1/bd/Sumator16Biti/sim/Sumator16Biti.v
Verilog Output written to : c:/Users/student/Desktop/SA/lab4/LAB4 321CB.gen/sources_1/bd/Sumator16Biti/hdl/Sumator16Biti_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sum4Bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sum4Bits_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sum4Bits_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Sum4Bits_3 .
Exporting to file c:/Users/student/Desktop/SA/lab4/LAB4 321CB.gen/sources_1/bd/Sumator16Biti/hw_handoff/Sumator16Biti.hwh
Generated Hardware Definition File c:/Users/student/Desktop/SA/lab4/LAB4 321CB.gen/sources_1/bd/Sumator16Biti/synth/Sumator16Biti.hwdef
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/student/Desktop/SA/lab4/LAB4 321CB.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/student/Desktop/SA/lab4/LAB4 321CB.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ViataEoSimulare' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/student/Desktop/SA/lab4/LAB4 321CB.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj ViataEoSimulare_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.srcs/sources_1/new/Outputs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Outputs
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.srcs/sources_1/new/UAT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UAT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.srcs/sources_1/new/Entries.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Entries
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.srcs/sources_1/new/Sum4Bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sum4Bits
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files/bd/Sumator16Biti/ip/Sumator16Biti_Outputs_0_0/sim/Sumator16Biti_Outputs_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumator16Biti_Outputs_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files/bd/Sumator16Biti/ip/Sumator16Biti_UAT_0_0/sim/Sumator16Biti_UAT_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumator16Biti_UAT_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files/bd/Sumator16Biti/ip/Sumator16Biti_Entries_0_3/sim/Sumator16Biti_Entries_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumator16Biti_Entries_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files/bd/Sumator16Biti/ip/Sumator16Biti_Sum4Bits_0_0/sim/Sumator16Biti_Sum4Bits_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumator16Biti_Sum4Bits_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files/bd/Sumator16Biti/ip/Sumator16Biti_Sum4Bits_1_0/sim/Sumator16Biti_Sum4Bits_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumator16Biti_Sum4Bits_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files/bd/Sumator16Biti/ip/Sumator16Biti_Sum4Bits_2_0/sim/Sumator16Biti_Sum4Bits_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumator16Biti_Sum4Bits_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files/bd/Sumator16Biti/ip/Sumator16Biti_Sum4Bits_3_0/sim/Sumator16Biti_Sum4Bits_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumator16Biti_Sum4Bits_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.ip_user_files/bd/Sumator16Biti/sim/Sumator16Biti.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumator16Biti
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.gen/sources_1/bd/Sumator16Biti/hdl/Sumator16Biti_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sumator16Biti_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/student/Desktop/SA/lab4/LAB4 321CB.srcs/sim_1/new/simulare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ViataEoSimulare
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/student/Desktop/SA/lab4/LAB4 321CB.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ViataEoSimulare_behav xil_defaultlib.ViataEoSimulare xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ViataEoSimulare_behav xil_defaultlib.ViataEoSimulare xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Entries
Compiling module xil_defaultlib.Sumator16Biti_Entries_0_3
Compiling module xil_defaultlib.Outputs
Compiling module xil_defaultlib.Sumator16Biti_Outputs_0_0
Compiling module xil_defaultlib.Sum4Bits
Compiling module xil_defaultlib.Sumator16Biti_Sum4Bits_0_0
Compiling module xil_defaultlib.Sumator16Biti_Sum4Bits_1_0
Compiling module xil_defaultlib.Sumator16Biti_Sum4Bits_2_0
Compiling module xil_defaultlib.Sumator16Biti_Sum4Bits_3_0
Compiling module xil_defaultlib.UAT
Compiling module xil_defaultlib.Sumator16Biti_UAT_0_0
Compiling module xil_defaultlib.Sumator16Biti
Compiling module xil_defaultlib.Sumator16Biti_wrapper
Compiling module xil_defaultlib.ViataEoSimulare
Compiling module xil_defaultlib.glbl
Built simulation snapshot ViataEoSimulare_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/student/Desktop/SA/lab4/LAB4 321CB.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ViataEoSimulare_behav -key {Behavioral:sim_1:Functional:ViataEoSimulare} -tclbatch {ViataEoSimulare.tcl} -protoinst "protoinst_files/Sumator16Biti.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Sumator16Biti.protoinst
Time resolution is 1 ps
source ViataEoSimulare.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ViataEoSimulare_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1652.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 28 13:22:47 2024...
