
Project_23_04_17.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005a64  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  08005c28  08005c28  00015c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d10  08005d10  00020178  2**0
                  CONTENTS
  4 .ARM          00000008  08005d10  08005d10  00015d10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005d18  08005d18  00020178  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d18  08005d18  00015d18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d1c  08005d1c  00015d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000178  20000000  08005d20  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005dc  20000178  08005e98  00020178  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000754  08005e98  00020754  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020178  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c6ee  00000000  00000000  000201a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001e6a  00000000  00000000  0002c896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a60  00000000  00000000  0002e700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009b8  00000000  00000000  0002f160  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022a1d  00000000  00000000  0002fb18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d941  00000000  00000000  00052535  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc4d2  00000000  00000000  0005fe76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012c348  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000309c  00000000  00000000  0012c398  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000178 	.word	0x20000178
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08005c10 	.word	0x08005c10

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	2000017c 	.word	0x2000017c
 8000200:	08005c10 	.word	0x08005c10

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b974 	b.w	8000504 <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	4604      	mov	r4, r0
 800023c:	468e      	mov	lr, r1
 800023e:	2b00      	cmp	r3, #0
 8000240:	d14d      	bne.n	80002de <__udivmoddi4+0xaa>
 8000242:	428a      	cmp	r2, r1
 8000244:	4694      	mov	ip, r2
 8000246:	d969      	bls.n	800031c <__udivmoddi4+0xe8>
 8000248:	fab2 f282 	clz	r2, r2
 800024c:	b152      	cbz	r2, 8000264 <__udivmoddi4+0x30>
 800024e:	fa01 f302 	lsl.w	r3, r1, r2
 8000252:	f1c2 0120 	rsb	r1, r2, #32
 8000256:	fa20 f101 	lsr.w	r1, r0, r1
 800025a:	fa0c fc02 	lsl.w	ip, ip, r2
 800025e:	ea41 0e03 	orr.w	lr, r1, r3
 8000262:	4094      	lsls	r4, r2
 8000264:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000268:	0c21      	lsrs	r1, r4, #16
 800026a:	fbbe f6f8 	udiv	r6, lr, r8
 800026e:	fa1f f78c 	uxth.w	r7, ip
 8000272:	fb08 e316 	mls	r3, r8, r6, lr
 8000276:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800027a:	fb06 f107 	mul.w	r1, r6, r7
 800027e:	4299      	cmp	r1, r3
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x64>
 8000282:	eb1c 0303 	adds.w	r3, ip, r3
 8000286:	f106 30ff 	add.w	r0, r6, #4294967295
 800028a:	f080 811f 	bcs.w	80004cc <__udivmoddi4+0x298>
 800028e:	4299      	cmp	r1, r3
 8000290:	f240 811c 	bls.w	80004cc <__udivmoddi4+0x298>
 8000294:	3e02      	subs	r6, #2
 8000296:	4463      	add	r3, ip
 8000298:	1a5b      	subs	r3, r3, r1
 800029a:	b2a4      	uxth	r4, r4
 800029c:	fbb3 f0f8 	udiv	r0, r3, r8
 80002a0:	fb08 3310 	mls	r3, r8, r0, r3
 80002a4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002a8:	fb00 f707 	mul.w	r7, r0, r7
 80002ac:	42a7      	cmp	r7, r4
 80002ae:	d90a      	bls.n	80002c6 <__udivmoddi4+0x92>
 80002b0:	eb1c 0404 	adds.w	r4, ip, r4
 80002b4:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b8:	f080 810a 	bcs.w	80004d0 <__udivmoddi4+0x29c>
 80002bc:	42a7      	cmp	r7, r4
 80002be:	f240 8107 	bls.w	80004d0 <__udivmoddi4+0x29c>
 80002c2:	4464      	add	r4, ip
 80002c4:	3802      	subs	r0, #2
 80002c6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002ca:	1be4      	subs	r4, r4, r7
 80002cc:	2600      	movs	r6, #0
 80002ce:	b11d      	cbz	r5, 80002d8 <__udivmoddi4+0xa4>
 80002d0:	40d4      	lsrs	r4, r2
 80002d2:	2300      	movs	r3, #0
 80002d4:	e9c5 4300 	strd	r4, r3, [r5]
 80002d8:	4631      	mov	r1, r6
 80002da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002de:	428b      	cmp	r3, r1
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0xc2>
 80002e2:	2d00      	cmp	r5, #0
 80002e4:	f000 80ef 	beq.w	80004c6 <__udivmoddi4+0x292>
 80002e8:	2600      	movs	r6, #0
 80002ea:	e9c5 0100 	strd	r0, r1, [r5]
 80002ee:	4630      	mov	r0, r6
 80002f0:	4631      	mov	r1, r6
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	fab3 f683 	clz	r6, r3
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	d14a      	bne.n	8000394 <__udivmoddi4+0x160>
 80002fe:	428b      	cmp	r3, r1
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xd4>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 80f9 	bhi.w	80004fa <__udivmoddi4+0x2c6>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb61 0303 	sbc.w	r3, r1, r3
 800030e:	2001      	movs	r0, #1
 8000310:	469e      	mov	lr, r3
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e0      	beq.n	80002d8 <__udivmoddi4+0xa4>
 8000316:	e9c5 4e00 	strd	r4, lr, [r5]
 800031a:	e7dd      	b.n	80002d8 <__udivmoddi4+0xa4>
 800031c:	b902      	cbnz	r2, 8000320 <__udivmoddi4+0xec>
 800031e:	deff      	udf	#255	; 0xff
 8000320:	fab2 f282 	clz	r2, r2
 8000324:	2a00      	cmp	r2, #0
 8000326:	f040 8092 	bne.w	800044e <__udivmoddi4+0x21a>
 800032a:	eba1 010c 	sub.w	r1, r1, ip
 800032e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000332:	fa1f fe8c 	uxth.w	lr, ip
 8000336:	2601      	movs	r6, #1
 8000338:	0c20      	lsrs	r0, r4, #16
 800033a:	fbb1 f3f7 	udiv	r3, r1, r7
 800033e:	fb07 1113 	mls	r1, r7, r3, r1
 8000342:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000346:	fb0e f003 	mul.w	r0, lr, r3
 800034a:	4288      	cmp	r0, r1
 800034c:	d908      	bls.n	8000360 <__udivmoddi4+0x12c>
 800034e:	eb1c 0101 	adds.w	r1, ip, r1
 8000352:	f103 38ff 	add.w	r8, r3, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x12a>
 8000358:	4288      	cmp	r0, r1
 800035a:	f200 80cb 	bhi.w	80004f4 <__udivmoddi4+0x2c0>
 800035e:	4643      	mov	r3, r8
 8000360:	1a09      	subs	r1, r1, r0
 8000362:	b2a4      	uxth	r4, r4
 8000364:	fbb1 f0f7 	udiv	r0, r1, r7
 8000368:	fb07 1110 	mls	r1, r7, r0, r1
 800036c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000370:	fb0e fe00 	mul.w	lr, lr, r0
 8000374:	45a6      	cmp	lr, r4
 8000376:	d908      	bls.n	800038a <__udivmoddi4+0x156>
 8000378:	eb1c 0404 	adds.w	r4, ip, r4
 800037c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000380:	d202      	bcs.n	8000388 <__udivmoddi4+0x154>
 8000382:	45a6      	cmp	lr, r4
 8000384:	f200 80bb 	bhi.w	80004fe <__udivmoddi4+0x2ca>
 8000388:	4608      	mov	r0, r1
 800038a:	eba4 040e 	sub.w	r4, r4, lr
 800038e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000392:	e79c      	b.n	80002ce <__udivmoddi4+0x9a>
 8000394:	f1c6 0720 	rsb	r7, r6, #32
 8000398:	40b3      	lsls	r3, r6
 800039a:	fa22 fc07 	lsr.w	ip, r2, r7
 800039e:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a2:	fa20 f407 	lsr.w	r4, r0, r7
 80003a6:	fa01 f306 	lsl.w	r3, r1, r6
 80003aa:	431c      	orrs	r4, r3
 80003ac:	40f9      	lsrs	r1, r7
 80003ae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b2:	fa00 f306 	lsl.w	r3, r0, r6
 80003b6:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ba:	0c20      	lsrs	r0, r4, #16
 80003bc:	fa1f fe8c 	uxth.w	lr, ip
 80003c0:	fb09 1118 	mls	r1, r9, r8, r1
 80003c4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c8:	fb08 f00e 	mul.w	r0, r8, lr
 80003cc:	4288      	cmp	r0, r1
 80003ce:	fa02 f206 	lsl.w	r2, r2, r6
 80003d2:	d90b      	bls.n	80003ec <__udivmoddi4+0x1b8>
 80003d4:	eb1c 0101 	adds.w	r1, ip, r1
 80003d8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003dc:	f080 8088 	bcs.w	80004f0 <__udivmoddi4+0x2bc>
 80003e0:	4288      	cmp	r0, r1
 80003e2:	f240 8085 	bls.w	80004f0 <__udivmoddi4+0x2bc>
 80003e6:	f1a8 0802 	sub.w	r8, r8, #2
 80003ea:	4461      	add	r1, ip
 80003ec:	1a09      	subs	r1, r1, r0
 80003ee:	b2a4      	uxth	r4, r4
 80003f0:	fbb1 f0f9 	udiv	r0, r1, r9
 80003f4:	fb09 1110 	mls	r1, r9, r0, r1
 80003f8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003fc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000400:	458e      	cmp	lr, r1
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1e2>
 8000404:	eb1c 0101 	adds.w	r1, ip, r1
 8000408:	f100 34ff 	add.w	r4, r0, #4294967295
 800040c:	d26c      	bcs.n	80004e8 <__udivmoddi4+0x2b4>
 800040e:	458e      	cmp	lr, r1
 8000410:	d96a      	bls.n	80004e8 <__udivmoddi4+0x2b4>
 8000412:	3802      	subs	r0, #2
 8000414:	4461      	add	r1, ip
 8000416:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800041a:	fba0 9402 	umull	r9, r4, r0, r2
 800041e:	eba1 010e 	sub.w	r1, r1, lr
 8000422:	42a1      	cmp	r1, r4
 8000424:	46c8      	mov	r8, r9
 8000426:	46a6      	mov	lr, r4
 8000428:	d356      	bcc.n	80004d8 <__udivmoddi4+0x2a4>
 800042a:	d053      	beq.n	80004d4 <__udivmoddi4+0x2a0>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x212>
 800042e:	ebb3 0208 	subs.w	r2, r3, r8
 8000432:	eb61 010e 	sbc.w	r1, r1, lr
 8000436:	fa01 f707 	lsl.w	r7, r1, r7
 800043a:	fa22 f306 	lsr.w	r3, r2, r6
 800043e:	40f1      	lsrs	r1, r6
 8000440:	431f      	orrs	r7, r3
 8000442:	e9c5 7100 	strd	r7, r1, [r5]
 8000446:	2600      	movs	r6, #0
 8000448:	4631      	mov	r1, r6
 800044a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800044e:	f1c2 0320 	rsb	r3, r2, #32
 8000452:	40d8      	lsrs	r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa21 f303 	lsr.w	r3, r1, r3
 800045c:	4091      	lsls	r1, r2
 800045e:	4301      	orrs	r1, r0
 8000460:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000464:	fa1f fe8c 	uxth.w	lr, ip
 8000468:	fbb3 f0f7 	udiv	r0, r3, r7
 800046c:	fb07 3610 	mls	r6, r7, r0, r3
 8000470:	0c0b      	lsrs	r3, r1, #16
 8000472:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000476:	fb00 f60e 	mul.w	r6, r0, lr
 800047a:	429e      	cmp	r6, r3
 800047c:	fa04 f402 	lsl.w	r4, r4, r2
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x260>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 38ff 	add.w	r8, r0, #4294967295
 800048a:	d22f      	bcs.n	80004ec <__udivmoddi4+0x2b8>
 800048c:	429e      	cmp	r6, r3
 800048e:	d92d      	bls.n	80004ec <__udivmoddi4+0x2b8>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1b9b      	subs	r3, r3, r6
 8000496:	b289      	uxth	r1, r1
 8000498:	fbb3 f6f7 	udiv	r6, r3, r7
 800049c:	fb07 3316 	mls	r3, r7, r6, r3
 80004a0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a4:	fb06 f30e 	mul.w	r3, r6, lr
 80004a8:	428b      	cmp	r3, r1
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x28a>
 80004ac:	eb1c 0101 	adds.w	r1, ip, r1
 80004b0:	f106 38ff 	add.w	r8, r6, #4294967295
 80004b4:	d216      	bcs.n	80004e4 <__udivmoddi4+0x2b0>
 80004b6:	428b      	cmp	r3, r1
 80004b8:	d914      	bls.n	80004e4 <__udivmoddi4+0x2b0>
 80004ba:	3e02      	subs	r6, #2
 80004bc:	4461      	add	r1, ip
 80004be:	1ac9      	subs	r1, r1, r3
 80004c0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004c4:	e738      	b.n	8000338 <__udivmoddi4+0x104>
 80004c6:	462e      	mov	r6, r5
 80004c8:	4628      	mov	r0, r5
 80004ca:	e705      	b.n	80002d8 <__udivmoddi4+0xa4>
 80004cc:	4606      	mov	r6, r0
 80004ce:	e6e3      	b.n	8000298 <__udivmoddi4+0x64>
 80004d0:	4618      	mov	r0, r3
 80004d2:	e6f8      	b.n	80002c6 <__udivmoddi4+0x92>
 80004d4:	454b      	cmp	r3, r9
 80004d6:	d2a9      	bcs.n	800042c <__udivmoddi4+0x1f8>
 80004d8:	ebb9 0802 	subs.w	r8, r9, r2
 80004dc:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004e0:	3801      	subs	r0, #1
 80004e2:	e7a3      	b.n	800042c <__udivmoddi4+0x1f8>
 80004e4:	4646      	mov	r6, r8
 80004e6:	e7ea      	b.n	80004be <__udivmoddi4+0x28a>
 80004e8:	4620      	mov	r0, r4
 80004ea:	e794      	b.n	8000416 <__udivmoddi4+0x1e2>
 80004ec:	4640      	mov	r0, r8
 80004ee:	e7d1      	b.n	8000494 <__udivmoddi4+0x260>
 80004f0:	46d0      	mov	r8, sl
 80004f2:	e77b      	b.n	80003ec <__udivmoddi4+0x1b8>
 80004f4:	3b02      	subs	r3, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	e732      	b.n	8000360 <__udivmoddi4+0x12c>
 80004fa:	4630      	mov	r0, r6
 80004fc:	e709      	b.n	8000312 <__udivmoddi4+0xde>
 80004fe:	4464      	add	r4, ip
 8000500:	3802      	subs	r0, #2
 8000502:	e742      	b.n	800038a <__udivmoddi4+0x156>

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <__io_putchar>:
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */

/* @brief  Retargets the C library printf function to the USART. */
PUTCHAR_PROTOTYPE {
 8000508:	b580      	push	{r7, lr}
 800050a:	b082      	sub	sp, #8
 800050c:	af00      	add	r7, sp, #0
 800050e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);
 8000510:	1d39      	adds	r1, r7, #4
 8000512:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000516:	2201      	movs	r2, #1
 8000518:	4803      	ldr	r0, [pc, #12]	; (8000528 <__io_putchar+0x20>)
 800051a:	f003 fc44 	bl	8003da6 <HAL_UART_Transmit>
  return ch;
 800051e:	687b      	ldr	r3, [r7, #4]
}
 8000520:	4618      	mov	r0, r3
 8000522:	3708      	adds	r7, #8
 8000524:	46bd      	mov	sp, r7
 8000526:	bd80      	pop	{r7, pc}
 8000528:	2000024c 	.word	0x2000024c

0800052c <main>:
uint16_t bitFlag;
volatile uint8_t spi2F;

/* @brief  Main program */
int main(void)
{
 800052c:	b5b0      	push	{r4, r5, r7, lr}
 800052e:	af00      	add	r7, sp, #0
	HAL_Init();
 8000530:	f000 ff7e 	bl	8001430 <HAL_Init>

	SystemClock_Config();
 8000534:	f000 f920 	bl	8000778 <SystemClock_Config>

	MX_GPIO_Init();
 8000538:	f000 fa14 	bl	8000964 <MX_GPIO_Init>
	MX_SPI2_Init();
 800053c:	f000 f98a 	bl	8000854 <MX_SPI2_Init>
	MX_DMA_Init();
 8000540:	f000 f9f0 	bl	8000924 <MX_DMA_Init>
	MX_USART2_UART_Init();
 8000544:	f000 f9bc 	bl	80008c0 <MX_USART2_UART_Init>
	printf("Init OKE\r\n");
	#endif

	while (1)
	{
		if (bitFlag & BFLAG_UART_RCV)		// UART Processing
 8000548:	4b81      	ldr	r3, [pc, #516]	; (8000750 <main+0x224>)
 800054a:	881b      	ldrh	r3, [r3, #0]
 800054c:	f003 0301 	and.w	r3, r3, #1
 8000550:	2b00      	cmp	r3, #0
 8000552:	d017      	beq.n	8000584 <main+0x58>
		{
			//printf("UART...\r\n");
			uartProcessing (u8arr_uartEvent, u16_lenCnt - 2); // remove \r & \n
 8000554:	4b7f      	ldr	r3, [pc, #508]	; (8000754 <main+0x228>)
 8000556:	881b      	ldrh	r3, [r3, #0]
 8000558:	3b02      	subs	r3, #2
 800055a:	b29b      	uxth	r3, r3
 800055c:	4619      	mov	r1, r3
 800055e:	487e      	ldr	r0, [pc, #504]	; (8000758 <main+0x22c>)
 8000560:	f000 fb02 	bl	8000b68 <uartProcessing>
			memset(u8arr_uartEvent, 0, UART_BUF_SZ);
 8000564:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000568:	2100      	movs	r1, #0
 800056a:	487b      	ldr	r0, [pc, #492]	; (8000758 <main+0x22c>)
 800056c:	f004 fe4a 	bl	8005204 <memset>
			u16_lenCnt = 0;
 8000570:	4b78      	ldr	r3, [pc, #480]	; (8000754 <main+0x228>)
 8000572:	2200      	movs	r2, #0
 8000574:	801a      	strh	r2, [r3, #0]
			bitFlag 	&= ~BFLAG_UART_RCV;
 8000576:	4b76      	ldr	r3, [pc, #472]	; (8000750 <main+0x224>)
 8000578:	881b      	ldrh	r3, [r3, #0]
 800057a:	f023 0301 	bic.w	r3, r3, #1
 800057e:	b29a      	uxth	r2, r3
 8000580:	4b73      	ldr	r3, [pc, #460]	; (8000750 <main+0x224>)
 8000582:	801a      	strh	r2, [r3, #0]
		}
		#ifndef MASTER_BOARD
		// CORE OF SPI SLAVE RECEIVE
		if(HAL_SPI_Receive_IT(&hspi2, (uint8_t *)aRxBuffer, BUFFERSIZE) != HAL_OK)
 8000584:	2264      	movs	r2, #100	; 0x64
 8000586:	4975      	ldr	r1, [pc, #468]	; (800075c <main+0x230>)
 8000588:	4875      	ldr	r0, [pc, #468]	; (8000760 <main+0x234>)
 800058a:	f002 fdd7 	bl	800313c <HAL_SPI_Receive_IT>
 800058e:	4603      	mov	r3, r0
 8000590:	2b00      	cmp	r3, #0
 8000592:	d001      	beq.n	8000598 <main+0x6c>
		{
			Error_Handler();
 8000594:	f000 fba0 	bl	8000cd8 <Error_Handler>
		}

		while (spi2F == 0){}
 8000598:	bf00      	nop
 800059a:	4b72      	ldr	r3, [pc, #456]	; (8000764 <main+0x238>)
 800059c:	781b      	ldrb	r3, [r3, #0]
 800059e:	b2db      	uxtb	r3, r3
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	d0fa      	beq.n	800059a <main+0x6e>
		while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY){}
 80005a4:	bf00      	nop
 80005a6:	486e      	ldr	r0, [pc, #440]	; (8000760 <main+0x234>)
 80005a8:	f002 fffa 	bl	80035a0 <HAL_SPI_GetState>
 80005ac:	4603      	mov	r3, r0
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d1f9      	bne.n	80005a6 <main+0x7a>
		spi2F = 0;
 80005b2:	4b6c      	ldr	r3, [pc, #432]	; (8000764 <main+0x238>)
 80005b4:	2200      	movs	r2, #0
 80005b6:	701a      	strb	r2, [r3, #0]
		// CORE OF SPI SLAVE -- RECEIVE -- END

		if ((aRxBuffer[0] == 1) || (aRxBuffer[0]==7)) {
 80005b8:	4b68      	ldr	r3, [pc, #416]	; (800075c <main+0x230>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	2b01      	cmp	r3, #1
 80005be:	d003      	beq.n	80005c8 <main+0x9c>
 80005c0:	4b66      	ldr	r3, [pc, #408]	; (800075c <main+0x230>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2b07      	cmp	r3, #7
 80005c6:	d127      	bne.n	8000618 <main+0xec>
			memcpy(res1, &aRxBuffer[1], CFG_LENGTH*sizeof(aRxBuffer[0]));
 80005c8:	4a67      	ldr	r2, [pc, #412]	; (8000768 <main+0x23c>)
 80005ca:	4b64      	ldr	r3, [pc, #400]	; (800075c <main+0x230>)
 80005cc:	4615      	mov	r5, r2
 80005ce:	1d1c      	adds	r4, r3, #4
 80005d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005d2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005d4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80005d6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80005d8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80005dc:	e885 0003 	stmia.w	r5, {r0, r1}
			memcpy(&aTxBuffer[1], res1, CFG_LENGTH*sizeof(res1[0]));
 80005e0:	4b62      	ldr	r3, [pc, #392]	; (800076c <main+0x240>)
 80005e2:	4a61      	ldr	r2, [pc, #388]	; (8000768 <main+0x23c>)
 80005e4:	1d1c      	adds	r4, r3, #4
 80005e6:	4615      	mov	r5, r2
 80005e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f0:	e895 0003 	ldmia.w	r5, {r0, r1}
 80005f4:	e884 0003 	stmia.w	r4, {r0, r1}
			if(aRxBuffer[0]==1){aTxBuffer[0] = 1;}
 80005f8:	4b58      	ldr	r3, [pc, #352]	; (800075c <main+0x230>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d102      	bne.n	8000606 <main+0xda>
 8000600:	4b5a      	ldr	r3, [pc, #360]	; (800076c <main+0x240>)
 8000602:	2201      	movs	r2, #1
 8000604:	601a      	str	r2, [r3, #0]
			if(aRxBuffer[0]==7){aTxBuffer[0] = 7;}
 8000606:	4b55      	ldr	r3, [pc, #340]	; (800075c <main+0x230>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	2b07      	cmp	r3, #7
 800060c:	f040 8082 	bne.w	8000714 <main+0x1e8>
 8000610:	4b56      	ldr	r3, [pc, #344]	; (800076c <main+0x240>)
 8000612:	2207      	movs	r2, #7
 8000614:	601a      	str	r2, [r3, #0]
 8000616:	e07d      	b.n	8000714 <main+0x1e8>
		}
		else if((aRxBuffer[0]==2)||(aRxBuffer[0]==8))	// WR2
 8000618:	4b50      	ldr	r3, [pc, #320]	; (800075c <main+0x230>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2b02      	cmp	r3, #2
 800061e:	d003      	beq.n	8000628 <main+0xfc>
 8000620:	4b4e      	ldr	r3, [pc, #312]	; (800075c <main+0x230>)
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	2b08      	cmp	r3, #8
 8000626:	d126      	bne.n	8000676 <main+0x14a>
		{
			memcpy(res2, &aRxBuffer[1], CFG_LENGTH*sizeof(aRxBuffer[0]));
 8000628:	4a51      	ldr	r2, [pc, #324]	; (8000770 <main+0x244>)
 800062a:	4b4c      	ldr	r3, [pc, #304]	; (800075c <main+0x230>)
 800062c:	4615      	mov	r5, r2
 800062e:	1d1c      	adds	r4, r3, #4
 8000630:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000632:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000634:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000636:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000638:	e894 0003 	ldmia.w	r4, {r0, r1}
 800063c:	e885 0003 	stmia.w	r5, {r0, r1}
			memcpy(&aTxBuffer[1], res2, CFG_LENGTH*sizeof(res2[0]));
 8000640:	4b4a      	ldr	r3, [pc, #296]	; (800076c <main+0x240>)
 8000642:	4a4b      	ldr	r2, [pc, #300]	; (8000770 <main+0x244>)
 8000644:	1d1c      	adds	r4, r3, #4
 8000646:	4615      	mov	r5, r2
 8000648:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800064c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800064e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000650:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000654:	e884 0003 	stmia.w	r4, {r0, r1}
			if(aRxBuffer[0]==2){aTxBuffer[0] = 2;}
 8000658:	4b40      	ldr	r3, [pc, #256]	; (800075c <main+0x230>)
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	2b02      	cmp	r3, #2
 800065e:	d102      	bne.n	8000666 <main+0x13a>
 8000660:	4b42      	ldr	r3, [pc, #264]	; (800076c <main+0x240>)
 8000662:	2202      	movs	r2, #2
 8000664:	601a      	str	r2, [r3, #0]
			if(aRxBuffer[0]==8){aTxBuffer[0] = 8;}
 8000666:	4b3d      	ldr	r3, [pc, #244]	; (800075c <main+0x230>)
 8000668:	681b      	ldr	r3, [r3, #0]
 800066a:	2b08      	cmp	r3, #8
 800066c:	d152      	bne.n	8000714 <main+0x1e8>
 800066e:	4b3f      	ldr	r3, [pc, #252]	; (800076c <main+0x240>)
 8000670:	2208      	movs	r2, #8
 8000672:	601a      	str	r2, [r3, #0]
 8000674:	e04e      	b.n	8000714 <main+0x1e8>
		}
		else if((aRxBuffer[0]==3)||(aRxBuffer[0]==9))	// WR3
 8000676:	4b39      	ldr	r3, [pc, #228]	; (800075c <main+0x230>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	2b03      	cmp	r3, #3
 800067c:	d003      	beq.n	8000686 <main+0x15a>
 800067e:	4b37      	ldr	r3, [pc, #220]	; (800075c <main+0x230>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	2b09      	cmp	r3, #9
 8000684:	d126      	bne.n	80006d4 <main+0x1a8>
		{
			memcpy(res3, &aRxBuffer[1], CFG_LENGTH*sizeof(aRxBuffer[0]));
 8000686:	4a3b      	ldr	r2, [pc, #236]	; (8000774 <main+0x248>)
 8000688:	4b34      	ldr	r3, [pc, #208]	; (800075c <main+0x230>)
 800068a:	4615      	mov	r5, r2
 800068c:	1d1c      	adds	r4, r3, #4
 800068e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000690:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000692:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000694:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000696:	e894 0003 	ldmia.w	r4, {r0, r1}
 800069a:	e885 0003 	stmia.w	r5, {r0, r1}
			memcpy(&aTxBuffer[1], res3, CFG_LENGTH*sizeof(res3[0]));
 800069e:	4b33      	ldr	r3, [pc, #204]	; (800076c <main+0x240>)
 80006a0:	4a34      	ldr	r2, [pc, #208]	; (8000774 <main+0x248>)
 80006a2:	1d1c      	adds	r4, r3, #4
 80006a4:	4615      	mov	r5, r2
 80006a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006aa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006ac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ae:	e895 0003 	ldmia.w	r5, {r0, r1}
 80006b2:	e884 0003 	stmia.w	r4, {r0, r1}
			if(aRxBuffer[0]==3){aTxBuffer[0] = 3;}
 80006b6:	4b29      	ldr	r3, [pc, #164]	; (800075c <main+0x230>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	2b03      	cmp	r3, #3
 80006bc:	d102      	bne.n	80006c4 <main+0x198>
 80006be:	4b2b      	ldr	r3, [pc, #172]	; (800076c <main+0x240>)
 80006c0:	2203      	movs	r2, #3
 80006c2:	601a      	str	r2, [r3, #0]
			if(aRxBuffer[0]==9){aTxBuffer[0] = 9;}
 80006c4:	4b25      	ldr	r3, [pc, #148]	; (800075c <main+0x230>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	2b09      	cmp	r3, #9
 80006ca:	d123      	bne.n	8000714 <main+0x1e8>
 80006cc:	4b27      	ldr	r3, [pc, #156]	; (800076c <main+0x240>)
 80006ce:	2209      	movs	r2, #9
 80006d0:	601a      	str	r2, [r3, #0]
 80006d2:	e01f      	b.n	8000714 <main+0x1e8>
		}
		else if(aRxBuffer[0]==4)			// RD1
 80006d4:	4b21      	ldr	r3, [pc, #132]	; (800075c <main+0x230>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b04      	cmp	r3, #4
 80006da:	d106      	bne.n	80006ea <main+0x1be>
		{
			Set_aTxBuffer(4, res1, 0, CFG_LENGTH*sizeof(res1[0]));
 80006dc:	2328      	movs	r3, #40	; 0x28
 80006de:	2200      	movs	r2, #0
 80006e0:	4921      	ldr	r1, [pc, #132]	; (8000768 <main+0x23c>)
 80006e2:	2004      	movs	r0, #4
 80006e4:	f000 fa10 	bl	8000b08 <Set_aTxBuffer>
 80006e8:	e014      	b.n	8000714 <main+0x1e8>
		}
		else if(aRxBuffer[0]==5)			// RD2
 80006ea:	4b1c      	ldr	r3, [pc, #112]	; (800075c <main+0x230>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	2b05      	cmp	r3, #5
 80006f0:	d106      	bne.n	8000700 <main+0x1d4>
		{
			Set_aTxBuffer(5, res2, 0, CFG_LENGTH*sizeof(res2[0]));
 80006f2:	2328      	movs	r3, #40	; 0x28
 80006f4:	2200      	movs	r2, #0
 80006f6:	491e      	ldr	r1, [pc, #120]	; (8000770 <main+0x244>)
 80006f8:	2005      	movs	r0, #5
 80006fa:	f000 fa05 	bl	8000b08 <Set_aTxBuffer>
 80006fe:	e009      	b.n	8000714 <main+0x1e8>
		}
		else if(aRxBuffer[0]==6)			// RD3
 8000700:	4b16      	ldr	r3, [pc, #88]	; (800075c <main+0x230>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	2b06      	cmp	r3, #6
 8000706:	d105      	bne.n	8000714 <main+0x1e8>
		{
			Set_aTxBuffer(6, res3, 0, CFG_LENGTH*sizeof(res3[0]));
 8000708:	2328      	movs	r3, #40	; 0x28
 800070a:	2200      	movs	r2, #0
 800070c:	4919      	ldr	r1, [pc, #100]	; (8000774 <main+0x248>)
 800070e:	2006      	movs	r0, #6
 8000710:	f000 f9fa 	bl	8000b08 <Set_aTxBuffer>
		}


		// CORE OF SPI SLAVE TRANSMIT
		if(HAL_SPI_Transmit_IT(&hspi2, (uint8_t *)aTxBuffer, BUFFERSIZE) != HAL_OK)
 8000714:	2264      	movs	r2, #100	; 0x64
 8000716:	4915      	ldr	r1, [pc, #84]	; (800076c <main+0x240>)
 8000718:	4811      	ldr	r0, [pc, #68]	; (8000760 <main+0x234>)
 800071a:	f002 fc85 	bl	8003028 <HAL_SPI_Transmit_IT>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <main+0x1fc>
		{
			Error_Handler();
 8000724:	f000 fad8 	bl	8000cd8 <Error_Handler>
		}

		while (spi2F == 0){}
 8000728:	bf00      	nop
 800072a:	4b0e      	ldr	r3, [pc, #56]	; (8000764 <main+0x238>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	b2db      	uxtb	r3, r3
 8000730:	2b00      	cmp	r3, #0
 8000732:	d0fa      	beq.n	800072a <main+0x1fe>
		while(HAL_SPI_GetState(&hspi2) != HAL_SPI_STATE_READY){}
 8000734:	bf00      	nop
 8000736:	480a      	ldr	r0, [pc, #40]	; (8000760 <main+0x234>)
 8000738:	f002 ff32 	bl	80035a0 <HAL_SPI_GetState>
 800073c:	4603      	mov	r3, r0
 800073e:	2b01      	cmp	r3, #1
 8000740:	d1f9      	bne.n	8000736 <main+0x20a>
		// CORE OF SPI SLAVE TRANSMIT -- END

		memset(aRxBuffer, 0, sizeof(aRxBuffer));
 8000742:	222c      	movs	r2, #44	; 0x2c
 8000744:	2100      	movs	r1, #0
 8000746:	4805      	ldr	r0, [pc, #20]	; (800075c <main+0x230>)
 8000748:	f004 fd5c 	bl	8005204 <memset>
		if (bitFlag & BFLAG_UART_RCV)		// UART Processing
 800074c:	e6fc      	b.n	8000548 <main+0x1c>
 800074e:	bf00      	nop
 8000750:	20000738 	.word	0x20000738
 8000754:	20000692 	.word	0x20000692
 8000758:	20000490 	.word	0x20000490
 800075c:	20000694 	.word	0x20000694
 8000760:	20000194 	.word	0x20000194
 8000764:	2000073a 	.word	0x2000073a
 8000768:	2000002c 	.word	0x2000002c
 800076c:	20000000 	.word	0x20000000
 8000770:	20000054 	.word	0x20000054
 8000774:	2000007c 	.word	0x2000007c

08000778 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b094      	sub	sp, #80	; 0x50
 800077c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077e:	f107 031c 	add.w	r3, r7, #28
 8000782:	2234      	movs	r2, #52	; 0x34
 8000784:	2100      	movs	r1, #0
 8000786:	4618      	mov	r0, r3
 8000788:	f004 fd3c 	bl	8005204 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800078c:	f107 0308 	add.w	r3, r7, #8
 8000790:	2200      	movs	r2, #0
 8000792:	601a      	str	r2, [r3, #0]
 8000794:	605a      	str	r2, [r3, #4]
 8000796:	609a      	str	r2, [r3, #8]
 8000798:	60da      	str	r2, [r3, #12]
 800079a:	611a      	str	r2, [r3, #16]

	__HAL_RCC_PWR_CLK_ENABLE();
 800079c:	2300      	movs	r3, #0
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	4b2a      	ldr	r3, [pc, #168]	; (800084c <SystemClock_Config+0xd4>)
 80007a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007a4:	4a29      	ldr	r2, [pc, #164]	; (800084c <SystemClock_Config+0xd4>)
 80007a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007aa:	6413      	str	r3, [r2, #64]	; 0x40
 80007ac:	4b27      	ldr	r3, [pc, #156]	; (800084c <SystemClock_Config+0xd4>)
 80007ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80007b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007b4:	607b      	str	r3, [r7, #4]
 80007b6:	687b      	ldr	r3, [r7, #4]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80007b8:	2300      	movs	r3, #0
 80007ba:	603b      	str	r3, [r7, #0]
 80007bc:	4b24      	ldr	r3, [pc, #144]	; (8000850 <SystemClock_Config+0xd8>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80007c4:	4a22      	ldr	r2, [pc, #136]	; (8000850 <SystemClock_Config+0xd8>)
 80007c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007ca:	6013      	str	r3, [r2, #0]
 80007cc:	4b20      	ldr	r3, [pc, #128]	; (8000850 <SystemClock_Config+0xd8>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80007d4:	603b      	str	r3, [r7, #0]
 80007d6:	683b      	ldr	r3, [r7, #0]

	RCC_OscInitStruct.OscillatorType 		= RCC_OSCILLATORTYPE_HSI;
 80007d8:	2302      	movs	r3, #2
 80007da:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSIState 				= RCC_HSI_ON;
 80007dc:	2301      	movs	r3, #1
 80007de:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue 	= RCC_HSICALIBRATION_DEFAULT;
 80007e0:	2310      	movs	r3, #16
 80007e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState 			= RCC_PLL_ON;
 80007e4:	2302      	movs	r3, #2
 80007e6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource 		= RCC_PLLSOURCE_HSI;
 80007e8:	2300      	movs	r3, #0
 80007ea:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLM 				= 16;
 80007ec:	2310      	movs	r3, #16
 80007ee:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN 				= 336;
 80007f0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80007f4:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP 				= RCC_PLLP_DIV4;
 80007f6:	2304      	movs	r3, #4
 80007f8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ 				= 2;
 80007fa:	2302      	movs	r3, #2
 80007fc:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR 				= 2;
 80007fe:	2302      	movs	r3, #2
 8000800:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000802:	f107 031c 	add.w	r3, r7, #28
 8000806:	4618      	mov	r0, r3
 8000808:	f002 f8e6 	bl	80029d8 <HAL_RCC_OscConfig>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config+0x9e>
	{
		Error_Handler();
 8000812:	f000 fa61 	bl	8000cd8 <Error_Handler>
	}

	RCC_ClkInitStruct.ClockType 		= RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000816:	230f      	movs	r3, #15
 8000818:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource 		= RCC_SYSCLKSOURCE_PLLCLK;
 800081a:	2302      	movs	r3, #2
 800081c:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.AHBCLKDivider 	= RCC_SYSCLK_DIV1;
 800081e:	2300      	movs	r3, #0
 8000820:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB1CLKDivider 	= RCC_HCLK_DIV2;
 8000822:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000826:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB2CLKDivider 	= RCC_HCLK_DIV1;
 8000828:	2300      	movs	r3, #0
 800082a:	61bb      	str	r3, [r7, #24]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800082c:	f107 0308 	add.w	r3, r7, #8
 8000830:	2102      	movs	r1, #2
 8000832:	4618      	mov	r0, r3
 8000834:	f001 fd86 	bl	8002344 <HAL_RCC_ClockConfig>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <SystemClock_Config+0xca>
	{
		Error_Handler();
 800083e:	f000 fa4b 	bl	8000cd8 <Error_Handler>
	}
}
 8000842:	bf00      	nop
 8000844:	3750      	adds	r7, #80	; 0x50
 8000846:	46bd      	mov	sp, r7
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800
 8000850:	40007000 	.word	0x40007000

08000854 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	hspi2.Instance 					= SPI2;
 8000858:	4b17      	ldr	r3, [pc, #92]	; (80008b8 <MX_SPI2_Init+0x64>)
 800085a:	4a18      	ldr	r2, [pc, #96]	; (80008bc <MX_SPI2_Init+0x68>)
 800085c:	601a      	str	r2, [r3, #0]
	hspi2.Init.BaudRatePrescaler 	= SPI_BAUDRATEPRESCALER_128;
 800085e:	4b16      	ldr	r3, [pc, #88]	; (80008b8 <MX_SPI2_Init+0x64>)
 8000860:	2230      	movs	r2, #48	; 0x30
 8000862:	61da      	str	r2, [r3, #28]
	hspi2.Init.Direction 			= SPI_DIRECTION_2LINES;
 8000864:	4b14      	ldr	r3, [pc, #80]	; (80008b8 <MX_SPI2_Init+0x64>)
 8000866:	2200      	movs	r2, #0
 8000868:	609a      	str	r2, [r3, #8]
	hspi2.Init.CLKPhase 			= SPI_PHASE_1EDGE;
 800086a:	4b13      	ldr	r3, [pc, #76]	; (80008b8 <MX_SPI2_Init+0x64>)
 800086c:	2200      	movs	r2, #0
 800086e:	615a      	str	r2, [r3, #20]
	hspi2.Init.CLKPolarity 			= SPI_POLARITY_LOW;
 8000870:	4b11      	ldr	r3, [pc, #68]	; (80008b8 <MX_SPI2_Init+0x64>)
 8000872:	2200      	movs	r2, #0
 8000874:	611a      	str	r2, [r3, #16]
	hspi2.Init.DataSize 			= SPI_DATASIZE_16BIT;
 8000876:	4b10      	ldr	r3, [pc, #64]	; (80008b8 <MX_SPI2_Init+0x64>)
 8000878:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800087c:	60da      	str	r2, [r3, #12]
	hspi2.Init.FirstBit 			= SPI_FIRSTBIT_MSB;
 800087e:	4b0e      	ldr	r3, [pc, #56]	; (80008b8 <MX_SPI2_Init+0x64>)
 8000880:	2200      	movs	r2, #0
 8000882:	621a      	str	r2, [r3, #32]
	hspi2.Init.TIMode 				= SPI_TIMODE_DISABLE;
 8000884:	4b0c      	ldr	r3, [pc, #48]	; (80008b8 <MX_SPI2_Init+0x64>)
 8000886:	2200      	movs	r2, #0
 8000888:	625a      	str	r2, [r3, #36]	; 0x24
	hspi2.Init.CRCCalculation 		= SPI_CRCCALCULATION_DISABLE;
 800088a:	4b0b      	ldr	r3, [pc, #44]	; (80008b8 <MX_SPI2_Init+0x64>)
 800088c:	2200      	movs	r2, #0
 800088e:	629a      	str	r2, [r3, #40]	; 0x28
	hspi2.Init.CRCPolynomial 		= 10;
 8000890:	4b09      	ldr	r3, [pc, #36]	; (80008b8 <MX_SPI2_Init+0x64>)
 8000892:	220a      	movs	r2, #10
 8000894:	62da      	str	r2, [r3, #44]	; 0x2c
	hspi2.Init.NSS 					= SPI_NSS_SOFT;
 8000896:	4b08      	ldr	r3, [pc, #32]	; (80008b8 <MX_SPI2_Init+0x64>)
 8000898:	f44f 7200 	mov.w	r2, #512	; 0x200
 800089c:	619a      	str	r2, [r3, #24]
  	#ifdef MASTER_BOARD
	hspi2.Init.Mode 				= SPI_MODE_MASTER;
  	#else
	hspi2.Init.Mode 				= SPI_MODE_SLAVE;
 800089e:	4b06      	ldr	r3, [pc, #24]	; (80008b8 <MX_SPI2_Init+0x64>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	605a      	str	r2, [r3, #4]
  	#endif

	if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008a4:	4804      	ldr	r0, [pc, #16]	; (80008b8 <MX_SPI2_Init+0x64>)
 80008a6:	f002 fb35 	bl	8002f14 <HAL_SPI_Init>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <MX_SPI2_Init+0x60>
	{
		Error_Handler();
 80008b0:	f000 fa12 	bl	8000cd8 <Error_Handler>
	}
}
 80008b4:	bf00      	nop
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	20000194 	.word	0x20000194
 80008bc:	40003800 	.word	0x40003800

080008c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	af00      	add	r7, sp, #0
	huart2.Instance 		 = USART2;
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <MX_USART2_UART_Init+0x58>)
 80008c6:	4a15      	ldr	r2, [pc, #84]	; (800091c <MX_USART2_UART_Init+0x5c>)
 80008c8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate 	 = 115200;
 80008ca:	4b13      	ldr	r3, [pc, #76]	; (8000918 <MX_USART2_UART_Init+0x58>)
 80008cc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008d0:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength 	 = UART_WORDLENGTH_8B;
 80008d2:	4b11      	ldr	r3, [pc, #68]	; (8000918 <MX_USART2_UART_Init+0x58>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits 	 = UART_STOPBITS_1;
 80008d8:	4b0f      	ldr	r3, [pc, #60]	; (8000918 <MX_USART2_UART_Init+0x58>)
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity 		 = UART_PARITY_NONE;
 80008de:	4b0e      	ldr	r3, [pc, #56]	; (8000918 <MX_USART2_UART_Init+0x58>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode 		 = UART_MODE_TX_RX;
 80008e4:	4b0c      	ldr	r3, [pc, #48]	; (8000918 <MX_USART2_UART_Init+0x58>)
 80008e6:	220c      	movs	r2, #12
 80008e8:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl 	 = UART_HWCONTROL_NONE;
 80008ea:	4b0b      	ldr	r3, [pc, #44]	; (8000918 <MX_USART2_UART_Init+0x58>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f0:	4b09      	ldr	r3, [pc, #36]	; (8000918 <MX_USART2_UART_Init+0x58>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 80008f6:	4808      	ldr	r0, [pc, #32]	; (8000918 <MX_USART2_UART_Init+0x58>)
 80008f8:	f003 fa08 	bl	8003d0c <HAL_UART_Init>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8000902:	f000 f9e9 	bl	8000cd8 <Error_Handler>
	}

	#ifdef RX_EVENT_CB
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, u8arr_eventBuff, UART_BUF_SZ);
 8000906:	f44f 7200 	mov.w	r2, #512	; 0x200
 800090a:	4905      	ldr	r1, [pc, #20]	; (8000920 <MX_USART2_UART_Init+0x60>)
 800090c:	4802      	ldr	r0, [pc, #8]	; (8000918 <MX_USART2_UART_Init+0x58>)
 800090e:	f003 fadc 	bl	8003eca <HAL_UARTEx_ReceiveToIdle_DMA>
  	#else
	serial_init();
  	#endif
}
 8000912:	bf00      	nop
 8000914:	bd80      	pop	{r7, pc}
 8000916:	bf00      	nop
 8000918:	2000024c 	.word	0x2000024c
 800091c:	40004400 	.word	0x40004400
 8000920:	20000290 	.word	0x20000290

08000924 <MX_DMA_Init>:

static void MX_DMA_Init(void) {
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	4b0c      	ldr	r3, [pc, #48]	; (8000960 <MX_DMA_Init+0x3c>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000932:	4a0b      	ldr	r2, [pc, #44]	; (8000960 <MX_DMA_Init+0x3c>)
 8000934:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000938:	6313      	str	r3, [r2, #48]	; 0x30
 800093a:	4b09      	ldr	r3, [pc, #36]	; (8000960 <MX_DMA_Init+0x3c>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800093e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000946:	2200      	movs	r2, #0
 8000948:	2100      	movs	r1, #0
 800094a:	2010      	movs	r0, #16
 800094c:	f000 fee1 	bl	8001712 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000950:	2010      	movs	r0, #16
 8000952:	f000 fefa 	bl	800174a <HAL_NVIC_EnableIRQ>
}
 8000956:	bf00      	nop
 8000958:	3708      	adds	r7, #8
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	40023800 	.word	0x40023800

08000964 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	b08a      	sub	sp, #40	; 0x28
 8000968:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800096a:	f107 0314 	add.w	r3, r7, #20
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
 8000972:	605a      	str	r2, [r3, #4]
 8000974:	609a      	str	r2, [r3, #8]
 8000976:	60da      	str	r2, [r3, #12]
 8000978:	611a      	str	r2, [r3, #16]

	__HAL_RCC_GPIOC_CLK_ENABLE();
 800097a:	2300      	movs	r3, #0
 800097c:	613b      	str	r3, [r7, #16]
 800097e:	4b31      	ldr	r3, [pc, #196]	; (8000a44 <MX_GPIO_Init+0xe0>)
 8000980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000982:	4a30      	ldr	r2, [pc, #192]	; (8000a44 <MX_GPIO_Init+0xe0>)
 8000984:	f043 0304 	orr.w	r3, r3, #4
 8000988:	6313      	str	r3, [r2, #48]	; 0x30
 800098a:	4b2e      	ldr	r3, [pc, #184]	; (8000a44 <MX_GPIO_Init+0xe0>)
 800098c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098e:	f003 0304 	and.w	r3, r3, #4
 8000992:	613b      	str	r3, [r7, #16]
 8000994:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	60fb      	str	r3, [r7, #12]
 800099a:	4b2a      	ldr	r3, [pc, #168]	; (8000a44 <MX_GPIO_Init+0xe0>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	4a29      	ldr	r2, [pc, #164]	; (8000a44 <MX_GPIO_Init+0xe0>)
 80009a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009a4:	6313      	str	r3, [r2, #48]	; 0x30
 80009a6:	4b27      	ldr	r3, [pc, #156]	; (8000a44 <MX_GPIO_Init+0xe0>)
 80009a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009ae:	60fb      	str	r3, [r7, #12]
 80009b0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80009b2:	2300      	movs	r3, #0
 80009b4:	60bb      	str	r3, [r7, #8]
 80009b6:	4b23      	ldr	r3, [pc, #140]	; (8000a44 <MX_GPIO_Init+0xe0>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	4a22      	ldr	r2, [pc, #136]	; (8000a44 <MX_GPIO_Init+0xe0>)
 80009bc:	f043 0301 	orr.w	r3, r3, #1
 80009c0:	6313      	str	r3, [r2, #48]	; 0x30
 80009c2:	4b20      	ldr	r3, [pc, #128]	; (8000a44 <MX_GPIO_Init+0xe0>)
 80009c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c6:	f003 0301 	and.w	r3, r3, #1
 80009ca:	60bb      	str	r3, [r7, #8]
 80009cc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 80009ce:	2300      	movs	r3, #0
 80009d0:	607b      	str	r3, [r7, #4]
 80009d2:	4b1c      	ldr	r3, [pc, #112]	; (8000a44 <MX_GPIO_Init+0xe0>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	4a1b      	ldr	r2, [pc, #108]	; (8000a44 <MX_GPIO_Init+0xe0>)
 80009d8:	f043 0302 	orr.w	r3, r3, #2
 80009dc:	6313      	str	r3, [r2, #48]	; 0x30
 80009de:	4b19      	ldr	r3, [pc, #100]	; (8000a44 <MX_GPIO_Init+0xe0>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e2:	f003 0302 	and.w	r3, r3, #2
 80009e6:	607b      	str	r3, [r7, #4]
 80009e8:	687b      	ldr	r3, [r7, #4]

	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80009ea:	2200      	movs	r2, #0
 80009ec:	2120      	movs	r1, #32
 80009ee:	4816      	ldr	r0, [pc, #88]	; (8000a48 <MX_GPIO_Init+0xe4>)
 80009f0:	f001 fc5c 	bl	80022ac <HAL_GPIO_WritePin>

	/*Configure GPIO pin : Blue_Btn_Pin */
	GPIO_InitStruct.Pin 	= Blue_Btn_Pin;
 80009f4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80009f8:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode 	= GPIO_MODE_IT_FALLING;
 80009fa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80009fe:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(Blue_Btn_GPIO_Port, &GPIO_InitStruct);
 8000a04:	f107 0314 	add.w	r3, r7, #20
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4810      	ldr	r0, [pc, #64]	; (8000a4c <MX_GPIO_Init+0xe8>)
 8000a0c:	f001 faba 	bl	8001f84 <HAL_GPIO_Init>

	/* Enable and set EXTI lines 15 to 10 Interrupt */
	HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8000a10:	2200      	movs	r2, #0
 8000a12:	2101      	movs	r1, #1
 8000a14:	2028      	movs	r0, #40	; 0x28
 8000a16:	f000 fe7c 	bl	8001712 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a1a:	2028      	movs	r0, #40	; 0x28
 8000a1c:	f000 fe95 	bl	800174a <HAL_NVIC_EnableIRQ>

	/*Configure GPIO pin : LD2_Pin */
	GPIO_InitStruct.Pin 	= LD2_Pin;
 8000a20:	2320      	movs	r3, #32
 8000a22:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode 	= GPIO_MODE_OUTPUT_PP;
 8000a24:	2301      	movs	r3, #1
 8000a26:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull 	= GPIO_NOPULL;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed	= GPIO_SPEED_FREQ_LOW;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000a30:	f107 0314 	add.w	r3, r7, #20
 8000a34:	4619      	mov	r1, r3
 8000a36:	4804      	ldr	r0, [pc, #16]	; (8000a48 <MX_GPIO_Init+0xe4>)
 8000a38:	f001 faa4 	bl	8001f84 <HAL_GPIO_Init>
}
 8000a3c:	bf00      	nop
 8000a3e:	3728      	adds	r7, #40	; 0x28
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd80      	pop	{r7, pc}
 8000a44:	40023800 	.word	0x40023800
 8000a48:	40020000 	.word	0x40020000
 8000a4c:	40020800 	.word	0x40020800

08000a50 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000a50:	b480      	push	{r7}
 8000a52:	b083      	sub	sp, #12
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	4603      	mov	r3, r0
 8000a58:	80fb      	strh	r3, [r7, #6]
	if (((GPIO_Pin == Blue_Btn_Pin) && ((bitFlag & BFLAG_BTN) == 0)))
 8000a5a:	88fb      	ldrh	r3, [r7, #6]
 8000a5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a60:	d10c      	bne.n	8000a7c <HAL_GPIO_EXTI_Callback+0x2c>
 8000a62:	4b09      	ldr	r3, [pc, #36]	; (8000a88 <HAL_GPIO_EXTI_Callback+0x38>)
 8000a64:	881b      	ldrh	r3, [r3, #0]
 8000a66:	f003 0320 	and.w	r3, r3, #32
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d106      	bne.n	8000a7c <HAL_GPIO_EXTI_Callback+0x2c>
	{
		bitFlag |= BFLAG_BTN;
 8000a6e:	4b06      	ldr	r3, [pc, #24]	; (8000a88 <HAL_GPIO_EXTI_Callback+0x38>)
 8000a70:	881b      	ldrh	r3, [r3, #0]
 8000a72:	f043 0320 	orr.w	r3, r3, #32
 8000a76:	b29a      	uxth	r2, r3
 8000a78:	4b03      	ldr	r3, [pc, #12]	; (8000a88 <HAL_GPIO_EXTI_Callback+0x38>)
 8000a7a:	801a      	strh	r2, [r3, #0]
	}
}
 8000a7c:	bf00      	nop
 8000a7e:	370c      	adds	r7, #12
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr
 8000a88:	20000738 	.word	0x20000738

08000a8c <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
}
 8000a94:	bf00      	nop
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <HAL_SPI_TxCpltCallback>:


void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
	spi2F = 1;
 8000aa8:	4b04      	ldr	r3, [pc, #16]	; (8000abc <HAL_SPI_TxCpltCallback+0x1c>)
 8000aaa:	2201      	movs	r2, #1
 8000aac:	701a      	strb	r2, [r3, #0]
}
 8000aae:	bf00      	nop
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	2000073a 	.word	0x2000073a

08000ac0 <HAL_SPI_RxCpltCallback>:


void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b083      	sub	sp, #12
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
	spi2F = 1;
 8000ac8:	4b04      	ldr	r3, [pc, #16]	; (8000adc <HAL_SPI_RxCpltCallback+0x1c>)
 8000aca:	2201      	movs	r2, #1
 8000acc:	701a      	strb	r2, [r3, #0]
}
 8000ace:	bf00      	nop
 8000ad0:	370c      	adds	r7, #12
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad8:	4770      	bx	lr
 8000ada:	bf00      	nop
 8000adc:	2000073a 	.word	0x2000073a

08000ae0 <HAL_SPI_ErrorCallback>:

/* @brief  I2C error callbacks
   @param  I2cHandle: I2C handle */
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi2){
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b082      	sub	sp, #8
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
	printf("\r\nSPI ERROR \r\n\n");
 8000ae8:	4805      	ldr	r0, [pc, #20]	; (8000b00 <HAL_SPI_ErrorCallback+0x20>)
 8000aea:	f004 fc01 	bl	80052f0 <puts>
	while(1) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000aee:	2120      	movs	r1, #32
 8000af0:	4804      	ldr	r0, [pc, #16]	; (8000b04 <HAL_SPI_ErrorCallback+0x24>)
 8000af2:	f001 fbf4 	bl	80022de <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8000af6:	2064      	movs	r0, #100	; 0x64
 8000af8:	f000 fd0c 	bl	8001514 <HAL_Delay>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000afc:	e7f7      	b.n	8000aee <HAL_SPI_ErrorCallback+0xe>
 8000afe:	bf00      	nop
 8000b00:	08005c28 	.word	0x08005c28
 8000b04:	40020000 	.word	0x40020000

08000b08 <Set_aTxBuffer>:
		'B','u','f','f','e','r',' ','s','a','m','e','!','!',0x0d,0x0a};
	HAL_UART_Transmit(&huart2, (uint8_t *)comp, 17, 0xFFFF);
	return 0;
}

void Set_aTxBuffer(int16_t idx0, int32_t target[], uint16_t idx_target, uint16_t size){
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b086      	sub	sp, #24
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	60b9      	str	r1, [r7, #8]
 8000b10:	4611      	mov	r1, r2
 8000b12:	461a      	mov	r2, r3
 8000b14:	4603      	mov	r3, r0
 8000b16:	81fb      	strh	r3, [r7, #14]
 8000b18:	460b      	mov	r3, r1
 8000b1a:	81bb      	strh	r3, [r7, #12]
 8000b1c:	4613      	mov	r3, r2
 8000b1e:	80fb      	strh	r3, [r7, #6]
	for (uint8_t i=0; i<10; i++){
 8000b20:	2300      	movs	r3, #0
 8000b22:	75fb      	strb	r3, [r7, #23]
 8000b24:	e008      	b.n	8000b38 <Set_aTxBuffer+0x30>
		aTxBuffer[i+1] = 0;
 8000b26:	7dfb      	ldrb	r3, [r7, #23]
 8000b28:	3301      	adds	r3, #1
 8000b2a:	4a0d      	ldr	r2, [pc, #52]	; (8000b60 <Set_aTxBuffer+0x58>)
 8000b2c:	2100      	movs	r1, #0
 8000b2e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (uint8_t i=0; i<10; i++){
 8000b32:	7dfb      	ldrb	r3, [r7, #23]
 8000b34:	3301      	adds	r3, #1
 8000b36:	75fb      	strb	r3, [r7, #23]
 8000b38:	7dfb      	ldrb	r3, [r7, #23]
 8000b3a:	2b09      	cmp	r3, #9
 8000b3c:	d9f3      	bls.n	8000b26 <Set_aTxBuffer+0x1e>
	}
	memcpy(&aTxBuffer[1], &target[idx_target], size);
 8000b3e:	89bb      	ldrh	r3, [r7, #12]
 8000b40:	009b      	lsls	r3, r3, #2
 8000b42:	68ba      	ldr	r2, [r7, #8]
 8000b44:	4413      	add	r3, r2
 8000b46:	88fa      	ldrh	r2, [r7, #6]
 8000b48:	4619      	mov	r1, r3
 8000b4a:	4806      	ldr	r0, [pc, #24]	; (8000b64 <Set_aTxBuffer+0x5c>)
 8000b4c:	f004 fb4c 	bl	80051e8 <memcpy>
	aTxBuffer[0]=idx0;
 8000b50:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000b54:	4a02      	ldr	r2, [pc, #8]	; (8000b60 <Set_aTxBuffer+0x58>)
 8000b56:	6013      	str	r3, [r2, #0]
}
 8000b58:	bf00      	nop
 8000b5a:	3718      	adds	r7, #24
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000000 	.word	0x20000000
 8000b64:	20000004 	.word	0x20000004

08000b68 <uartProcessing>:


void uartProcessing (uint8_t *u8p_buffer, uint16_t u16_size){
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
 8000b70:	460b      	mov	r3, r1
 8000b72:	807b      	strh	r3, [r7, #2]
	vShell_cmdParse((char*)u8p_buffer);
 8000b74:	6878      	ldr	r0, [r7, #4]
 8000b76:	f000 faf3 	bl	8001160 <vShell_cmdParse>
}
 8000b7a:	bf00      	nop
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
	...

08000b84 <vUAFE_uart_handle>:
/*****************************************************************
 * @name 	vUAFE_uart_handle
 * @brief	handle afe uart data copy
 ****************************************************************/
static void vUAFE_uart_handle(uint16_t Size)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	80fb      	strh	r3, [r7, #6]
	uint16_t u16_numData;

	/* Check if number of received data in reception buffer has changed */
	if (Size != u16_oldPos)
 8000b8e:	4b3d      	ldr	r3, [pc, #244]	; (8000c84 <vUAFE_uart_handle+0x100>)
 8000b90:	881b      	ldrh	r3, [r3, #0]
 8000b92:	88fa      	ldrh	r2, [r7, #6]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d06d      	beq.n	8000c74 <vUAFE_uart_handle+0xf0>
	{
		if (Size > u16_oldPos)
 8000b98:	4b3a      	ldr	r3, [pc, #232]	; (8000c84 <vUAFE_uart_handle+0x100>)
 8000b9a:	881b      	ldrh	r3, [r3, #0]
 8000b9c:	88fa      	ldrh	r2, [r7, #6]
 8000b9e:	429a      	cmp	r2, r3
 8000ba0:	d91a      	bls.n	8000bd8 <vUAFE_uart_handle+0x54>
		{
			/* Current position is higher than previous one */
			u16_numData = Size - u16_oldPos;
 8000ba2:	4b38      	ldr	r3, [pc, #224]	; (8000c84 <vUAFE_uart_handle+0x100>)
 8000ba4:	881b      	ldrh	r3, [r3, #0]
 8000ba6:	88fa      	ldrh	r2, [r7, #6]
 8000ba8:	1ad3      	subs	r3, r2, r3
 8000baa:	81fb      	strh	r3, [r7, #14]
			memcpy(&u8arr_uartEvent[u16_lenCnt],&u8arr_eventBuff[u16_oldPos],u16_numData);
 8000bac:	4b36      	ldr	r3, [pc, #216]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000bae:	881b      	ldrh	r3, [r3, #0]
 8000bb0:	461a      	mov	r2, r3
 8000bb2:	4b36      	ldr	r3, [pc, #216]	; (8000c8c <vUAFE_uart_handle+0x108>)
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4a33      	ldr	r2, [pc, #204]	; (8000c84 <vUAFE_uart_handle+0x100>)
 8000bb8:	8812      	ldrh	r2, [r2, #0]
 8000bba:	4611      	mov	r1, r2
 8000bbc:	4a34      	ldr	r2, [pc, #208]	; (8000c90 <vUAFE_uart_handle+0x10c>)
 8000bbe:	4411      	add	r1, r2
 8000bc0:	89fa      	ldrh	r2, [r7, #14]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	f004 fb10 	bl	80051e8 <memcpy>
			u16_lenCnt += u16_numData;
 8000bc8:	4b2f      	ldr	r3, [pc, #188]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000bca:	881a      	ldrh	r2, [r3, #0]
 8000bcc:	89fb      	ldrh	r3, [r7, #14]
 8000bce:	4413      	add	r3, r2
 8000bd0:	b29a      	uxth	r2, r3
 8000bd2:	4b2d      	ldr	r3, [pc, #180]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000bd4:	801a      	strh	r2, [r3, #0]
 8000bd6:	e02a      	b.n	8000c2e <vUAFE_uart_handle+0xaa>
		}
		else
		{
			/* End of buffer has been reached */
			u16_numData = UART_BUF_SZ - u16_oldPos;
 8000bd8:	4b2a      	ldr	r3, [pc, #168]	; (8000c84 <vUAFE_uart_handle+0x100>)
 8000bda:	881b      	ldrh	r3, [r3, #0]
 8000bdc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8000be0:	81fb      	strh	r3, [r7, #14]

			memcpy (&u8arr_uartEvent[u16_lenCnt], 			// copy data in that remaining space
 8000be2:	4b29      	ldr	r3, [pc, #164]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000be4:	881b      	ldrh	r3, [r3, #0]
 8000be6:	461a      	mov	r2, r3
 8000be8:	4b28      	ldr	r3, [pc, #160]	; (8000c8c <vUAFE_uart_handle+0x108>)
 8000bea:	4413      	add	r3, r2
					&u8arr_eventBuff[u16_oldPos],
 8000bec:	4a25      	ldr	r2, [pc, #148]	; (8000c84 <vUAFE_uart_handle+0x100>)
 8000bee:	8812      	ldrh	r2, [r2, #0]
 8000bf0:	4611      	mov	r1, r2
 8000bf2:	4a27      	ldr	r2, [pc, #156]	; (8000c90 <vUAFE_uart_handle+0x10c>)
 8000bf4:	4411      	add	r1, r2
			memcpy (&u8arr_uartEvent[u16_lenCnt], 			// copy data in that remaining space
 8000bf6:	89fa      	ldrh	r2, [r7, #14]
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f004 faf5 	bl	80051e8 <memcpy>
					u16_numData);

			u16_lenCnt += u16_numData;
 8000bfe:	4b22      	ldr	r3, [pc, #136]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000c00:	881a      	ldrh	r2, [r3, #0]
 8000c02:	89fb      	ldrh	r3, [r7, #14]
 8000c04:	4413      	add	r3, r2
 8000c06:	b29a      	uxth	r2, r3
 8000c08:	4b1f      	ldr	r3, [pc, #124]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000c0a:	801a      	strh	r2, [r3, #0]

			memcpy (&u8arr_uartEvent[u16_lenCnt], 			// copy the remaining data
 8000c0c:	4b1e      	ldr	r3, [pc, #120]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000c0e:	881b      	ldrh	r3, [r3, #0]
 8000c10:	461a      	mov	r2, r3
 8000c12:	4b1e      	ldr	r3, [pc, #120]	; (8000c8c <vUAFE_uart_handle+0x108>)
 8000c14:	4413      	add	r3, r2
 8000c16:	88fa      	ldrh	r2, [r7, #6]
 8000c18:	491d      	ldr	r1, [pc, #116]	; (8000c90 <vUAFE_uart_handle+0x10c>)
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	f004 fae4 	bl	80051e8 <memcpy>
					&u8arr_eventBuff[0],
					Size);

			u16_lenCnt += Size;
 8000c20:	4b19      	ldr	r3, [pc, #100]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000c22:	881a      	ldrh	r2, [r3, #0]
 8000c24:	88fb      	ldrh	r3, [r7, #6]
 8000c26:	4413      	add	r3, r2
 8000c28:	b29a      	uxth	r2, r3
 8000c2a:	4b17      	ldr	r3, [pc, #92]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000c2c:	801a      	strh	r2, [r3, #0]
		}

		/* Check for ready to process */
		if(((u8arr_uartEvent[u16_lenCnt - 1] == '\n')&&(u8arr_uartEvent[u16_lenCnt - 2]== '\r')) ||
 8000c2e:	4b16      	ldr	r3, [pc, #88]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000c30:	881b      	ldrh	r3, [r3, #0]
 8000c32:	3b01      	subs	r3, #1
 8000c34:	4a15      	ldr	r2, [pc, #84]	; (8000c8c <vUAFE_uart_handle+0x108>)
 8000c36:	5cd3      	ldrb	r3, [r2, r3]
 8000c38:	2b0a      	cmp	r3, #10
 8000c3a:	d106      	bne.n	8000c4a <vUAFE_uart_handle+0xc6>
 8000c3c:	4b12      	ldr	r3, [pc, #72]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000c3e:	881b      	ldrh	r3, [r3, #0]
 8000c40:	3b02      	subs	r3, #2
 8000c42:	4a12      	ldr	r2, [pc, #72]	; (8000c8c <vUAFE_uart_handle+0x108>)
 8000c44:	5cd3      	ldrb	r3, [r2, r3]
 8000c46:	2b0d      	cmp	r3, #13
 8000c48:	d00d      	beq.n	8000c66 <vUAFE_uart_handle+0xe2>
				((u8arr_uartEvent[u16_lenCnt - 1] == '\r')&&(u8arr_uartEvent[u16_lenCnt - 2]== '\n')))
 8000c4a:	4b0f      	ldr	r3, [pc, #60]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000c4c:	881b      	ldrh	r3, [r3, #0]
 8000c4e:	3b01      	subs	r3, #1
 8000c50:	4a0e      	ldr	r2, [pc, #56]	; (8000c8c <vUAFE_uart_handle+0x108>)
 8000c52:	5cd3      	ldrb	r3, [r2, r3]
		if(((u8arr_uartEvent[u16_lenCnt - 1] == '\n')&&(u8arr_uartEvent[u16_lenCnt - 2]== '\r')) ||
 8000c54:	2b0d      	cmp	r3, #13
 8000c56:	d10d      	bne.n	8000c74 <vUAFE_uart_handle+0xf0>
				((u8arr_uartEvent[u16_lenCnt - 1] == '\r')&&(u8arr_uartEvent[u16_lenCnt - 2]== '\n')))
 8000c58:	4b0b      	ldr	r3, [pc, #44]	; (8000c88 <vUAFE_uart_handle+0x104>)
 8000c5a:	881b      	ldrh	r3, [r3, #0]
 8000c5c:	3b02      	subs	r3, #2
 8000c5e:	4a0b      	ldr	r2, [pc, #44]	; (8000c8c <vUAFE_uart_handle+0x108>)
 8000c60:	5cd3      	ldrb	r3, [r2, r3]
 8000c62:	2b0a      	cmp	r3, #10
 8000c64:	d106      	bne.n	8000c74 <vUAFE_uart_handle+0xf0>
		{
			bitFlag |= BFLAG_UART_RCV;
 8000c66:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <vUAFE_uart_handle+0x110>)
 8000c68:	881b      	ldrh	r3, [r3, #0]
 8000c6a:	f043 0301 	orr.w	r3, r3, #1
 8000c6e:	b29a      	uxth	r2, r3
 8000c70:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <vUAFE_uart_handle+0x110>)
 8000c72:	801a      	strh	r2, [r3, #0]
		}

	}

	u16_oldPos = Size;
 8000c74:	4a03      	ldr	r2, [pc, #12]	; (8000c84 <vUAFE_uart_handle+0x100>)
 8000c76:	88fb      	ldrh	r3, [r7, #6]
 8000c78:	8013      	strh	r3, [r2, #0]
}
 8000c7a:	bf00      	nop
 8000c7c:	3710      	adds	r7, #16
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	20000690 	.word	0x20000690
 8000c88:	20000692 	.word	0x20000692
 8000c8c:	20000490 	.word	0x20000490
 8000c90:	20000290 	.word	0x20000290
 8000c94:	20000738 	.word	0x20000738

08000c98 <HAL_UARTEx_RxEventCallback>:
/*****************************************************************
 * @name HAL_UARTEx_RxEventCallback
 * @brief
 ****************************************************************/
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
 8000ca0:	460b      	mov	r3, r1
 8000ca2:	807b      	strh	r3, [r7, #2]
	#ifdef RX_EVENT_CB
	if (huart->Instance == USART2)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a08      	ldr	r2, [pc, #32]	; (8000ccc <HAL_UARTEx_RxEventCallback+0x34>)
 8000caa:	4293      	cmp	r3, r2
 8000cac:	d109      	bne.n	8000cc2 <HAL_UARTEx_RxEventCallback+0x2a>
	{
		vUAFE_uart_handle(Size);
 8000cae:	887b      	ldrh	r3, [r7, #2]
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff ff67 	bl	8000b84 <vUAFE_uart_handle>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, u8arr_eventBuff, UART_BUF_SZ);
 8000cb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cba:	4905      	ldr	r1, [pc, #20]	; (8000cd0 <HAL_UARTEx_RxEventCallback+0x38>)
 8000cbc:	4805      	ldr	r0, [pc, #20]	; (8000cd4 <HAL_UARTEx_RxEventCallback+0x3c>)
 8000cbe:	f003 f904 	bl	8003eca <HAL_UARTEx_ReceiveToIdle_DMA>
	}
	#endif
}
 8000cc2:	bf00      	nop
 8000cc4:	3708      	adds	r7, #8
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bd80      	pop	{r7, pc}
 8000cca:	bf00      	nop
 8000ccc:	40004400 	.word	0x40004400
 8000cd0:	20000290 	.word	0x20000290
 8000cd4:	2000024c 	.word	0x2000024c

08000cd8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
	printf("error handler\r\n");
 8000cdc:	4806      	ldr	r0, [pc, #24]	; (8000cf8 <Error_Handler+0x20>)
 8000cde:	f004 fb07 	bl	80052f0 <puts>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce2:	b672      	cpsid	i
}
 8000ce4:	bf00      	nop
	__disable_irq();
	while (1)
	{
		HAL_GPIO_TogglePin(GPIOB, LED2);
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4804      	ldr	r0, [pc, #16]	; (8000cfc <Error_Handler+0x24>)
 8000cea:	f001 faf8 	bl	80022de <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8000cee:	2064      	movs	r0, #100	; 0x64
 8000cf0:	f000 fc10 	bl	8001514 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOB, LED2);
 8000cf4:	e7f7      	b.n	8000ce6 <Error_Handler+0xe>
 8000cf6:	bf00      	nop
 8000cf8:	08005c7c 	.word	0x08005c7c
 8000cfc:	40020400 	.word	0x40020400

08000d00 <HAL_MspInit>:
#include "main.h"

extern DMA_HandleTypeDef hdma_usart2_rx;

void HAL_MspInit(void)
{
 8000d00:	b580      	push	{r7, lr}
 8000d02:	b082      	sub	sp, #8
 8000d04:	af00      	add	r7, sp, #0
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	607b      	str	r3, [r7, #4]
 8000d0a:	4b10      	ldr	r3, [pc, #64]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d0e:	4a0f      	ldr	r2, [pc, #60]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d14:	6453      	str	r3, [r2, #68]	; 0x44
 8000d16:	4b0d      	ldr	r3, [pc, #52]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d1e:	607b      	str	r3, [r7, #4]
 8000d20:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_PWR_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	603b      	str	r3, [r7, #0]
 8000d26:	4b09      	ldr	r3, [pc, #36]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d2a:	4a08      	ldr	r2, [pc, #32]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d30:	6413      	str	r3, [r2, #64]	; 0x40
 8000d32:	4b06      	ldr	r3, [pc, #24]	; (8000d4c <HAL_MspInit+0x4c>)
 8000d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d3a:	603b      	str	r3, [r7, #0]
 8000d3c:	683b      	ldr	r3, [r7, #0]

	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000d3e:	2007      	movs	r0, #7
 8000d40:	f000 fcdc 	bl	80016fc <HAL_NVIC_SetPriorityGrouping>
}
 8000d44:	bf00      	nop
 8000d46:	3708      	adds	r7, #8
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40023800 	.word	0x40023800

08000d50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08a      	sub	sp, #40	; 0x28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	f107 0314 	add.w	r3, r7, #20
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
	if(hspi->Instance==SPI2)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a34      	ldr	r2, [pc, #208]	; (8000e40 <HAL_SPI_MspInit+0xf0>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d162      	bne.n	8000e38 <HAL_SPI_MspInit+0xe8>
	{
		/* Peripheral clock enable */
		__HAL_RCC_SPI2_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
 8000d76:	4b33      	ldr	r3, [pc, #204]	; (8000e44 <HAL_SPI_MspInit+0xf4>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7a:	4a32      	ldr	r2, [pc, #200]	; (8000e44 <HAL_SPI_MspInit+0xf4>)
 8000d7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d80:	6413      	str	r3, [r2, #64]	; 0x40
 8000d82:	4b30      	ldr	r3, [pc, #192]	; (8000e44 <HAL_SPI_MspInit+0xf4>)
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOC_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60fb      	str	r3, [r7, #12]
 8000d92:	4b2c      	ldr	r3, [pc, #176]	; (8000e44 <HAL_SPI_MspInit+0xf4>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	4a2b      	ldr	r2, [pc, #172]	; (8000e44 <HAL_SPI_MspInit+0xf4>)
 8000d98:	f043 0304 	orr.w	r3, r3, #4
 8000d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9e:	4b29      	ldr	r3, [pc, #164]	; (8000e44 <HAL_SPI_MspInit+0xf4>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	f003 0304 	and.w	r3, r3, #4
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	68fb      	ldr	r3, [r7, #12]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 8000daa:	2300      	movs	r3, #0
 8000dac:	60bb      	str	r3, [r7, #8]
 8000dae:	4b25      	ldr	r3, [pc, #148]	; (8000e44 <HAL_SPI_MspInit+0xf4>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db2:	4a24      	ldr	r2, [pc, #144]	; (8000e44 <HAL_SPI_MspInit+0xf4>)
 8000db4:	f043 0302 	orr.w	r3, r3, #2
 8000db8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dba:	4b22      	ldr	r3, [pc, #136]	; (8000e44 <HAL_SPI_MspInit+0xf4>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dbe:	f003 0302 	and.w	r3, r3, #2
 8000dc2:	60bb      	str	r3, [r7, #8]
 8000dc4:	68bb      	ldr	r3, [r7, #8]

		GPIO_InitStruct.Pin 		= SPI2_MOSI_PIN;
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull 		= GPIO_PULLDOWN;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 8000dd2:	2303      	movs	r3, #3
 8000dd4:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate 	= SPI2_MOSI_AF;
 8000dd6:	2307      	movs	r3, #7
 8000dd8:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(SPI2_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8000dda:	f107 0314 	add.w	r3, r7, #20
 8000dde:	4619      	mov	r1, r3
 8000de0:	4819      	ldr	r0, [pc, #100]	; (8000e48 <HAL_SPI_MspInit+0xf8>)
 8000de2:	f001 f8cf 	bl	8001f84 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin 		= SPI2_MISO_PIN; //GPIO_PIN_2;
 8000de6:	2304      	movs	r3, #4
 8000de8:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8000dea:	2302      	movs	r3, #2
 8000dec:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull 		= GPIO_PULLDOWN;
 8000dee:	2302      	movs	r3, #2
 8000df0:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 8000df2:	2303      	movs	r3, #3
 8000df4:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate 	= SPI2_MISO_AF;
 8000df6:	2305      	movs	r3, #5
 8000df8:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(SPI2_MISO_GPIO_PORT, &GPIO_InitStruct);
 8000dfa:	f107 0314 	add.w	r3, r7, #20
 8000dfe:	4619      	mov	r1, r3
 8000e00:	4811      	ldr	r0, [pc, #68]	; (8000e48 <HAL_SPI_MspInit+0xf8>)
 8000e02:	f001 f8bf 	bl	8001f84 <HAL_GPIO_Init>

		GPIO_InitStruct.Pin 		= SPI2_SCK_PIN;
 8000e06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000e0a:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode 		= GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull 		= GPIO_PULLDOWN;
 8000e10:	2302      	movs	r3, #2
 8000e12:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed 		= GPIO_SPEED_FREQ_VERY_HIGH;
 8000e14:	2303      	movs	r3, #3
 8000e16:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate 	= SPI2_SCK_AF;
 8000e18:	2305      	movs	r3, #5
 8000e1a:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(SPI2_SCK_GPIO_PORT, &GPIO_InitStruct);
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	4619      	mov	r1, r3
 8000e22:	480a      	ldr	r0, [pc, #40]	; (8000e4c <HAL_SPI_MspInit+0xfc>)
 8000e24:	f001 f8ae 	bl	8001f84 <HAL_GPIO_Init>

		/* SPI2 interrupt Init */
		HAL_NVIC_SetPriority(SPI2_IRQn, 2, 0);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2102      	movs	r1, #2
 8000e2c:	2024      	movs	r0, #36	; 0x24
 8000e2e:	f000 fc70 	bl	8001712 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000e32:	2024      	movs	r0, #36	; 0x24
 8000e34:	f000 fc89 	bl	800174a <HAL_NVIC_EnableIRQ>
	}
}
 8000e38:	bf00      	nop
 8000e3a:	3728      	adds	r7, #40	; 0x28
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40003800 	.word	0x40003800
 8000e44:	40023800 	.word	0x40023800
 8000e48:	40020800 	.word	0x40020800
 8000e4c:	40020400 	.word	0x40020400

08000e50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b08a      	sub	sp, #40	; 0x28
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e58:	f107 0314 	add.w	r3, r7, #20
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
	if(huart->Instance==USART2)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	4a34      	ldr	r2, [pc, #208]	; (8000f40 <HAL_UART_MspInit+0xf0>)
 8000e6e:	4293      	cmp	r3, r2
 8000e70:	d162      	bne.n	8000f38 <HAL_UART_MspInit+0xe8>
	{
		/* Peripheral clock enable */
		__HAL_RCC_USART2_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	613b      	str	r3, [r7, #16]
 8000e76:	4b33      	ldr	r3, [pc, #204]	; (8000f44 <HAL_UART_MspInit+0xf4>)
 8000e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e7a:	4a32      	ldr	r2, [pc, #200]	; (8000f44 <HAL_UART_MspInit+0xf4>)
 8000e7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e80:	6413      	str	r3, [r2, #64]	; 0x40
 8000e82:	4b30      	ldr	r3, [pc, #192]	; (8000f44 <HAL_UART_MspInit+0xf4>)
 8000e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e8a:	613b      	str	r3, [r7, #16]
 8000e8c:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e8e:	2300      	movs	r3, #0
 8000e90:	60fb      	str	r3, [r7, #12]
 8000e92:	4b2c      	ldr	r3, [pc, #176]	; (8000f44 <HAL_UART_MspInit+0xf4>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e96:	4a2b      	ldr	r2, [pc, #172]	; (8000f44 <HAL_UART_MspInit+0xf4>)
 8000e98:	f043 0301 	orr.w	r3, r3, #1
 8000e9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000e9e:	4b29      	ldr	r3, [pc, #164]	; (8000f44 <HAL_UART_MspInit+0xf4>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea2:	f003 0301 	and.w	r3, r3, #1
 8000ea6:	60fb      	str	r3, [r7, #12]
 8000ea8:	68fb      	ldr	r3, [r7, #12]
		/**USART2 GPIO Configuration
    	PA2     ------> USART2_TX
    	PA3     ------> USART2_RX
		 */
		GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000eaa:	230c      	movs	r3, #12
 8000eac:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eae:	2302      	movs	r3, #2
 8000eb0:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000eba:	2307      	movs	r3, #7
 8000ebc:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ebe:	f107 0314 	add.w	r3, r7, #20
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4820      	ldr	r0, [pc, #128]	; (8000f48 <HAL_UART_MspInit+0xf8>)
 8000ec6:	f001 f85d 	bl	8001f84 <HAL_GPIO_Init>

	    /* USART2 DMA Init */
	    /* USART2_RX Init */
	    hdma_usart2_rx.Instance 				= DMA1_Stream5;
 8000eca:	4b20      	ldr	r3, [pc, #128]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000ecc:	4a20      	ldr	r2, [pc, #128]	; (8000f50 <HAL_UART_MspInit+0x100>)
 8000ece:	601a      	str	r2, [r3, #0]
	    hdma_usart2_rx.Init.Channel 			= DMA_CHANNEL_4;
 8000ed0:	4b1e      	ldr	r3, [pc, #120]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000ed2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000ed6:	605a      	str	r2, [r3, #4]
	    hdma_usart2_rx.Init.Direction 			= DMA_PERIPH_TO_MEMORY;
 8000ed8:	4b1c      	ldr	r3, [pc, #112]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	609a      	str	r2, [r3, #8]
	    hdma_usart2_rx.Init.PeriphInc 			= DMA_PINC_DISABLE;
 8000ede:	4b1b      	ldr	r3, [pc, #108]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	60da      	str	r2, [r3, #12]
	    hdma_usart2_rx.Init.MemInc 				= DMA_MINC_ENABLE;
 8000ee4:	4b19      	ldr	r3, [pc, #100]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000ee6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000eea:	611a      	str	r2, [r3, #16]
	    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000eec:	4b17      	ldr	r3, [pc, #92]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	615a      	str	r2, [r3, #20]
	    hdma_usart2_rx.Init.MemDataAlignment 	= DMA_MDATAALIGN_BYTE;
 8000ef2:	4b16      	ldr	r3, [pc, #88]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	619a      	str	r2, [r3, #24]
	    hdma_usart2_rx.Init.Mode 				= DMA_CIRCULAR;
 8000ef8:	4b14      	ldr	r3, [pc, #80]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000efa:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000efe:	61da      	str	r2, [r3, #28]
	    hdma_usart2_rx.Init.Priority 			= DMA_PRIORITY_LOW;
 8000f00:	4b12      	ldr	r3, [pc, #72]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	621a      	str	r2, [r3, #32]
	    hdma_usart2_rx.Init.FIFOMode 			= DMA_FIFOMODE_DISABLE;
 8000f06:	4b11      	ldr	r3, [pc, #68]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8000f0c:	480f      	ldr	r0, [pc, #60]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000f0e:	f000 fc37 	bl	8001780 <HAL_DMA_Init>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d001      	beq.n	8000f1c <HAL_UART_MspInit+0xcc>
	    {
	      Error_Handler();
 8000f18:	f7ff fede 	bl	8000cd8 <Error_Handler>
	    }

	    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	4a0b      	ldr	r2, [pc, #44]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000f20:	639a      	str	r2, [r3, #56]	; 0x38
 8000f22:	4a0a      	ldr	r2, [pc, #40]	; (8000f4c <HAL_UART_MspInit+0xfc>)
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	6393      	str	r3, [r2, #56]	; 0x38

	    /* USART2 interrupt Init */
	    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2105      	movs	r1, #5
 8000f2c:	2026      	movs	r0, #38	; 0x26
 8000f2e:	f000 fbf0 	bl	8001712 <HAL_NVIC_SetPriority>
	    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000f32:	2026      	movs	r0, #38	; 0x26
 8000f34:	f000 fc09 	bl	800174a <HAL_NVIC_EnableIRQ>
	}

}
 8000f38:	bf00      	nop
 8000f3a:	3728      	adds	r7, #40	; 0x28
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	40004400 	.word	0x40004400
 8000f44:	40023800 	.word	0x40023800
 8000f48:	40020000 	.word	0x40020000
 8000f4c:	200001ec 	.word	0x200001ec
 8000f50:	40026088 	.word	0x40026088

08000f54 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
	while (1)
 8000f58:	e7fe      	b.n	8000f58 <NMI_Handler+0x4>

08000f5a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f5a:	b480      	push	{r7}
 8000f5c:	af00      	add	r7, sp, #0
	while (1)
 8000f5e:	e7fe      	b.n	8000f5e <HardFault_Handler+0x4>

08000f60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
	while (1)
 8000f64:	e7fe      	b.n	8000f64 <MemManage_Handler+0x4>

08000f66 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f66:	b480      	push	{r7}
 8000f68:	af00      	add	r7, sp, #0
	while (1)
 8000f6a:	e7fe      	b.n	8000f6a <BusFault_Handler+0x4>

08000f6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	af00      	add	r7, sp, #0
	while (1)
 8000f70:	e7fe      	b.n	8000f70 <UsageFault_Handler+0x4>

08000f72 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f72:	b480      	push	{r7}
 8000f74:	af00      	add	r7, sp, #0
}
 8000f76:	bf00      	nop
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr

08000f80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
}
 8000f84:	bf00      	nop
 8000f86:	46bd      	mov	sp, r7
 8000f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8c:	4770      	bx	lr

08000f8e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f8e:	b480      	push	{r7}
 8000f90:	af00      	add	r7, sp, #0
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr

08000f9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8000fa0:	f000 fa98 	bl	80014d4 <HAL_IncTick>
}
 8000fa4:	bf00      	nop
 8000fa6:	bd80      	pop	{r7, pc}

08000fa8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  HAL_SPI_IRQHandler(&hspi2);
 8000fac:	4802      	ldr	r0, [pc, #8]	; (8000fb8 <SPI2_IRQHandler+0x10>)
 8000fae:	f002 f9f7 	bl	80033a0 <HAL_SPI_IRQHandler>
}
 8000fb2:	bf00      	nop
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	bf00      	nop
 8000fb8:	20000194 	.word	0x20000194

08000fbc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000fc0:	4802      	ldr	r0, [pc, #8]	; (8000fcc <DMA1_Stream5_IRQHandler+0x10>)
 8000fc2:	f000 fd75 	bl	8001ab0 <HAL_DMA_IRQHandler>
}
 8000fc6:	bf00      	nop
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	200001ec 	.word	0x200001ec

08000fd0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&huart2);
 8000fd4:	4802      	ldr	r0, [pc, #8]	; (8000fe0 <USART2_IRQHandler+0x10>)
 8000fd6:	f002 ffdd 	bl	8003f94 <HAL_UART_IRQHandler>
}
 8000fda:	bf00      	nop
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	2000024c 	.word	0x2000024c

08000fe4 <EXTI15_10_IRQHandler>:
  * @brief  This function handles external lines 15 to 10 interrupt request.
  * @param  None
  * @retval None
  *****************************************************************************/
void EXTI15_10_IRQHandler(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	af00      	add	r7, sp, #0
	HAL_GPIO_EXTI_IRQHandler(USER_BUTTON_PIN);
 8000fe8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000fec:	f001 f992 	bl	8002314 <HAL_GPIO_EXTI_IRQHandler>
}
 8000ff0:	bf00      	nop
 8000ff2:	bd80      	pop	{r7, pc}

08000ff4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b086      	sub	sp, #24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	e00a      	b.n	800101c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001006:	f3af 8000 	nop.w
 800100a:	4601      	mov	r1, r0
 800100c:	68bb      	ldr	r3, [r7, #8]
 800100e:	1c5a      	adds	r2, r3, #1
 8001010:	60ba      	str	r2, [r7, #8]
 8001012:	b2ca      	uxtb	r2, r1
 8001014:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001016:	697b      	ldr	r3, [r7, #20]
 8001018:	3301      	adds	r3, #1
 800101a:	617b      	str	r3, [r7, #20]
 800101c:	697a      	ldr	r2, [r7, #20]
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	429a      	cmp	r2, r3
 8001022:	dbf0      	blt.n	8001006 <_read+0x12>
  }

  return len;
 8001024:	687b      	ldr	r3, [r7, #4]
}
 8001026:	4618      	mov	r0, r3
 8001028:	3718      	adds	r7, #24
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}

0800102e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800102e:	b580      	push	{r7, lr}
 8001030:	b086      	sub	sp, #24
 8001032:	af00      	add	r7, sp, #0
 8001034:	60f8      	str	r0, [r7, #12]
 8001036:	60b9      	str	r1, [r7, #8]
 8001038:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
 800103e:	e009      	b.n	8001054 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	1c5a      	adds	r2, r3, #1
 8001044:	60ba      	str	r2, [r7, #8]
 8001046:	781b      	ldrb	r3, [r3, #0]
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff fa5d 	bl	8000508 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	3301      	adds	r3, #1
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	697a      	ldr	r2, [r7, #20]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	429a      	cmp	r2, r3
 800105a:	dbf1      	blt.n	8001040 <_write+0x12>
  }
  return len;
 800105c:	687b      	ldr	r3, [r7, #4]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <_close>:

int _close(int file)
{
 8001066:	b480      	push	{r7}
 8001068:	b083      	sub	sp, #12
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001072:	4618      	mov	r0, r3
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr

0800107e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800107e:	b480      	push	{r7}
 8001080:	b083      	sub	sp, #12
 8001082:	af00      	add	r7, sp, #0
 8001084:	6078      	str	r0, [r7, #4]
 8001086:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800108e:	605a      	str	r2, [r3, #4]
  return 0;
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr

0800109e <_isatty>:

int _isatty(int file)
{
 800109e:	b480      	push	{r7}
 80010a0:	b083      	sub	sp, #12
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010a6:	2301      	movs	r3, #1
}
 80010a8:	4618      	mov	r0, r3
 80010aa:	370c      	adds	r7, #12
 80010ac:	46bd      	mov	sp, r7
 80010ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b2:	4770      	bx	lr

080010b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010b4:	b480      	push	{r7}
 80010b6:	b085      	sub	sp, #20
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	60f8      	str	r0, [r7, #12]
 80010bc:	60b9      	str	r1, [r7, #8]
 80010be:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010c0:	2300      	movs	r3, #0
}
 80010c2:	4618      	mov	r0, r3
 80010c4:	3714      	adds	r7, #20
 80010c6:	46bd      	mov	sp, r7
 80010c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010cc:	4770      	bx	lr
	...

080010d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b086      	sub	sp, #24
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010d8:	4a14      	ldr	r2, [pc, #80]	; (800112c <_sbrk+0x5c>)
 80010da:	4b15      	ldr	r3, [pc, #84]	; (8001130 <_sbrk+0x60>)
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010e4:	4b13      	ldr	r3, [pc, #76]	; (8001134 <_sbrk+0x64>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d102      	bne.n	80010f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010ec:	4b11      	ldr	r3, [pc, #68]	; (8001134 <_sbrk+0x64>)
 80010ee:	4a12      	ldr	r2, [pc, #72]	; (8001138 <_sbrk+0x68>)
 80010f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010f2:	4b10      	ldr	r3, [pc, #64]	; (8001134 <_sbrk+0x64>)
 80010f4:	681a      	ldr	r2, [r3, #0]
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	4413      	add	r3, r2
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	d207      	bcs.n	8001110 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001100:	f004 f838 	bl	8005174 <__errno>
 8001104:	4603      	mov	r3, r0
 8001106:	220c      	movs	r2, #12
 8001108:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800110a:	f04f 33ff 	mov.w	r3, #4294967295
 800110e:	e009      	b.n	8001124 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001110:	4b08      	ldr	r3, [pc, #32]	; (8001134 <_sbrk+0x64>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001116:	4b07      	ldr	r3, [pc, #28]	; (8001134 <_sbrk+0x64>)
 8001118:	681a      	ldr	r2, [r3, #0]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4413      	add	r3, r2
 800111e:	4a05      	ldr	r2, [pc, #20]	; (8001134 <_sbrk+0x64>)
 8001120:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001122:	68fb      	ldr	r3, [r7, #12]
}
 8001124:	4618      	mov	r0, r3
 8001126:	3718      	adds	r7, #24
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}
 800112c:	20020000 	.word	0x20020000
 8001130:	00000400 	.word	0x00000400
 8001134:	2000073c 	.word	0x2000073c
 8001138:	20000758 	.word	0x20000758

0800113c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800113c:	b480      	push	{r7}
 800113e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001140:	4b06      	ldr	r3, [pc, #24]	; (800115c <SystemInit+0x20>)
 8001142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001146:	4a05      	ldr	r2, [pc, #20]	; (800115c <SystemInit+0x20>)
 8001148:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800114c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001150:	bf00      	nop
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr
 800115a:	bf00      	nop
 800115c:	e000ed00 	.word	0xe000ed00

08001160 <vShell_cmdParse>:

/* Public functions definitions */
/********************************************************
 * 	Parsing incoming message						   	*
 ********************************************************/
void vShell_cmdParse(char *input) {
 8001160:	b580      	push	{r7, lr}
 8001162:	b088      	sub	sp, #32
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
	for(uint8_t u8_idx = 0; u8_idx < CFG_HEADER_NUM; u8_idx++) {
 8001168:	2300      	movs	r3, #0
 800116a:	77fb      	strb	r3, [r7, #31]
 800116c:	e124      	b.n	80013b8 <vShell_cmdParse+0x258>
		if(!memcmp(input,(char*)&str_cfg_header[u8_idx][0], CFG_HEADER_LEN)) {
 800116e:	7ffa      	ldrb	r2, [r7, #31]
 8001170:	4613      	mov	r3, r2
 8001172:	009b      	lsls	r3, r3, #2
 8001174:	4413      	add	r3, r2
 8001176:	4a95      	ldr	r2, [pc, #596]	; (80013cc <vShell_cmdParse+0x26c>)
 8001178:	4413      	add	r3, r2
 800117a:	2205      	movs	r2, #5
 800117c:	4619      	mov	r1, r3
 800117e:	6878      	ldr	r0, [r7, #4]
 8001180:	f004 f822 	bl	80051c8 <memcmp>
 8001184:	4603      	mov	r3, r0
 8001186:	2b00      	cmp	r3, #0
 8001188:	f040 8113 	bne.w	80013b2 <vShell_cmdParse+0x252>

			if (u8_idx==1) {
 800118c:	7ffb      	ldrb	r3, [r7, #31]
 800118e:	2b01      	cmp	r3, #1
 8001190:	d107      	bne.n	80011a2 <vShell_cmdParse+0x42>
				bitFlag |= BFLAG_SPIM_RBA;
 8001192:	4b8f      	ldr	r3, [pc, #572]	; (80013d0 <vShell_cmdParse+0x270>)
 8001194:	881b      	ldrh	r3, [r3, #0]
 8001196:	f043 0308 	orr.w	r3, r3, #8
 800119a:	b29a      	uxth	r2, r3
 800119c:	4b8c      	ldr	r3, [pc, #560]	; (80013d0 <vShell_cmdParse+0x270>)
 800119e:	801a      	strh	r2, [r3, #0]
 80011a0:	e107      	b.n	80013b2 <vShell_cmdParse+0x252>
			}

			else if (u8_idx>=2 && u8_idx<=4) {					//{WB1: {WB2: WB3:
 80011a2:	7ffb      	ldrb	r3, [r7, #31]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d974      	bls.n	8001292 <vShell_cmdParse+0x132>
 80011a8:	7ffb      	ldrb	r3, [r7, #31]
 80011aa:	2b04      	cmp	r3, #4
 80011ac:	d871      	bhi.n	8001292 <vShell_cmdParse+0x132>
				bitFlag |= BFLAG_SPIM_WR;
 80011ae:	4b88      	ldr	r3, [pc, #544]	; (80013d0 <vShell_cmdParse+0x270>)
 80011b0:	881b      	ldrh	r3, [r3, #0]
 80011b2:	f043 0304 	orr.w	r3, r3, #4
 80011b6:	b29a      	uxth	r2, r3
 80011b8:	4b85      	ldr	r3, [pc, #532]	; (80013d0 <vShell_cmdParse+0x270>)
 80011ba:	801a      	strh	r2, [r3, #0]
				uint32_t num = 0;
 80011bc:	2300      	movs	r3, #0
 80011be:	61bb      	str	r3, [r7, #24]
				uint8_t start = 5;
 80011c0:	2305      	movs	r3, #5
 80011c2:	75fb      	strb	r3, [r7, #23]

				for (uint8_t j = 0; j<CFG_LENGTH; j++)
 80011c4:	2300      	movs	r3, #0
 80011c6:	75bb      	strb	r3, [r7, #22]
 80011c8:	e04a      	b.n	8001260 <vShell_cmdParse+0x100>
				{
					if(input[start+3]<128)
 80011ca:	7dfb      	ldrb	r3, [r7, #23]
 80011cc:	3303      	adds	r3, #3
 80011ce:	687a      	ldr	r2, [r7, #4]
 80011d0:	4413      	add	r3, r2
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	db1b      	blt.n	8001212 <vShell_cmdParse+0xb2>
					{
						num = input[start]+(input[start+1]*256)+(input[start+2]*65536)+(input[start+3]*16777216);
 80011da:	7dfb      	ldrb	r3, [r7, #23]
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4413      	add	r3, r2
 80011e0:	781b      	ldrb	r3, [r3, #0]
 80011e2:	4619      	mov	r1, r3
 80011e4:	7dfb      	ldrb	r3, [r7, #23]
 80011e6:	3301      	adds	r3, #1
 80011e8:	687a      	ldr	r2, [r7, #4]
 80011ea:	4413      	add	r3, r2
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	021b      	lsls	r3, r3, #8
 80011f0:	18ca      	adds	r2, r1, r3
 80011f2:	7dfb      	ldrb	r3, [r7, #23]
 80011f4:	3302      	adds	r3, #2
 80011f6:	6879      	ldr	r1, [r7, #4]
 80011f8:	440b      	add	r3, r1
 80011fa:	781b      	ldrb	r3, [r3, #0]
 80011fc:	041b      	lsls	r3, r3, #16
 80011fe:	441a      	add	r2, r3
 8001200:	7dfb      	ldrb	r3, [r7, #23]
 8001202:	3303      	adds	r3, #3
 8001204:	6879      	ldr	r1, [r7, #4]
 8001206:	440b      	add	r3, r1
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	061b      	lsls	r3, r3, #24
 800120c:	4413      	add	r3, r2
 800120e:	61bb      	str	r3, [r7, #24]
 8001210:	e01a      	b.n	8001248 <vShell_cmdParse+0xe8>
					}
					else
					{
						num = (input[start]+(input[start+1]*256)+(input[start+2]*65536)+(input[start+3]*16777216))-4294967296;
 8001212:	7dfb      	ldrb	r3, [r7, #23]
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	4413      	add	r3, r2
 8001218:	781b      	ldrb	r3, [r3, #0]
 800121a:	4619      	mov	r1, r3
 800121c:	7dfb      	ldrb	r3, [r7, #23]
 800121e:	3301      	adds	r3, #1
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	4413      	add	r3, r2
 8001224:	781b      	ldrb	r3, [r3, #0]
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	18ca      	adds	r2, r1, r3
 800122a:	7dfb      	ldrb	r3, [r7, #23]
 800122c:	3302      	adds	r3, #2
 800122e:	6879      	ldr	r1, [r7, #4]
 8001230:	440b      	add	r3, r1
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	041b      	lsls	r3, r3, #16
 8001236:	441a      	add	r2, r3
 8001238:	7dfb      	ldrb	r3, [r7, #23]
 800123a:	3303      	adds	r3, #3
 800123c:	6879      	ldr	r1, [r7, #4]
 800123e:	440b      	add	r3, r1
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	061b      	lsls	r3, r3, #24
 8001244:	4413      	add	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
					}
					aTxBuffer[j+1] = num;
 8001248:	7dbb      	ldrb	r3, [r7, #22]
 800124a:	3301      	adds	r3, #1
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	4961      	ldr	r1, [pc, #388]	; (80013d4 <vShell_cmdParse+0x274>)
 8001250:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					start+=4;
 8001254:	7dfb      	ldrb	r3, [r7, #23]
 8001256:	3304      	adds	r3, #4
 8001258:	75fb      	strb	r3, [r7, #23]
				for (uint8_t j = 0; j<CFG_LENGTH; j++)
 800125a:	7dbb      	ldrb	r3, [r7, #22]
 800125c:	3301      	adds	r3, #1
 800125e:	75bb      	strb	r3, [r7, #22]
 8001260:	7dbb      	ldrb	r3, [r7, #22]
 8001262:	2b09      	cmp	r3, #9
 8001264:	d9b1      	bls.n	80011ca <vShell_cmdParse+0x6a>
				}
				if(u8_idx==2){aTxBuffer[0] = 1;}
 8001266:	7ffb      	ldrb	r3, [r7, #31]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d103      	bne.n	8001274 <vShell_cmdParse+0x114>
 800126c:	4b59      	ldr	r3, [pc, #356]	; (80013d4 <vShell_cmdParse+0x274>)
 800126e:	2201      	movs	r2, #1
 8001270:	601a      	str	r2, [r3, #0]
			else if (u8_idx>=2 && u8_idx<=4) {					//{WB1: {WB2: WB3:
 8001272:	e09d      	b.n	80013b0 <vShell_cmdParse+0x250>
				else if(u8_idx==3){aTxBuffer[0] = 2;}
 8001274:	7ffb      	ldrb	r3, [r7, #31]
 8001276:	2b03      	cmp	r3, #3
 8001278:	d103      	bne.n	8001282 <vShell_cmdParse+0x122>
 800127a:	4b56      	ldr	r3, [pc, #344]	; (80013d4 <vShell_cmdParse+0x274>)
 800127c:	2202      	movs	r2, #2
 800127e:	601a      	str	r2, [r3, #0]
			else if (u8_idx>=2 && u8_idx<=4) {					//{WB1: {WB2: WB3:
 8001280:	e096      	b.n	80013b0 <vShell_cmdParse+0x250>
				else if(u8_idx==4){aTxBuffer[0] = 3;}
 8001282:	7ffb      	ldrb	r3, [r7, #31]
 8001284:	2b04      	cmp	r3, #4
 8001286:	f040 8093 	bne.w	80013b0 <vShell_cmdParse+0x250>
 800128a:	4b52      	ldr	r3, [pc, #328]	; (80013d4 <vShell_cmdParse+0x274>)
 800128c:	2203      	movs	r2, #3
 800128e:	601a      	str	r2, [r3, #0]
			else if (u8_idx>=2 && u8_idx<=4) {					//{WB1: {WB2: WB3:
 8001290:	e08e      	b.n	80013b0 <vShell_cmdParse+0x250>
			}

			else if (u8_idx==5) {					//{RB1}
 8001292:	7ffb      	ldrb	r3, [r7, #31]
 8001294:	2b05      	cmp	r3, #5
 8001296:	d10a      	bne.n	80012ae <vShell_cmdParse+0x14e>
				bitFlag |= BFLAG_SPIM_WR;
 8001298:	4b4d      	ldr	r3, [pc, #308]	; (80013d0 <vShell_cmdParse+0x270>)
 800129a:	881b      	ldrh	r3, [r3, #0]
 800129c:	f043 0304 	orr.w	r3, r3, #4
 80012a0:	b29a      	uxth	r2, r3
 80012a2:	4b4b      	ldr	r3, [pc, #300]	; (80013d0 <vShell_cmdParse+0x270>)
 80012a4:	801a      	strh	r2, [r3, #0]
				aTxBuffer[0] = 4;
 80012a6:	4b4b      	ldr	r3, [pc, #300]	; (80013d4 <vShell_cmdParse+0x274>)
 80012a8:	2204      	movs	r2, #4
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	e081      	b.n	80013b2 <vShell_cmdParse+0x252>
			}

			else if (u8_idx==6) {					//{RB2}
 80012ae:	7ffb      	ldrb	r3, [r7, #31]
 80012b0:	2b06      	cmp	r3, #6
 80012b2:	d10a      	bne.n	80012ca <vShell_cmdParse+0x16a>
				bitFlag |= BFLAG_SPIM_WR;
 80012b4:	4b46      	ldr	r3, [pc, #280]	; (80013d0 <vShell_cmdParse+0x270>)
 80012b6:	881b      	ldrh	r3, [r3, #0]
 80012b8:	f043 0304 	orr.w	r3, r3, #4
 80012bc:	b29a      	uxth	r2, r3
 80012be:	4b44      	ldr	r3, [pc, #272]	; (80013d0 <vShell_cmdParse+0x270>)
 80012c0:	801a      	strh	r2, [r3, #0]
				aTxBuffer[0] = 5;
 80012c2:	4b44      	ldr	r3, [pc, #272]	; (80013d4 <vShell_cmdParse+0x274>)
 80012c4:	2205      	movs	r2, #5
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	e073      	b.n	80013b2 <vShell_cmdParse+0x252>
			}

			else if (u8_idx==7) {					//{RB3}
 80012ca:	7ffb      	ldrb	r3, [r7, #31]
 80012cc:	2b07      	cmp	r3, #7
 80012ce:	d10a      	bne.n	80012e6 <vShell_cmdParse+0x186>
				bitFlag |= BFLAG_SPIM_WR;
 80012d0:	4b3f      	ldr	r3, [pc, #252]	; (80013d0 <vShell_cmdParse+0x270>)
 80012d2:	881b      	ldrh	r3, [r3, #0]
 80012d4:	f043 0304 	orr.w	r3, r3, #4
 80012d8:	b29a      	uxth	r2, r3
 80012da:	4b3d      	ldr	r3, [pc, #244]	; (80013d0 <vShell_cmdParse+0x270>)
 80012dc:	801a      	strh	r2, [r3, #0]
				aTxBuffer[0] = 6;
 80012de:	4b3d      	ldr	r3, [pc, #244]	; (80013d4 <vShell_cmdParse+0x274>)
 80012e0:	2206      	movs	r2, #6
 80012e2:	601a      	str	r2, [r3, #0]
 80012e4:	e065      	b.n	80013b2 <vShell_cmdParse+0x252>
			}

			else if (u8_idx==8) {					//{WBA:
 80012e6:	7ffb      	ldrb	r3, [r7, #31]
 80012e8:	2b08      	cmp	r3, #8
 80012ea:	d162      	bne.n	80013b2 <vShell_cmdParse+0x252>
				bitFlag |= BFLAG_SPIM_WBA;
 80012ec:	4b38      	ldr	r3, [pc, #224]	; (80013d0 <vShell_cmdParse+0x270>)
 80012ee:	881b      	ldrh	r3, [r3, #0]
 80012f0:	f043 0310 	orr.w	r3, r3, #16
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	4b36      	ldr	r3, [pc, #216]	; (80013d0 <vShell_cmdParse+0x270>)
 80012f8:	801a      	strh	r2, [r3, #0]

				uint32_t num = 0;
 80012fa:	2300      	movs	r3, #0
 80012fc:	613b      	str	r3, [r7, #16]
				uint8_t start = 5;
 80012fe:	2305      	movs	r3, #5
 8001300:	73fb      	strb	r3, [r7, #15]

				for (uint8_t j = 0; j<CFG_LENGTH*3; j++)
 8001302:	2300      	movs	r3, #0
 8001304:	73bb      	strb	r3, [r7, #14]
 8001306:	e049      	b.n	800139c <vShell_cmdParse+0x23c>
				{
					if(input[start+3]<128)
 8001308:	7bfb      	ldrb	r3, [r7, #15]
 800130a:	3303      	adds	r3, #3
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	4413      	add	r3, r2
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b25b      	sxtb	r3, r3
 8001314:	2b00      	cmp	r3, #0
 8001316:	db1b      	blt.n	8001350 <vShell_cmdParse+0x1f0>
					{
						num = input[start]+(input[start+1]*256)+(input[start+2]*65536)+(input[start+3]*16777216);
 8001318:	7bfb      	ldrb	r3, [r7, #15]
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	4413      	add	r3, r2
 800131e:	781b      	ldrb	r3, [r3, #0]
 8001320:	4619      	mov	r1, r3
 8001322:	7bfb      	ldrb	r3, [r7, #15]
 8001324:	3301      	adds	r3, #1
 8001326:	687a      	ldr	r2, [r7, #4]
 8001328:	4413      	add	r3, r2
 800132a:	781b      	ldrb	r3, [r3, #0]
 800132c:	021b      	lsls	r3, r3, #8
 800132e:	18ca      	adds	r2, r1, r3
 8001330:	7bfb      	ldrb	r3, [r7, #15]
 8001332:	3302      	adds	r3, #2
 8001334:	6879      	ldr	r1, [r7, #4]
 8001336:	440b      	add	r3, r1
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	041b      	lsls	r3, r3, #16
 800133c:	441a      	add	r2, r3
 800133e:	7bfb      	ldrb	r3, [r7, #15]
 8001340:	3303      	adds	r3, #3
 8001342:	6879      	ldr	r1, [r7, #4]
 8001344:	440b      	add	r3, r1
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	061b      	lsls	r3, r3, #24
 800134a:	4413      	add	r3, r2
 800134c:	613b      	str	r3, [r7, #16]
 800134e:	e01a      	b.n	8001386 <vShell_cmdParse+0x226>
					}
					else
					{
						num = (input[start]+(input[start+1]*256)+(input[start+2]*65536)+(input[start+3]*16777216))-4294967296;
 8001350:	7bfb      	ldrb	r3, [r7, #15]
 8001352:	687a      	ldr	r2, [r7, #4]
 8001354:	4413      	add	r3, r2
 8001356:	781b      	ldrb	r3, [r3, #0]
 8001358:	4619      	mov	r1, r3
 800135a:	7bfb      	ldrb	r3, [r7, #15]
 800135c:	3301      	adds	r3, #1
 800135e:	687a      	ldr	r2, [r7, #4]
 8001360:	4413      	add	r3, r2
 8001362:	781b      	ldrb	r3, [r3, #0]
 8001364:	021b      	lsls	r3, r3, #8
 8001366:	18ca      	adds	r2, r1, r3
 8001368:	7bfb      	ldrb	r3, [r7, #15]
 800136a:	3302      	adds	r3, #2
 800136c:	6879      	ldr	r1, [r7, #4]
 800136e:	440b      	add	r3, r1
 8001370:	781b      	ldrb	r3, [r3, #0]
 8001372:	041b      	lsls	r3, r3, #16
 8001374:	441a      	add	r2, r3
 8001376:	7bfb      	ldrb	r3, [r7, #15]
 8001378:	3303      	adds	r3, #3
 800137a:	6879      	ldr	r1, [r7, #4]
 800137c:	440b      	add	r3, r1
 800137e:	781b      	ldrb	r3, [r3, #0]
 8001380:	061b      	lsls	r3, r3, #24
 8001382:	4413      	add	r3, r2
 8001384:	613b      	str	r3, [r7, #16]
					}
					temp[j] = num;
 8001386:	7bbb      	ldrb	r3, [r7, #14]
 8001388:	693a      	ldr	r2, [r7, #16]
 800138a:	4913      	ldr	r1, [pc, #76]	; (80013d8 <vShell_cmdParse+0x278>)
 800138c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					start+=4;
 8001390:	7bfb      	ldrb	r3, [r7, #15]
 8001392:	3304      	adds	r3, #4
 8001394:	73fb      	strb	r3, [r7, #15]
				for (uint8_t j = 0; j<CFG_LENGTH*3; j++)
 8001396:	7bbb      	ldrb	r3, [r7, #14]
 8001398:	3301      	adds	r3, #1
 800139a:	73bb      	strb	r3, [r7, #14]
 800139c:	7bbb      	ldrb	r3, [r7, #14]
 800139e:	2b1d      	cmp	r3, #29
 80013a0:	d9b2      	bls.n	8001308 <vShell_cmdParse+0x1a8>
				}
				Set_aTxBuffer(7, temp, 0, CFG_LENGTH*sizeof(temp[0]));
 80013a2:	2328      	movs	r3, #40	; 0x28
 80013a4:	2200      	movs	r2, #0
 80013a6:	490c      	ldr	r1, [pc, #48]	; (80013d8 <vShell_cmdParse+0x278>)
 80013a8:	2007      	movs	r0, #7
 80013aa:	f7ff fbad 	bl	8000b08 <Set_aTxBuffer>
 80013ae:	e000      	b.n	80013b2 <vShell_cmdParse+0x252>
			else if (u8_idx>=2 && u8_idx<=4) {					//{WB1: {WB2: WB3:
 80013b0:	bf00      	nop
	for(uint8_t u8_idx = 0; u8_idx < CFG_HEADER_NUM; u8_idx++) {
 80013b2:	7ffb      	ldrb	r3, [r7, #31]
 80013b4:	3301      	adds	r3, #1
 80013b6:	77fb      	strb	r3, [r7, #31]
 80013b8:	7ffb      	ldrb	r3, [r7, #31]
 80013ba:	2b13      	cmp	r3, #19
 80013bc:	f67f aed7 	bls.w	800116e <vShell_cmdParse+0xe>
			}
		}
	}
}
 80013c0:	bf00      	nop
 80013c2:	bf00      	nop
 80013c4:	3720      	adds	r7, #32
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	200000a8 	.word	0x200000a8
 80013d0:	20000738 	.word	0x20000738
 80013d4:	20000000 	.word	0x20000000
 80013d8:	200006c0 	.word	0x200006c0

080013dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80013dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001414 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013e0:	480d      	ldr	r0, [pc, #52]	; (8001418 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80013e2:	490e      	ldr	r1, [pc, #56]	; (800141c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80013e4:	4a0e      	ldr	r2, [pc, #56]	; (8001420 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013e8:	e002      	b.n	80013f0 <LoopCopyDataInit>

080013ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ee:	3304      	adds	r3, #4

080013f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013f4:	d3f9      	bcc.n	80013ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013f6:	4a0b      	ldr	r2, [pc, #44]	; (8001424 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80013f8:	4c0b      	ldr	r4, [pc, #44]	; (8001428 <LoopFillZerobss+0x26>)
  movs r3, #0
 80013fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013fc:	e001      	b.n	8001402 <LoopFillZerobss>

080013fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001400:	3204      	adds	r2, #4

08001402 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001402:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001404:	d3fb      	bcc.n	80013fe <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001406:	f7ff fe99 	bl	800113c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800140a:	f003 feb9 	bl	8005180 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800140e:	f7ff f88d 	bl	800052c <main>
  bx  lr    
 8001412:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001414:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001418:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800141c:	20000178 	.word	0x20000178
  ldr r2, =_sidata
 8001420:	08005d20 	.word	0x08005d20
  ldr r2, =_sbss
 8001424:	20000178 	.word	0x20000178
  ldr r4, =_ebss
 8001428:	20000754 	.word	0x20000754

0800142c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800142c:	e7fe      	b.n	800142c <ADC_IRQHandler>
	...

08001430 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001430:	b580      	push	{r7, lr}
 8001432:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001434:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <HAL_Init+0x40>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a0d      	ldr	r2, [pc, #52]	; (8001470 <HAL_Init+0x40>)
 800143a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800143e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001440:	4b0b      	ldr	r3, [pc, #44]	; (8001470 <HAL_Init+0x40>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a0a      	ldr	r2, [pc, #40]	; (8001470 <HAL_Init+0x40>)
 8001446:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800144a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800144c:	4b08      	ldr	r3, [pc, #32]	; (8001470 <HAL_Init+0x40>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a07      	ldr	r2, [pc, #28]	; (8001470 <HAL_Init+0x40>)
 8001452:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001456:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001458:	2003      	movs	r0, #3
 800145a:	f000 f94f 	bl	80016fc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800145e:	2000      	movs	r0, #0
 8001460:	f000 f808 	bl	8001474 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001464:	f7ff fc4c 	bl	8000d00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001468:	2300      	movs	r3, #0
}
 800146a:	4618      	mov	r0, r3
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40023c00 	.word	0x40023c00

08001474 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800147c:	4b12      	ldr	r3, [pc, #72]	; (80014c8 <HAL_InitTick+0x54>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b12      	ldr	r3, [pc, #72]	; (80014cc <HAL_InitTick+0x58>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	4619      	mov	r1, r3
 8001486:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800148a:	fbb3 f3f1 	udiv	r3, r3, r1
 800148e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001492:	4618      	mov	r0, r3
 8001494:	f000 f967 	bl	8001766 <HAL_SYSTICK_Config>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d001      	beq.n	80014a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e00e      	b.n	80014c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	2b0f      	cmp	r3, #15
 80014a6:	d80a      	bhi.n	80014be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a8:	2200      	movs	r2, #0
 80014aa:	6879      	ldr	r1, [r7, #4]
 80014ac:	f04f 30ff 	mov.w	r0, #4294967295
 80014b0:	f000 f92f 	bl	8001712 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014b4:	4a06      	ldr	r2, [pc, #24]	; (80014d0 <HAL_InitTick+0x5c>)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014ba:	2300      	movs	r3, #0
 80014bc:	e000      	b.n	80014c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014be:	2301      	movs	r3, #1
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	3708      	adds	r7, #8
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	200000a4 	.word	0x200000a4
 80014cc:	20000110 	.word	0x20000110
 80014d0:	2000010c 	.word	0x2000010c

080014d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014d4:	b480      	push	{r7}
 80014d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d8:	4b06      	ldr	r3, [pc, #24]	; (80014f4 <HAL_IncTick+0x20>)
 80014da:	781b      	ldrb	r3, [r3, #0]
 80014dc:	461a      	mov	r2, r3
 80014de:	4b06      	ldr	r3, [pc, #24]	; (80014f8 <HAL_IncTick+0x24>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4413      	add	r3, r2
 80014e4:	4a04      	ldr	r2, [pc, #16]	; (80014f8 <HAL_IncTick+0x24>)
 80014e6:	6013      	str	r3, [r2, #0]
}
 80014e8:	bf00      	nop
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	20000110 	.word	0x20000110
 80014f8:	20000740 	.word	0x20000740

080014fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001500:	4b03      	ldr	r3, [pc, #12]	; (8001510 <HAL_GetTick+0x14>)
 8001502:	681b      	ldr	r3, [r3, #0]
}
 8001504:	4618      	mov	r0, r3
 8001506:	46bd      	mov	sp, r7
 8001508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800150c:	4770      	bx	lr
 800150e:	bf00      	nop
 8001510:	20000740 	.word	0x20000740

08001514 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b084      	sub	sp, #16
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800151c:	f7ff ffee 	bl	80014fc <HAL_GetTick>
 8001520:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	f1b3 3fff 	cmp.w	r3, #4294967295
 800152c:	d005      	beq.n	800153a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800152e:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <HAL_Delay+0x44>)
 8001530:	781b      	ldrb	r3, [r3, #0]
 8001532:	461a      	mov	r2, r3
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	4413      	add	r3, r2
 8001538:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800153a:	bf00      	nop
 800153c:	f7ff ffde 	bl	80014fc <HAL_GetTick>
 8001540:	4602      	mov	r2, r0
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	68fa      	ldr	r2, [r7, #12]
 8001548:	429a      	cmp	r2, r3
 800154a:	d8f7      	bhi.n	800153c <HAL_Delay+0x28>
  {
  }
}
 800154c:	bf00      	nop
 800154e:	bf00      	nop
 8001550:	3710      	adds	r7, #16
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20000110 	.word	0x20000110

0800155c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800155c:	b480      	push	{r7}
 800155e:	b085      	sub	sp, #20
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f003 0307 	and.w	r3, r3, #7
 800156a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800156c:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <__NVIC_SetPriorityGrouping+0x44>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001572:	68ba      	ldr	r2, [r7, #8]
 8001574:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001578:	4013      	ands	r3, r2
 800157a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001580:	68bb      	ldr	r3, [r7, #8]
 8001582:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001584:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001588:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800158c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800158e:	4a04      	ldr	r2, [pc, #16]	; (80015a0 <__NVIC_SetPriorityGrouping+0x44>)
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	60d3      	str	r3, [r2, #12]
}
 8001594:	bf00      	nop
 8001596:	3714      	adds	r7, #20
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr
 80015a0:	e000ed00 	.word	0xe000ed00

080015a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015a4:	b480      	push	{r7}
 80015a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a8:	4b04      	ldr	r3, [pc, #16]	; (80015bc <__NVIC_GetPriorityGrouping+0x18>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	0a1b      	lsrs	r3, r3, #8
 80015ae:	f003 0307 	and.w	r3, r3, #7
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr
 80015bc:	e000ed00 	.word	0xe000ed00

080015c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	4603      	mov	r3, r0
 80015c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	db0b      	blt.n	80015ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015d2:	79fb      	ldrb	r3, [r7, #7]
 80015d4:	f003 021f 	and.w	r2, r3, #31
 80015d8:	4907      	ldr	r1, [pc, #28]	; (80015f8 <__NVIC_EnableIRQ+0x38>)
 80015da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015de:	095b      	lsrs	r3, r3, #5
 80015e0:	2001      	movs	r0, #1
 80015e2:	fa00 f202 	lsl.w	r2, r0, r2
 80015e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	e000e100 	.word	0xe000e100

080015fc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	6039      	str	r1, [r7, #0]
 8001606:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001608:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160c:	2b00      	cmp	r3, #0
 800160e:	db0a      	blt.n	8001626 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001610:	683b      	ldr	r3, [r7, #0]
 8001612:	b2da      	uxtb	r2, r3
 8001614:	490c      	ldr	r1, [pc, #48]	; (8001648 <__NVIC_SetPriority+0x4c>)
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	0112      	lsls	r2, r2, #4
 800161c:	b2d2      	uxtb	r2, r2
 800161e:	440b      	add	r3, r1
 8001620:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001624:	e00a      	b.n	800163c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	b2da      	uxtb	r2, r3
 800162a:	4908      	ldr	r1, [pc, #32]	; (800164c <__NVIC_SetPriority+0x50>)
 800162c:	79fb      	ldrb	r3, [r7, #7]
 800162e:	f003 030f 	and.w	r3, r3, #15
 8001632:	3b04      	subs	r3, #4
 8001634:	0112      	lsls	r2, r2, #4
 8001636:	b2d2      	uxtb	r2, r2
 8001638:	440b      	add	r3, r1
 800163a:	761a      	strb	r2, [r3, #24]
}
 800163c:	bf00      	nop
 800163e:	370c      	adds	r7, #12
 8001640:	46bd      	mov	sp, r7
 8001642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001646:	4770      	bx	lr
 8001648:	e000e100 	.word	0xe000e100
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001650:	b480      	push	{r7}
 8001652:	b089      	sub	sp, #36	; 0x24
 8001654:	af00      	add	r7, sp, #0
 8001656:	60f8      	str	r0, [r7, #12]
 8001658:	60b9      	str	r1, [r7, #8]
 800165a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	f003 0307 	and.w	r3, r3, #7
 8001662:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	f1c3 0307 	rsb	r3, r3, #7
 800166a:	2b04      	cmp	r3, #4
 800166c:	bf28      	it	cs
 800166e:	2304      	movcs	r3, #4
 8001670:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001672:	69fb      	ldr	r3, [r7, #28]
 8001674:	3304      	adds	r3, #4
 8001676:	2b06      	cmp	r3, #6
 8001678:	d902      	bls.n	8001680 <NVIC_EncodePriority+0x30>
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	3b03      	subs	r3, #3
 800167e:	e000      	b.n	8001682 <NVIC_EncodePriority+0x32>
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001684:	f04f 32ff 	mov.w	r2, #4294967295
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	fa02 f303 	lsl.w	r3, r2, r3
 800168e:	43da      	mvns	r2, r3
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	401a      	ands	r2, r3
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001698:	f04f 31ff 	mov.w	r1, #4294967295
 800169c:	697b      	ldr	r3, [r7, #20]
 800169e:	fa01 f303 	lsl.w	r3, r1, r3
 80016a2:	43d9      	mvns	r1, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a8:	4313      	orrs	r3, r2
         );
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	3724      	adds	r7, #36	; 0x24
 80016ae:	46bd      	mov	sp, r7
 80016b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b4:	4770      	bx	lr
	...

080016b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	b082      	sub	sp, #8
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	3b01      	subs	r3, #1
 80016c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80016c8:	d301      	bcc.n	80016ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016ca:	2301      	movs	r3, #1
 80016cc:	e00f      	b.n	80016ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ce:	4a0a      	ldr	r2, [pc, #40]	; (80016f8 <SysTick_Config+0x40>)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	3b01      	subs	r3, #1
 80016d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016d6:	210f      	movs	r1, #15
 80016d8:	f04f 30ff 	mov.w	r0, #4294967295
 80016dc:	f7ff ff8e 	bl	80015fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016e0:	4b05      	ldr	r3, [pc, #20]	; (80016f8 <SysTick_Config+0x40>)
 80016e2:	2200      	movs	r2, #0
 80016e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016e6:	4b04      	ldr	r3, [pc, #16]	; (80016f8 <SysTick_Config+0x40>)
 80016e8:	2207      	movs	r2, #7
 80016ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016ec:	2300      	movs	r3, #0
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	e000e010 	.word	0xe000e010

080016fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f7ff ff29 	bl	800155c <__NVIC_SetPriorityGrouping>
}
 800170a:	bf00      	nop
 800170c:	3708      	adds	r7, #8
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}

08001712 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001712:	b580      	push	{r7, lr}
 8001714:	b086      	sub	sp, #24
 8001716:	af00      	add	r7, sp, #0
 8001718:	4603      	mov	r3, r0
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
 800171e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001720:	2300      	movs	r3, #0
 8001722:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001724:	f7ff ff3e 	bl	80015a4 <__NVIC_GetPriorityGrouping>
 8001728:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	68b9      	ldr	r1, [r7, #8]
 800172e:	6978      	ldr	r0, [r7, #20]
 8001730:	f7ff ff8e 	bl	8001650 <NVIC_EncodePriority>
 8001734:	4602      	mov	r2, r0
 8001736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800173a:	4611      	mov	r1, r2
 800173c:	4618      	mov	r0, r3
 800173e:	f7ff ff5d 	bl	80015fc <__NVIC_SetPriority>
}
 8001742:	bf00      	nop
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}

0800174a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800174a:	b580      	push	{r7, lr}
 800174c:	b082      	sub	sp, #8
 800174e:	af00      	add	r7, sp, #0
 8001750:	4603      	mov	r3, r0
 8001752:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001758:	4618      	mov	r0, r3
 800175a:	f7ff ff31 	bl	80015c0 <__NVIC_EnableIRQ>
}
 800175e:	bf00      	nop
 8001760:	3708      	adds	r7, #8
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}

08001766 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001766:	b580      	push	{r7, lr}
 8001768:	b082      	sub	sp, #8
 800176a:	af00      	add	r7, sp, #0
 800176c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f7ff ffa2 	bl	80016b8 <SysTick_Config>
 8001774:	4603      	mov	r3, r0
}
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
	...

08001780 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b086      	sub	sp, #24
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001788:	2300      	movs	r3, #0
 800178a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800178c:	f7ff feb6 	bl	80014fc <HAL_GetTick>
 8001790:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d101      	bne.n	800179c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e099      	b.n	80018d0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	2202      	movs	r2, #2
 80017a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f022 0201 	bic.w	r2, r2, #1
 80017ba:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017bc:	e00f      	b.n	80017de <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017be:	f7ff fe9d 	bl	80014fc <HAL_GetTick>
 80017c2:	4602      	mov	r2, r0
 80017c4:	693b      	ldr	r3, [r7, #16]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	2b05      	cmp	r3, #5
 80017ca:	d908      	bls.n	80017de <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2220      	movs	r2, #32
 80017d0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2203      	movs	r2, #3
 80017d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80017da:	2303      	movs	r3, #3
 80017dc:	e078      	b.n	80018d0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0301 	and.w	r3, r3, #1
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d1e8      	bne.n	80017be <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80017f4:	697a      	ldr	r2, [r7, #20]
 80017f6:	4b38      	ldr	r3, [pc, #224]	; (80018d8 <HAL_DMA_Init+0x158>)
 80017f8:	4013      	ands	r3, r2
 80017fa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	685a      	ldr	r2, [r3, #4]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800180a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	691b      	ldr	r3, [r3, #16]
 8001810:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001816:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	699b      	ldr	r3, [r3, #24]
 800181c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001822:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	6a1b      	ldr	r3, [r3, #32]
 8001828:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800182a:	697a      	ldr	r2, [r7, #20]
 800182c:	4313      	orrs	r3, r2
 800182e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001834:	2b04      	cmp	r3, #4
 8001836:	d107      	bne.n	8001848 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001840:	4313      	orrs	r3, r2
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	4313      	orrs	r3, r2
 8001846:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	697a      	ldr	r2, [r7, #20]
 800184e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	695b      	ldr	r3, [r3, #20]
 8001856:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	f023 0307 	bic.w	r3, r3, #7
 800185e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001864:	697a      	ldr	r2, [r7, #20]
 8001866:	4313      	orrs	r3, r2
 8001868:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186e:	2b04      	cmp	r3, #4
 8001870:	d117      	bne.n	80018a2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001876:	697a      	ldr	r2, [r7, #20]
 8001878:	4313      	orrs	r3, r2
 800187a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001880:	2b00      	cmp	r3, #0
 8001882:	d00e      	beq.n	80018a2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f000 fb01 	bl	8001e8c <DMA_CheckFifoParam>
 800188a:	4603      	mov	r3, r0
 800188c:	2b00      	cmp	r3, #0
 800188e:	d008      	beq.n	80018a2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	2240      	movs	r2, #64	; 0x40
 8001894:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2201      	movs	r2, #1
 800189a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800189e:	2301      	movs	r3, #1
 80018a0:	e016      	b.n	80018d0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	697a      	ldr	r2, [r7, #20]
 80018a8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018aa:	6878      	ldr	r0, [r7, #4]
 80018ac:	f000 fab8 	bl	8001e20 <DMA_CalcBaseAndBitshift>
 80018b0:	4603      	mov	r3, r0
 80018b2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80018b8:	223f      	movs	r2, #63	; 0x3f
 80018ba:	409a      	lsls	r2, r3
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2200      	movs	r2, #0
 80018c4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2201      	movs	r2, #1
 80018ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80018ce:	2300      	movs	r3, #0
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3718      	adds	r7, #24
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	f010803f 	.word	0xf010803f

080018dc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	60f8      	str	r0, [r7, #12]
 80018e4:	60b9      	str	r1, [r7, #8]
 80018e6:	607a      	str	r2, [r7, #4]
 80018e8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018ea:	2300      	movs	r3, #0
 80018ec:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018ee:	68fb      	ldr	r3, [r7, #12]
 80018f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80018f4:	68fb      	ldr	r3, [r7, #12]
 80018f6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d101      	bne.n	8001902 <HAL_DMA_Start_IT+0x26>
 80018fe:	2302      	movs	r3, #2
 8001900:	e040      	b.n	8001984 <HAL_DMA_Start_IT+0xa8>
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	2201      	movs	r2, #1
 8001906:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800190a:	68fb      	ldr	r3, [r7, #12]
 800190c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001910:	b2db      	uxtb	r3, r3
 8001912:	2b01      	cmp	r3, #1
 8001914:	d12f      	bne.n	8001976 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2202      	movs	r2, #2
 800191a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	2200      	movs	r2, #0
 8001922:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	687a      	ldr	r2, [r7, #4]
 8001928:	68b9      	ldr	r1, [r7, #8]
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f000 fa4a 	bl	8001dc4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001934:	223f      	movs	r2, #63	; 0x3f
 8001936:	409a      	lsls	r2, r3
 8001938:	693b      	ldr	r3, [r7, #16]
 800193a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	681a      	ldr	r2, [r3, #0]
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f042 0216 	orr.w	r2, r2, #22
 800194a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001950:	2b00      	cmp	r3, #0
 8001952:	d007      	beq.n	8001964 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	681a      	ldr	r2, [r3, #0]
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f042 0208 	orr.w	r2, r2, #8
 8001962:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681a      	ldr	r2, [r3, #0]
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f042 0201 	orr.w	r2, r2, #1
 8001972:	601a      	str	r2, [r3, #0]
 8001974:	e005      	b.n	8001982 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2200      	movs	r2, #0
 800197a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800197e:	2302      	movs	r3, #2
 8001980:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001982:	7dfb      	ldrb	r3, [r7, #23]
}
 8001984:	4618      	mov	r0, r3
 8001986:	3718      	adds	r7, #24
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}

0800198c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001998:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800199a:	f7ff fdaf 	bl	80014fc <HAL_GetTick>
 800199e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019a6:	b2db      	uxtb	r3, r3
 80019a8:	2b02      	cmp	r3, #2
 80019aa:	d008      	beq.n	80019be <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	2280      	movs	r2, #128	; 0x80
 80019b0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	2200      	movs	r2, #0
 80019b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80019ba:	2301      	movs	r3, #1
 80019bc:	e052      	b.n	8001a64 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	f022 0216 	bic.w	r2, r2, #22
 80019cc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	695a      	ldr	r2, [r3, #20]
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019dc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d103      	bne.n	80019ee <HAL_DMA_Abort+0x62>
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d007      	beq.n	80019fe <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	681a      	ldr	r2, [r3, #0]
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f022 0208 	bic.w	r2, r2, #8
 80019fc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	681a      	ldr	r2, [r3, #0]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f022 0201 	bic.w	r2, r2, #1
 8001a0c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a0e:	e013      	b.n	8001a38 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a10:	f7ff fd74 	bl	80014fc <HAL_GetTick>
 8001a14:	4602      	mov	r2, r0
 8001a16:	68bb      	ldr	r3, [r7, #8]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b05      	cmp	r3, #5
 8001a1c:	d90c      	bls.n	8001a38 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	2220      	movs	r2, #32
 8001a22:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	2203      	movs	r2, #3
 8001a28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2200      	movs	r2, #0
 8001a30:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e015      	b.n	8001a64 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f003 0301 	and.w	r3, r3, #1
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d1e4      	bne.n	8001a10 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a4a:	223f      	movs	r2, #63	; 0x3f
 8001a4c:	409a      	lsls	r2, r3
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	2201      	movs	r2, #1
 8001a56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001a62:	2300      	movs	r3, #0
}
 8001a64:	4618      	mov	r0, r3
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bd80      	pop	{r7, pc}

08001a6c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b02      	cmp	r3, #2
 8001a7e:	d004      	beq.n	8001a8a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2280      	movs	r2, #128	; 0x80
 8001a84:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	e00c      	b.n	8001aa4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2205      	movs	r2, #5
 8001a8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 0201 	bic.w	r2, r2, #1
 8001aa0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001aa2:	2300      	movs	r3, #0
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	370c      	adds	r7, #12
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aae:	4770      	bx	lr

08001ab0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b086      	sub	sp, #24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001abc:	4b8e      	ldr	r3, [pc, #568]	; (8001cf8 <HAL_DMA_IRQHandler+0x248>)
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a8e      	ldr	r2, [pc, #568]	; (8001cfc <HAL_DMA_IRQHandler+0x24c>)
 8001ac2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ac6:	0a9b      	lsrs	r3, r3, #10
 8001ac8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ace:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ada:	2208      	movs	r2, #8
 8001adc:	409a      	lsls	r2, r3
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	4013      	ands	r3, r2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d01a      	beq.n	8001b1c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0304 	and.w	r3, r3, #4
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d013      	beq.n	8001b1c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f022 0204 	bic.w	r2, r2, #4
 8001b02:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b08:	2208      	movs	r2, #8
 8001b0a:	409a      	lsls	r2, r3
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b14:	f043 0201 	orr.w	r2, r3, #1
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b20:	2201      	movs	r2, #1
 8001b22:	409a      	lsls	r2, r3
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	4013      	ands	r3, r2
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d012      	beq.n	8001b52 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	695b      	ldr	r3, [r3, #20]
 8001b32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d00b      	beq.n	8001b52 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b3e:	2201      	movs	r2, #1
 8001b40:	409a      	lsls	r2, r3
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b4a:	f043 0202 	orr.w	r2, r3, #2
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b56:	2204      	movs	r2, #4
 8001b58:	409a      	lsls	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d012      	beq.n	8001b88 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0302 	and.w	r3, r3, #2
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d00b      	beq.n	8001b88 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b74:	2204      	movs	r2, #4
 8001b76:	409a      	lsls	r2, r3
 8001b78:	693b      	ldr	r3, [r7, #16]
 8001b7a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b80:	f043 0204 	orr.w	r2, r3, #4
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b8c:	2210      	movs	r2, #16
 8001b8e:	409a      	lsls	r2, r3
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	4013      	ands	r3, r2
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d043      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d03c      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001baa:	2210      	movs	r2, #16
 8001bac:	409a      	lsls	r2, r3
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d018      	beq.n	8001bf2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d108      	bne.n	8001be0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d024      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bda:	6878      	ldr	r0, [r7, #4]
 8001bdc:	4798      	blx	r3
 8001bde:	e01f      	b.n	8001c20 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d01b      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001bec:	6878      	ldr	r0, [r7, #4]
 8001bee:	4798      	blx	r3
 8001bf0:	e016      	b.n	8001c20 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d107      	bne.n	8001c10 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	681a      	ldr	r2, [r3, #0]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 0208 	bic.w	r2, r2, #8
 8001c0e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d003      	beq.n	8001c20 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c24:	2220      	movs	r2, #32
 8001c26:	409a      	lsls	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	f000 808f 	beq.w	8001d50 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	f003 0310 	and.w	r3, r3, #16
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f000 8087 	beq.w	8001d50 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c46:	2220      	movs	r2, #32
 8001c48:	409a      	lsls	r2, r3
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	2b05      	cmp	r3, #5
 8001c58:	d136      	bne.n	8001cc8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f022 0216 	bic.w	r2, r2, #22
 8001c68:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	695a      	ldr	r2, [r3, #20]
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001c78:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d103      	bne.n	8001c8a <HAL_DMA_IRQHandler+0x1da>
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d007      	beq.n	8001c9a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	f022 0208 	bic.w	r2, r2, #8
 8001c98:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c9e:	223f      	movs	r2, #63	; 0x3f
 8001ca0:	409a      	lsls	r2, r3
 8001ca2:	693b      	ldr	r3, [r7, #16]
 8001ca4:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d07e      	beq.n	8001dbc <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	4798      	blx	r3
        }
        return;
 8001cc6:	e079      	b.n	8001dbc <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d01d      	beq.n	8001d12 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d10d      	bne.n	8001d00 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d031      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	4798      	blx	r3
 8001cf4:	e02c      	b.n	8001d50 <HAL_DMA_IRQHandler+0x2a0>
 8001cf6:	bf00      	nop
 8001cf8:	200000a4 	.word	0x200000a4
 8001cfc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d023      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	4798      	blx	r3
 8001d10:	e01e      	b.n	8001d50 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d10f      	bne.n	8001d40 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	681a      	ldr	r2, [r3, #0]
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f022 0210 	bic.w	r2, r2, #16
 8001d2e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2201      	movs	r2, #1
 8001d34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d003      	beq.n	8001d50 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d032      	beq.n	8001dbe <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d5c:	f003 0301 	and.w	r3, r3, #1
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d022      	beq.n	8001daa <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	2205      	movs	r2, #5
 8001d68:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f022 0201 	bic.w	r2, r2, #1
 8001d7a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001d7c:	68bb      	ldr	r3, [r7, #8]
 8001d7e:	3301      	adds	r3, #1
 8001d80:	60bb      	str	r3, [r7, #8]
 8001d82:	697a      	ldr	r2, [r7, #20]
 8001d84:	429a      	cmp	r2, r3
 8001d86:	d307      	bcc.n	8001d98 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d1f2      	bne.n	8001d7c <HAL_DMA_IRQHandler+0x2cc>
 8001d96:	e000      	b.n	8001d9a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001d98:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2200      	movs	r2, #0
 8001da6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d005      	beq.n	8001dbe <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001db6:	6878      	ldr	r0, [r7, #4]
 8001db8:	4798      	blx	r3
 8001dba:	e000      	b.n	8001dbe <HAL_DMA_IRQHandler+0x30e>
        return;
 8001dbc:	bf00      	nop
    }
  }
}
 8001dbe:	3718      	adds	r7, #24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b085      	sub	sp, #20
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	60f8      	str	r0, [r7, #12]
 8001dcc:	60b9      	str	r1, [r7, #8]
 8001dce:	607a      	str	r2, [r7, #4]
 8001dd0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	681a      	ldr	r2, [r3, #0]
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001de0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	683a      	ldr	r2, [r7, #0]
 8001de8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	2b40      	cmp	r3, #64	; 0x40
 8001df0:	d108      	bne.n	8001e04 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	687a      	ldr	r2, [r7, #4]
 8001df8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68ba      	ldr	r2, [r7, #8]
 8001e00:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e02:	e007      	b.n	8001e14 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	68ba      	ldr	r2, [r7, #8]
 8001e0a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	687a      	ldr	r2, [r7, #4]
 8001e12:	60da      	str	r2, [r3, #12]
}
 8001e14:	bf00      	nop
 8001e16:	3714      	adds	r7, #20
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1e:	4770      	bx	lr

08001e20 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	3b10      	subs	r3, #16
 8001e30:	4a14      	ldr	r2, [pc, #80]	; (8001e84 <DMA_CalcBaseAndBitshift+0x64>)
 8001e32:	fba2 2303 	umull	r2, r3, r2, r3
 8001e36:	091b      	lsrs	r3, r3, #4
 8001e38:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001e3a:	4a13      	ldr	r2, [pc, #76]	; (8001e88 <DMA_CalcBaseAndBitshift+0x68>)
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	4413      	add	r3, r2
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	461a      	mov	r2, r3
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	2b03      	cmp	r3, #3
 8001e4c:	d909      	bls.n	8001e62 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001e56:	f023 0303 	bic.w	r3, r3, #3
 8001e5a:	1d1a      	adds	r2, r3, #4
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	659a      	str	r2, [r3, #88]	; 0x58
 8001e60:	e007      	b.n	8001e72 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001e6a:	f023 0303 	bic.w	r3, r3, #3
 8001e6e:	687a      	ldr	r2, [r7, #4]
 8001e70:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001e76:	4618      	mov	r0, r3
 8001e78:	3714      	adds	r7, #20
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	aaaaaaab 	.word	0xaaaaaaab
 8001e88:	08005ca4 	.word	0x08005ca4

08001e8c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e94:	2300      	movs	r3, #0
 8001e96:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e9c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	699b      	ldr	r3, [r3, #24]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d11f      	bne.n	8001ee6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	2b03      	cmp	r3, #3
 8001eaa:	d856      	bhi.n	8001f5a <DMA_CheckFifoParam+0xce>
 8001eac:	a201      	add	r2, pc, #4	; (adr r2, 8001eb4 <DMA_CheckFifoParam+0x28>)
 8001eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001eb2:	bf00      	nop
 8001eb4:	08001ec5 	.word	0x08001ec5
 8001eb8:	08001ed7 	.word	0x08001ed7
 8001ebc:	08001ec5 	.word	0x08001ec5
 8001ec0:	08001f5b 	.word	0x08001f5b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d046      	beq.n	8001f5e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ed4:	e043      	b.n	8001f5e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eda:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001ede:	d140      	bne.n	8001f62 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001ee4:	e03d      	b.n	8001f62 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001eee:	d121      	bne.n	8001f34 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	2b03      	cmp	r3, #3
 8001ef4:	d837      	bhi.n	8001f66 <DMA_CheckFifoParam+0xda>
 8001ef6:	a201      	add	r2, pc, #4	; (adr r2, 8001efc <DMA_CheckFifoParam+0x70>)
 8001ef8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001efc:	08001f0d 	.word	0x08001f0d
 8001f00:	08001f13 	.word	0x08001f13
 8001f04:	08001f0d 	.word	0x08001f0d
 8001f08:	08001f25 	.word	0x08001f25
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	73fb      	strb	r3, [r7, #15]
      break;
 8001f10:	e030      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d025      	beq.n	8001f6a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f22:	e022      	b.n	8001f6a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f28:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001f2c:	d11f      	bne.n	8001f6e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001f32:	e01c      	b.n	8001f6e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001f34:	68bb      	ldr	r3, [r7, #8]
 8001f36:	2b02      	cmp	r3, #2
 8001f38:	d903      	bls.n	8001f42 <DMA_CheckFifoParam+0xb6>
 8001f3a:	68bb      	ldr	r3, [r7, #8]
 8001f3c:	2b03      	cmp	r3, #3
 8001f3e:	d003      	beq.n	8001f48 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001f40:	e018      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	73fb      	strb	r3, [r7, #15]
      break;
 8001f46:	e015      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f4c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d00e      	beq.n	8001f72 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	73fb      	strb	r3, [r7, #15]
      break;
 8001f58:	e00b      	b.n	8001f72 <DMA_CheckFifoParam+0xe6>
      break;
 8001f5a:	bf00      	nop
 8001f5c:	e00a      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;
 8001f5e:	bf00      	nop
 8001f60:	e008      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;
 8001f62:	bf00      	nop
 8001f64:	e006      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;
 8001f66:	bf00      	nop
 8001f68:	e004      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;
 8001f6a:	bf00      	nop
 8001f6c:	e002      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;   
 8001f6e:	bf00      	nop
 8001f70:	e000      	b.n	8001f74 <DMA_CheckFifoParam+0xe8>
      break;
 8001f72:	bf00      	nop
    }
  } 
  
  return status; 
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f76:	4618      	mov	r0, r3
 8001f78:	3714      	adds	r7, #20
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop

08001f84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b089      	sub	sp, #36	; 0x24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
 8001f8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001f92:	2300      	movs	r3, #0
 8001f94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001f96:	2300      	movs	r3, #0
 8001f98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	61fb      	str	r3, [r7, #28]
 8001f9e:	e165      	b.n	800226c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001fa0:	2201      	movs	r2, #1
 8001fa2:	69fb      	ldr	r3, [r7, #28]
 8001fa4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fa8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	429a      	cmp	r2, r3
 8001fba:	f040 8154 	bne.w	8002266 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	685b      	ldr	r3, [r3, #4]
 8001fc2:	f003 0303 	and.w	r3, r3, #3
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d005      	beq.n	8001fd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	685b      	ldr	r3, [r3, #4]
 8001fce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001fd2:	2b02      	cmp	r3, #2
 8001fd4:	d130      	bne.n	8002038 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	689b      	ldr	r3, [r3, #8]
 8001fda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	005b      	lsls	r3, r3, #1
 8001fe0:	2203      	movs	r2, #3
 8001fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe6:	43db      	mvns	r3, r3
 8001fe8:	69ba      	ldr	r2, [r7, #24]
 8001fea:	4013      	ands	r3, r2
 8001fec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	68da      	ldr	r2, [r3, #12]
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	005b      	lsls	r3, r3, #1
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	69ba      	ldr	r2, [r7, #24]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	69ba      	ldr	r2, [r7, #24]
 8002004:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800200c:	2201      	movs	r2, #1
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	fa02 f303 	lsl.w	r3, r2, r3
 8002014:	43db      	mvns	r3, r3
 8002016:	69ba      	ldr	r2, [r7, #24]
 8002018:	4013      	ands	r3, r2
 800201a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	091b      	lsrs	r3, r3, #4
 8002022:	f003 0201 	and.w	r2, r3, #1
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	fa02 f303 	lsl.w	r3, r2, r3
 800202c:	69ba      	ldr	r2, [r7, #24]
 800202e:	4313      	orrs	r3, r2
 8002030:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	69ba      	ldr	r2, [r7, #24]
 8002036:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	f003 0303 	and.w	r3, r3, #3
 8002040:	2b03      	cmp	r3, #3
 8002042:	d017      	beq.n	8002074 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800204a:	69fb      	ldr	r3, [r7, #28]
 800204c:	005b      	lsls	r3, r3, #1
 800204e:	2203      	movs	r2, #3
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	43db      	mvns	r3, r3
 8002056:	69ba      	ldr	r2, [r7, #24]
 8002058:	4013      	ands	r3, r2
 800205a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	689a      	ldr	r2, [r3, #8]
 8002060:	69fb      	ldr	r3, [r7, #28]
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	fa02 f303 	lsl.w	r3, r2, r3
 8002068:	69ba      	ldr	r2, [r7, #24]
 800206a:	4313      	orrs	r3, r2
 800206c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	69ba      	ldr	r2, [r7, #24]
 8002072:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	685b      	ldr	r3, [r3, #4]
 8002078:	f003 0303 	and.w	r3, r3, #3
 800207c:	2b02      	cmp	r3, #2
 800207e:	d123      	bne.n	80020c8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002080:	69fb      	ldr	r3, [r7, #28]
 8002082:	08da      	lsrs	r2, r3, #3
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	3208      	adds	r2, #8
 8002088:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800208c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800208e:	69fb      	ldr	r3, [r7, #28]
 8002090:	f003 0307 	and.w	r3, r3, #7
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	220f      	movs	r2, #15
 8002098:	fa02 f303 	lsl.w	r3, r2, r3
 800209c:	43db      	mvns	r3, r3
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	4013      	ands	r3, r2
 80020a2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	691a      	ldr	r2, [r3, #16]
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	f003 0307 	and.w	r3, r3, #7
 80020ae:	009b      	lsls	r3, r3, #2
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	69ba      	ldr	r2, [r7, #24]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	08da      	lsrs	r2, r3, #3
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	3208      	adds	r2, #8
 80020c2:	69b9      	ldr	r1, [r7, #24]
 80020c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	2203      	movs	r2, #3
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	69ba      	ldr	r2, [r7, #24]
 80020dc:	4013      	ands	r3, r2
 80020de:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	685b      	ldr	r3, [r3, #4]
 80020e4:	f003 0203 	and.w	r2, r3, #3
 80020e8:	69fb      	ldr	r3, [r7, #28]
 80020ea:	005b      	lsls	r3, r3, #1
 80020ec:	fa02 f303 	lsl.w	r3, r2, r3
 80020f0:	69ba      	ldr	r2, [r7, #24]
 80020f2:	4313      	orrs	r3, r2
 80020f4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	69ba      	ldr	r2, [r7, #24]
 80020fa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	685b      	ldr	r3, [r3, #4]
 8002100:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 80ae 	beq.w	8002266 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210a:	2300      	movs	r3, #0
 800210c:	60fb      	str	r3, [r7, #12]
 800210e:	4b5d      	ldr	r3, [pc, #372]	; (8002284 <HAL_GPIO_Init+0x300>)
 8002110:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002112:	4a5c      	ldr	r2, [pc, #368]	; (8002284 <HAL_GPIO_Init+0x300>)
 8002114:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002118:	6453      	str	r3, [r2, #68]	; 0x44
 800211a:	4b5a      	ldr	r3, [pc, #360]	; (8002284 <HAL_GPIO_Init+0x300>)
 800211c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800211e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002122:	60fb      	str	r3, [r7, #12]
 8002124:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002126:	4a58      	ldr	r2, [pc, #352]	; (8002288 <HAL_GPIO_Init+0x304>)
 8002128:	69fb      	ldr	r3, [r7, #28]
 800212a:	089b      	lsrs	r3, r3, #2
 800212c:	3302      	adds	r3, #2
 800212e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002132:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002134:	69fb      	ldr	r3, [r7, #28]
 8002136:	f003 0303 	and.w	r3, r3, #3
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	220f      	movs	r2, #15
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43db      	mvns	r3, r3
 8002144:	69ba      	ldr	r2, [r7, #24]
 8002146:	4013      	ands	r3, r2
 8002148:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4a4f      	ldr	r2, [pc, #316]	; (800228c <HAL_GPIO_Init+0x308>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d025      	beq.n	800219e <HAL_GPIO_Init+0x21a>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	4a4e      	ldr	r2, [pc, #312]	; (8002290 <HAL_GPIO_Init+0x30c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d01f      	beq.n	800219a <HAL_GPIO_Init+0x216>
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4a4d      	ldr	r2, [pc, #308]	; (8002294 <HAL_GPIO_Init+0x310>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d019      	beq.n	8002196 <HAL_GPIO_Init+0x212>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	4a4c      	ldr	r2, [pc, #304]	; (8002298 <HAL_GPIO_Init+0x314>)
 8002166:	4293      	cmp	r3, r2
 8002168:	d013      	beq.n	8002192 <HAL_GPIO_Init+0x20e>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	4a4b      	ldr	r2, [pc, #300]	; (800229c <HAL_GPIO_Init+0x318>)
 800216e:	4293      	cmp	r3, r2
 8002170:	d00d      	beq.n	800218e <HAL_GPIO_Init+0x20a>
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	4a4a      	ldr	r2, [pc, #296]	; (80022a0 <HAL_GPIO_Init+0x31c>)
 8002176:	4293      	cmp	r3, r2
 8002178:	d007      	beq.n	800218a <HAL_GPIO_Init+0x206>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	4a49      	ldr	r2, [pc, #292]	; (80022a4 <HAL_GPIO_Init+0x320>)
 800217e:	4293      	cmp	r3, r2
 8002180:	d101      	bne.n	8002186 <HAL_GPIO_Init+0x202>
 8002182:	2306      	movs	r3, #6
 8002184:	e00c      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 8002186:	2307      	movs	r3, #7
 8002188:	e00a      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 800218a:	2305      	movs	r3, #5
 800218c:	e008      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 800218e:	2304      	movs	r3, #4
 8002190:	e006      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 8002192:	2303      	movs	r3, #3
 8002194:	e004      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 8002196:	2302      	movs	r3, #2
 8002198:	e002      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 800219a:	2301      	movs	r3, #1
 800219c:	e000      	b.n	80021a0 <HAL_GPIO_Init+0x21c>
 800219e:	2300      	movs	r3, #0
 80021a0:	69fa      	ldr	r2, [r7, #28]
 80021a2:	f002 0203 	and.w	r2, r2, #3
 80021a6:	0092      	lsls	r2, r2, #2
 80021a8:	4093      	lsls	r3, r2
 80021aa:	69ba      	ldr	r2, [r7, #24]
 80021ac:	4313      	orrs	r3, r2
 80021ae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80021b0:	4935      	ldr	r1, [pc, #212]	; (8002288 <HAL_GPIO_Init+0x304>)
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	089b      	lsrs	r3, r3, #2
 80021b6:	3302      	adds	r3, #2
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80021be:	4b3a      	ldr	r3, [pc, #232]	; (80022a8 <HAL_GPIO_Init+0x324>)
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	43db      	mvns	r3, r3
 80021c8:	69ba      	ldr	r2, [r7, #24]
 80021ca:	4013      	ands	r3, r2
 80021cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	685b      	ldr	r3, [r3, #4]
 80021d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80021da:	69ba      	ldr	r2, [r7, #24]
 80021dc:	693b      	ldr	r3, [r7, #16]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80021e2:	4a31      	ldr	r2, [pc, #196]	; (80022a8 <HAL_GPIO_Init+0x324>)
 80021e4:	69bb      	ldr	r3, [r7, #24]
 80021e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80021e8:	4b2f      	ldr	r3, [pc, #188]	; (80022a8 <HAL_GPIO_Init+0x324>)
 80021ea:	68db      	ldr	r3, [r3, #12]
 80021ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	43db      	mvns	r3, r3
 80021f2:	69ba      	ldr	r2, [r7, #24]
 80021f4:	4013      	ands	r3, r2
 80021f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002200:	2b00      	cmp	r3, #0
 8002202:	d003      	beq.n	800220c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002204:	69ba      	ldr	r2, [r7, #24]
 8002206:	693b      	ldr	r3, [r7, #16]
 8002208:	4313      	orrs	r3, r2
 800220a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800220c:	4a26      	ldr	r2, [pc, #152]	; (80022a8 <HAL_GPIO_Init+0x324>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002212:	4b25      	ldr	r3, [pc, #148]	; (80022a8 <HAL_GPIO_Init+0x324>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	43db      	mvns	r3, r3
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	4013      	ands	r3, r2
 8002220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
 8002226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800222a:	2b00      	cmp	r3, #0
 800222c:	d003      	beq.n	8002236 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800222e:	69ba      	ldr	r2, [r7, #24]
 8002230:	693b      	ldr	r3, [r7, #16]
 8002232:	4313      	orrs	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002236:	4a1c      	ldr	r2, [pc, #112]	; (80022a8 <HAL_GPIO_Init+0x324>)
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800223c:	4b1a      	ldr	r3, [pc, #104]	; (80022a8 <HAL_GPIO_Init+0x324>)
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	43db      	mvns	r3, r3
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4013      	ands	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d003      	beq.n	8002260 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002258:	69ba      	ldr	r2, [r7, #24]
 800225a:	693b      	ldr	r3, [r7, #16]
 800225c:	4313      	orrs	r3, r2
 800225e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002260:	4a11      	ldr	r2, [pc, #68]	; (80022a8 <HAL_GPIO_Init+0x324>)
 8002262:	69bb      	ldr	r3, [r7, #24]
 8002264:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	3301      	adds	r3, #1
 800226a:	61fb      	str	r3, [r7, #28]
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	2b0f      	cmp	r3, #15
 8002270:	f67f ae96 	bls.w	8001fa0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002274:	bf00      	nop
 8002276:	bf00      	nop
 8002278:	3724      	adds	r7, #36	; 0x24
 800227a:	46bd      	mov	sp, r7
 800227c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002280:	4770      	bx	lr
 8002282:	bf00      	nop
 8002284:	40023800 	.word	0x40023800
 8002288:	40013800 	.word	0x40013800
 800228c:	40020000 	.word	0x40020000
 8002290:	40020400 	.word	0x40020400
 8002294:	40020800 	.word	0x40020800
 8002298:	40020c00 	.word	0x40020c00
 800229c:	40021000 	.word	0x40021000
 80022a0:	40021400 	.word	0x40021400
 80022a4:	40021800 	.word	0x40021800
 80022a8:	40013c00 	.word	0x40013c00

080022ac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
 80022b4:	460b      	mov	r3, r1
 80022b6:	807b      	strh	r3, [r7, #2]
 80022b8:	4613      	mov	r3, r2
 80022ba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80022bc:	787b      	ldrb	r3, [r7, #1]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d003      	beq.n	80022ca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022c2:	887a      	ldrh	r2, [r7, #2]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80022c8:	e003      	b.n	80022d2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80022ca:	887b      	ldrh	r3, [r7, #2]
 80022cc:	041a      	lsls	r2, r3, #16
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	619a      	str	r2, [r3, #24]
}
 80022d2:	bf00      	nop
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr

080022de <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80022de:	b480      	push	{r7}
 80022e0:	b085      	sub	sp, #20
 80022e2:	af00      	add	r7, sp, #0
 80022e4:	6078      	str	r0, [r7, #4]
 80022e6:	460b      	mov	r3, r1
 80022e8:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	695b      	ldr	r3, [r3, #20]
 80022ee:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80022f0:	887a      	ldrh	r2, [r7, #2]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	4013      	ands	r3, r2
 80022f6:	041a      	lsls	r2, r3, #16
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	43d9      	mvns	r1, r3
 80022fc:	887b      	ldrh	r3, [r7, #2]
 80022fe:	400b      	ands	r3, r1
 8002300:	431a      	orrs	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	619a      	str	r2, [r3, #24]
}
 8002306:	bf00      	nop
 8002308:	3714      	adds	r7, #20
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr
	...

08002314 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b082      	sub	sp, #8
 8002318:	af00      	add	r7, sp, #0
 800231a:	4603      	mov	r3, r0
 800231c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800231e:	4b08      	ldr	r3, [pc, #32]	; (8002340 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002320:	695a      	ldr	r2, [r3, #20]
 8002322:	88fb      	ldrh	r3, [r7, #6]
 8002324:	4013      	ands	r3, r2
 8002326:	2b00      	cmp	r3, #0
 8002328:	d006      	beq.n	8002338 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800232a:	4a05      	ldr	r2, [pc, #20]	; (8002340 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800232c:	88fb      	ldrh	r3, [r7, #6]
 800232e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002330:	88fb      	ldrh	r3, [r7, #6]
 8002332:	4618      	mov	r0, r3
 8002334:	f7fe fb8c 	bl	8000a50 <HAL_GPIO_EXTI_Callback>
  }
}
 8002338:	bf00      	nop
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	40013c00 	.word	0x40013c00

08002344 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d101      	bne.n	8002358 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e0cc      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002358:	4b68      	ldr	r3, [pc, #416]	; (80024fc <HAL_RCC_ClockConfig+0x1b8>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 030f 	and.w	r3, r3, #15
 8002360:	683a      	ldr	r2, [r7, #0]
 8002362:	429a      	cmp	r2, r3
 8002364:	d90c      	bls.n	8002380 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002366:	4b65      	ldr	r3, [pc, #404]	; (80024fc <HAL_RCC_ClockConfig+0x1b8>)
 8002368:	683a      	ldr	r2, [r7, #0]
 800236a:	b2d2      	uxtb	r2, r2
 800236c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800236e:	4b63      	ldr	r3, [pc, #396]	; (80024fc <HAL_RCC_ClockConfig+0x1b8>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 030f 	and.w	r3, r3, #15
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	429a      	cmp	r2, r3
 800237a:	d001      	beq.n	8002380 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800237c:	2301      	movs	r3, #1
 800237e:	e0b8      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d020      	beq.n	80023ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f003 0304 	and.w	r3, r3, #4
 8002394:	2b00      	cmp	r3, #0
 8002396:	d005      	beq.n	80023a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002398:	4b59      	ldr	r3, [pc, #356]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	4a58      	ldr	r2, [pc, #352]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 800239e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80023a2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	f003 0308 	and.w	r3, r3, #8
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d005      	beq.n	80023bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023b0:	4b53      	ldr	r3, [pc, #332]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 80023b2:	689b      	ldr	r3, [r3, #8]
 80023b4:	4a52      	ldr	r2, [pc, #328]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 80023b6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80023ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023bc:	4b50      	ldr	r3, [pc, #320]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 80023be:	689b      	ldr	r3, [r3, #8]
 80023c0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	689b      	ldr	r3, [r3, #8]
 80023c8:	494d      	ldr	r1, [pc, #308]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 80023ca:	4313      	orrs	r3, r2
 80023cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0301 	and.w	r3, r3, #1
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d044      	beq.n	8002464 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d107      	bne.n	80023f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023e2:	4b47      	ldr	r3, [pc, #284]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d119      	bne.n	8002422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e07f      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d003      	beq.n	8002402 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80023fe:	2b03      	cmp	r3, #3
 8002400:	d107      	bne.n	8002412 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002402:	4b3f      	ldr	r3, [pc, #252]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d109      	bne.n	8002422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e06f      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002412:	4b3b      	ldr	r3, [pc, #236]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e067      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002422:	4b37      	ldr	r3, [pc, #220]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 8002424:	689b      	ldr	r3, [r3, #8]
 8002426:	f023 0203 	bic.w	r2, r3, #3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	4934      	ldr	r1, [pc, #208]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 8002430:	4313      	orrs	r3, r2
 8002432:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002434:	f7ff f862 	bl	80014fc <HAL_GetTick>
 8002438:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800243a:	e00a      	b.n	8002452 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800243c:	f7ff f85e 	bl	80014fc <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	f241 3288 	movw	r2, #5000	; 0x1388
 800244a:	4293      	cmp	r3, r2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e04f      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002452:	4b2b      	ldr	r3, [pc, #172]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f003 020c 	and.w	r2, r3, #12
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	429a      	cmp	r2, r3
 8002462:	d1eb      	bne.n	800243c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002464:	4b25      	ldr	r3, [pc, #148]	; (80024fc <HAL_RCC_ClockConfig+0x1b8>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 030f 	and.w	r3, r3, #15
 800246c:	683a      	ldr	r2, [r7, #0]
 800246e:	429a      	cmp	r2, r3
 8002470:	d20c      	bcs.n	800248c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002472:	4b22      	ldr	r3, [pc, #136]	; (80024fc <HAL_RCC_ClockConfig+0x1b8>)
 8002474:	683a      	ldr	r2, [r7, #0]
 8002476:	b2d2      	uxtb	r2, r2
 8002478:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800247a:	4b20      	ldr	r3, [pc, #128]	; (80024fc <HAL_RCC_ClockConfig+0x1b8>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f003 030f 	and.w	r3, r3, #15
 8002482:	683a      	ldr	r2, [r7, #0]
 8002484:	429a      	cmp	r2, r3
 8002486:	d001      	beq.n	800248c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002488:	2301      	movs	r3, #1
 800248a:	e032      	b.n	80024f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0304 	and.w	r3, r3, #4
 8002494:	2b00      	cmp	r3, #0
 8002496:	d008      	beq.n	80024aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002498:	4b19      	ldr	r3, [pc, #100]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	4916      	ldr	r1, [pc, #88]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 80024a6:	4313      	orrs	r3, r2
 80024a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0308 	and.w	r3, r3, #8
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d009      	beq.n	80024ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024b6:	4b12      	ldr	r3, [pc, #72]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 80024b8:	689b      	ldr	r3, [r3, #8]
 80024ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	691b      	ldr	r3, [r3, #16]
 80024c2:	00db      	lsls	r3, r3, #3
 80024c4:	490e      	ldr	r1, [pc, #56]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 80024c6:	4313      	orrs	r3, r2
 80024c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80024ca:	f000 f855 	bl	8002578 <HAL_RCC_GetSysClockFreq>
 80024ce:	4602      	mov	r2, r0
 80024d0:	4b0b      	ldr	r3, [pc, #44]	; (8002500 <HAL_RCC_ClockConfig+0x1bc>)
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	091b      	lsrs	r3, r3, #4
 80024d6:	f003 030f 	and.w	r3, r3, #15
 80024da:	490a      	ldr	r1, [pc, #40]	; (8002504 <HAL_RCC_ClockConfig+0x1c0>)
 80024dc:	5ccb      	ldrb	r3, [r1, r3]
 80024de:	fa22 f303 	lsr.w	r3, r2, r3
 80024e2:	4a09      	ldr	r2, [pc, #36]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80024e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80024e6:	4b09      	ldr	r3, [pc, #36]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7fe ffc2 	bl	8001474 <HAL_InitTick>

  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}
 80024fa:	bf00      	nop
 80024fc:	40023c00 	.word	0x40023c00
 8002500:	40023800 	.word	0x40023800
 8002504:	08005c8c 	.word	0x08005c8c
 8002508:	200000a4 	.word	0x200000a4
 800250c:	2000010c 	.word	0x2000010c

08002510 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002514:	4b03      	ldr	r3, [pc, #12]	; (8002524 <HAL_RCC_GetHCLKFreq+0x14>)
 8002516:	681b      	ldr	r3, [r3, #0]
}
 8002518:	4618      	mov	r0, r3
 800251a:	46bd      	mov	sp, r7
 800251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002520:	4770      	bx	lr
 8002522:	bf00      	nop
 8002524:	200000a4 	.word	0x200000a4

08002528 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800252c:	f7ff fff0 	bl	8002510 <HAL_RCC_GetHCLKFreq>
 8002530:	4602      	mov	r2, r0
 8002532:	4b05      	ldr	r3, [pc, #20]	; (8002548 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	0a9b      	lsrs	r3, r3, #10
 8002538:	f003 0307 	and.w	r3, r3, #7
 800253c:	4903      	ldr	r1, [pc, #12]	; (800254c <HAL_RCC_GetPCLK1Freq+0x24>)
 800253e:	5ccb      	ldrb	r3, [r1, r3]
 8002540:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002544:	4618      	mov	r0, r3
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40023800 	.word	0x40023800
 800254c:	08005c9c 	.word	0x08005c9c

08002550 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002554:	f7ff ffdc 	bl	8002510 <HAL_RCC_GetHCLKFreq>
 8002558:	4602      	mov	r2, r0
 800255a:	4b05      	ldr	r3, [pc, #20]	; (8002570 <HAL_RCC_GetPCLK2Freq+0x20>)
 800255c:	689b      	ldr	r3, [r3, #8]
 800255e:	0b5b      	lsrs	r3, r3, #13
 8002560:	f003 0307 	and.w	r3, r3, #7
 8002564:	4903      	ldr	r1, [pc, #12]	; (8002574 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002566:	5ccb      	ldrb	r3, [r1, r3]
 8002568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800256c:	4618      	mov	r0, r3
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40023800 	.word	0x40023800
 8002574:	08005c9c 	.word	0x08005c9c

08002578 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002578:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800257c:	b0ae      	sub	sp, #184	; 0xb8
 800257e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8002586:	2300      	movs	r3, #0
 8002588:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800258c:	2300      	movs	r3, #0
 800258e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8002592:	2300      	movs	r3, #0
 8002594:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8002598:	2300      	movs	r3, #0
 800259a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800259e:	4bcb      	ldr	r3, [pc, #812]	; (80028cc <HAL_RCC_GetSysClockFreq+0x354>)
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f003 030c 	and.w	r3, r3, #12
 80025a6:	2b0c      	cmp	r3, #12
 80025a8:	f200 8206 	bhi.w	80029b8 <HAL_RCC_GetSysClockFreq+0x440>
 80025ac:	a201      	add	r2, pc, #4	; (adr r2, 80025b4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80025ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80025b2:	bf00      	nop
 80025b4:	080025e9 	.word	0x080025e9
 80025b8:	080029b9 	.word	0x080029b9
 80025bc:	080029b9 	.word	0x080029b9
 80025c0:	080029b9 	.word	0x080029b9
 80025c4:	080025f1 	.word	0x080025f1
 80025c8:	080029b9 	.word	0x080029b9
 80025cc:	080029b9 	.word	0x080029b9
 80025d0:	080029b9 	.word	0x080029b9
 80025d4:	080025f9 	.word	0x080025f9
 80025d8:	080029b9 	.word	0x080029b9
 80025dc:	080029b9 	.word	0x080029b9
 80025e0:	080029b9 	.word	0x080029b9
 80025e4:	080027e9 	.word	0x080027e9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025e8:	4bb9      	ldr	r3, [pc, #740]	; (80028d0 <HAL_RCC_GetSysClockFreq+0x358>)
 80025ea:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80025ee:	e1e7      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025f0:	4bb8      	ldr	r3, [pc, #736]	; (80028d4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80025f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80025f6:	e1e3      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025f8:	4bb4      	ldr	r3, [pc, #720]	; (80028cc <HAL_RCC_GetSysClockFreq+0x354>)
 80025fa:	685b      	ldr	r3, [r3, #4]
 80025fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002600:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002604:	4bb1      	ldr	r3, [pc, #708]	; (80028cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800260c:	2b00      	cmp	r3, #0
 800260e:	d071      	beq.n	80026f4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002610:	4bae      	ldr	r3, [pc, #696]	; (80028cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002612:	685b      	ldr	r3, [r3, #4]
 8002614:	099b      	lsrs	r3, r3, #6
 8002616:	2200      	movs	r2, #0
 8002618:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800261c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8002620:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002624:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002628:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800262c:	2300      	movs	r3, #0
 800262e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002632:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002636:	4622      	mov	r2, r4
 8002638:	462b      	mov	r3, r5
 800263a:	f04f 0000 	mov.w	r0, #0
 800263e:	f04f 0100 	mov.w	r1, #0
 8002642:	0159      	lsls	r1, r3, #5
 8002644:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002648:	0150      	lsls	r0, r2, #5
 800264a:	4602      	mov	r2, r0
 800264c:	460b      	mov	r3, r1
 800264e:	4621      	mov	r1, r4
 8002650:	1a51      	subs	r1, r2, r1
 8002652:	6439      	str	r1, [r7, #64]	; 0x40
 8002654:	4629      	mov	r1, r5
 8002656:	eb63 0301 	sbc.w	r3, r3, r1
 800265a:	647b      	str	r3, [r7, #68]	; 0x44
 800265c:	f04f 0200 	mov.w	r2, #0
 8002660:	f04f 0300 	mov.w	r3, #0
 8002664:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8002668:	4649      	mov	r1, r9
 800266a:	018b      	lsls	r3, r1, #6
 800266c:	4641      	mov	r1, r8
 800266e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002672:	4641      	mov	r1, r8
 8002674:	018a      	lsls	r2, r1, #6
 8002676:	4641      	mov	r1, r8
 8002678:	1a51      	subs	r1, r2, r1
 800267a:	63b9      	str	r1, [r7, #56]	; 0x38
 800267c:	4649      	mov	r1, r9
 800267e:	eb63 0301 	sbc.w	r3, r3, r1
 8002682:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002684:	f04f 0200 	mov.w	r2, #0
 8002688:	f04f 0300 	mov.w	r3, #0
 800268c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8002690:	4649      	mov	r1, r9
 8002692:	00cb      	lsls	r3, r1, #3
 8002694:	4641      	mov	r1, r8
 8002696:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800269a:	4641      	mov	r1, r8
 800269c:	00ca      	lsls	r2, r1, #3
 800269e:	4610      	mov	r0, r2
 80026a0:	4619      	mov	r1, r3
 80026a2:	4603      	mov	r3, r0
 80026a4:	4622      	mov	r2, r4
 80026a6:	189b      	adds	r3, r3, r2
 80026a8:	633b      	str	r3, [r7, #48]	; 0x30
 80026aa:	462b      	mov	r3, r5
 80026ac:	460a      	mov	r2, r1
 80026ae:	eb42 0303 	adc.w	r3, r2, r3
 80026b2:	637b      	str	r3, [r7, #52]	; 0x34
 80026b4:	f04f 0200 	mov.w	r2, #0
 80026b8:	f04f 0300 	mov.w	r3, #0
 80026bc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80026c0:	4629      	mov	r1, r5
 80026c2:	024b      	lsls	r3, r1, #9
 80026c4:	4621      	mov	r1, r4
 80026c6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80026ca:	4621      	mov	r1, r4
 80026cc:	024a      	lsls	r2, r1, #9
 80026ce:	4610      	mov	r0, r2
 80026d0:	4619      	mov	r1, r3
 80026d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80026d6:	2200      	movs	r2, #0
 80026d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80026dc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80026e0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80026e4:	f7fd fd8e 	bl	8000204 <__aeabi_uldivmod>
 80026e8:	4602      	mov	r2, r0
 80026ea:	460b      	mov	r3, r1
 80026ec:	4613      	mov	r3, r2
 80026ee:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80026f2:	e067      	b.n	80027c4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80026f4:	4b75      	ldr	r3, [pc, #468]	; (80028cc <HAL_RCC_GetSysClockFreq+0x354>)
 80026f6:	685b      	ldr	r3, [r3, #4]
 80026f8:	099b      	lsrs	r3, r3, #6
 80026fa:	2200      	movs	r2, #0
 80026fc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002700:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8002704:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002708:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800270c:	67bb      	str	r3, [r7, #120]	; 0x78
 800270e:	2300      	movs	r3, #0
 8002710:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002712:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8002716:	4622      	mov	r2, r4
 8002718:	462b      	mov	r3, r5
 800271a:	f04f 0000 	mov.w	r0, #0
 800271e:	f04f 0100 	mov.w	r1, #0
 8002722:	0159      	lsls	r1, r3, #5
 8002724:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002728:	0150      	lsls	r0, r2, #5
 800272a:	4602      	mov	r2, r0
 800272c:	460b      	mov	r3, r1
 800272e:	4621      	mov	r1, r4
 8002730:	1a51      	subs	r1, r2, r1
 8002732:	62b9      	str	r1, [r7, #40]	; 0x28
 8002734:	4629      	mov	r1, r5
 8002736:	eb63 0301 	sbc.w	r3, r3, r1
 800273a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800273c:	f04f 0200 	mov.w	r2, #0
 8002740:	f04f 0300 	mov.w	r3, #0
 8002744:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8002748:	4649      	mov	r1, r9
 800274a:	018b      	lsls	r3, r1, #6
 800274c:	4641      	mov	r1, r8
 800274e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002752:	4641      	mov	r1, r8
 8002754:	018a      	lsls	r2, r1, #6
 8002756:	4641      	mov	r1, r8
 8002758:	ebb2 0a01 	subs.w	sl, r2, r1
 800275c:	4649      	mov	r1, r9
 800275e:	eb63 0b01 	sbc.w	fp, r3, r1
 8002762:	f04f 0200 	mov.w	r2, #0
 8002766:	f04f 0300 	mov.w	r3, #0
 800276a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800276e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002772:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002776:	4692      	mov	sl, r2
 8002778:	469b      	mov	fp, r3
 800277a:	4623      	mov	r3, r4
 800277c:	eb1a 0303 	adds.w	r3, sl, r3
 8002780:	623b      	str	r3, [r7, #32]
 8002782:	462b      	mov	r3, r5
 8002784:	eb4b 0303 	adc.w	r3, fp, r3
 8002788:	627b      	str	r3, [r7, #36]	; 0x24
 800278a:	f04f 0200 	mov.w	r2, #0
 800278e:	f04f 0300 	mov.w	r3, #0
 8002792:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002796:	4629      	mov	r1, r5
 8002798:	028b      	lsls	r3, r1, #10
 800279a:	4621      	mov	r1, r4
 800279c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80027a0:	4621      	mov	r1, r4
 80027a2:	028a      	lsls	r2, r1, #10
 80027a4:	4610      	mov	r0, r2
 80027a6:	4619      	mov	r1, r3
 80027a8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80027ac:	2200      	movs	r2, #0
 80027ae:	673b      	str	r3, [r7, #112]	; 0x70
 80027b0:	677a      	str	r2, [r7, #116]	; 0x74
 80027b2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80027b6:	f7fd fd25 	bl	8000204 <__aeabi_uldivmod>
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4613      	mov	r3, r2
 80027c0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80027c4:	4b41      	ldr	r3, [pc, #260]	; (80028cc <HAL_RCC_GetSysClockFreq+0x354>)
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	0c1b      	lsrs	r3, r3, #16
 80027ca:	f003 0303 	and.w	r3, r3, #3
 80027ce:	3301      	adds	r3, #1
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80027d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80027da:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80027de:	fbb2 f3f3 	udiv	r3, r2, r3
 80027e2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80027e6:	e0eb      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027e8:	4b38      	ldr	r3, [pc, #224]	; (80028cc <HAL_RCC_GetSysClockFreq+0x354>)
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027f0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80027f4:	4b35      	ldr	r3, [pc, #212]	; (80028cc <HAL_RCC_GetSysClockFreq+0x354>)
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d06b      	beq.n	80028d8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002800:	4b32      	ldr	r3, [pc, #200]	; (80028cc <HAL_RCC_GetSysClockFreq+0x354>)
 8002802:	685b      	ldr	r3, [r3, #4]
 8002804:	099b      	lsrs	r3, r3, #6
 8002806:	2200      	movs	r2, #0
 8002808:	66bb      	str	r3, [r7, #104]	; 0x68
 800280a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800280c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800280e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002812:	663b      	str	r3, [r7, #96]	; 0x60
 8002814:	2300      	movs	r3, #0
 8002816:	667b      	str	r3, [r7, #100]	; 0x64
 8002818:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800281c:	4622      	mov	r2, r4
 800281e:	462b      	mov	r3, r5
 8002820:	f04f 0000 	mov.w	r0, #0
 8002824:	f04f 0100 	mov.w	r1, #0
 8002828:	0159      	lsls	r1, r3, #5
 800282a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800282e:	0150      	lsls	r0, r2, #5
 8002830:	4602      	mov	r2, r0
 8002832:	460b      	mov	r3, r1
 8002834:	4621      	mov	r1, r4
 8002836:	1a51      	subs	r1, r2, r1
 8002838:	61b9      	str	r1, [r7, #24]
 800283a:	4629      	mov	r1, r5
 800283c:	eb63 0301 	sbc.w	r3, r3, r1
 8002840:	61fb      	str	r3, [r7, #28]
 8002842:	f04f 0200 	mov.w	r2, #0
 8002846:	f04f 0300 	mov.w	r3, #0
 800284a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800284e:	4659      	mov	r1, fp
 8002850:	018b      	lsls	r3, r1, #6
 8002852:	4651      	mov	r1, sl
 8002854:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002858:	4651      	mov	r1, sl
 800285a:	018a      	lsls	r2, r1, #6
 800285c:	4651      	mov	r1, sl
 800285e:	ebb2 0801 	subs.w	r8, r2, r1
 8002862:	4659      	mov	r1, fp
 8002864:	eb63 0901 	sbc.w	r9, r3, r1
 8002868:	f04f 0200 	mov.w	r2, #0
 800286c:	f04f 0300 	mov.w	r3, #0
 8002870:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002874:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002878:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800287c:	4690      	mov	r8, r2
 800287e:	4699      	mov	r9, r3
 8002880:	4623      	mov	r3, r4
 8002882:	eb18 0303 	adds.w	r3, r8, r3
 8002886:	613b      	str	r3, [r7, #16]
 8002888:	462b      	mov	r3, r5
 800288a:	eb49 0303 	adc.w	r3, r9, r3
 800288e:	617b      	str	r3, [r7, #20]
 8002890:	f04f 0200 	mov.w	r2, #0
 8002894:	f04f 0300 	mov.w	r3, #0
 8002898:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 800289c:	4629      	mov	r1, r5
 800289e:	024b      	lsls	r3, r1, #9
 80028a0:	4621      	mov	r1, r4
 80028a2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80028a6:	4621      	mov	r1, r4
 80028a8:	024a      	lsls	r2, r1, #9
 80028aa:	4610      	mov	r0, r2
 80028ac:	4619      	mov	r1, r3
 80028ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80028b2:	2200      	movs	r2, #0
 80028b4:	65bb      	str	r3, [r7, #88]	; 0x58
 80028b6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80028b8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80028bc:	f7fd fca2 	bl	8000204 <__aeabi_uldivmod>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
 80028c4:	4613      	mov	r3, r2
 80028c6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80028ca:	e065      	b.n	8002998 <HAL_RCC_GetSysClockFreq+0x420>
 80028cc:	40023800 	.word	0x40023800
 80028d0:	00f42400 	.word	0x00f42400
 80028d4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028d8:	4b3d      	ldr	r3, [pc, #244]	; (80029d0 <HAL_RCC_GetSysClockFreq+0x458>)
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	099b      	lsrs	r3, r3, #6
 80028de:	2200      	movs	r2, #0
 80028e0:	4618      	mov	r0, r3
 80028e2:	4611      	mov	r1, r2
 80028e4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028e8:	653b      	str	r3, [r7, #80]	; 0x50
 80028ea:	2300      	movs	r3, #0
 80028ec:	657b      	str	r3, [r7, #84]	; 0x54
 80028ee:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80028f2:	4642      	mov	r2, r8
 80028f4:	464b      	mov	r3, r9
 80028f6:	f04f 0000 	mov.w	r0, #0
 80028fa:	f04f 0100 	mov.w	r1, #0
 80028fe:	0159      	lsls	r1, r3, #5
 8002900:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002904:	0150      	lsls	r0, r2, #5
 8002906:	4602      	mov	r2, r0
 8002908:	460b      	mov	r3, r1
 800290a:	4641      	mov	r1, r8
 800290c:	1a51      	subs	r1, r2, r1
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	4649      	mov	r1, r9
 8002912:	eb63 0301 	sbc.w	r3, r3, r1
 8002916:	60fb      	str	r3, [r7, #12]
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	f04f 0300 	mov.w	r3, #0
 8002920:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8002924:	4659      	mov	r1, fp
 8002926:	018b      	lsls	r3, r1, #6
 8002928:	4651      	mov	r1, sl
 800292a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800292e:	4651      	mov	r1, sl
 8002930:	018a      	lsls	r2, r1, #6
 8002932:	4651      	mov	r1, sl
 8002934:	1a54      	subs	r4, r2, r1
 8002936:	4659      	mov	r1, fp
 8002938:	eb63 0501 	sbc.w	r5, r3, r1
 800293c:	f04f 0200 	mov.w	r2, #0
 8002940:	f04f 0300 	mov.w	r3, #0
 8002944:	00eb      	lsls	r3, r5, #3
 8002946:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800294a:	00e2      	lsls	r2, r4, #3
 800294c:	4614      	mov	r4, r2
 800294e:	461d      	mov	r5, r3
 8002950:	4643      	mov	r3, r8
 8002952:	18e3      	adds	r3, r4, r3
 8002954:	603b      	str	r3, [r7, #0]
 8002956:	464b      	mov	r3, r9
 8002958:	eb45 0303 	adc.w	r3, r5, r3
 800295c:	607b      	str	r3, [r7, #4]
 800295e:	f04f 0200 	mov.w	r2, #0
 8002962:	f04f 0300 	mov.w	r3, #0
 8002966:	e9d7 4500 	ldrd	r4, r5, [r7]
 800296a:	4629      	mov	r1, r5
 800296c:	028b      	lsls	r3, r1, #10
 800296e:	4621      	mov	r1, r4
 8002970:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002974:	4621      	mov	r1, r4
 8002976:	028a      	lsls	r2, r1, #10
 8002978:	4610      	mov	r0, r2
 800297a:	4619      	mov	r1, r3
 800297c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002980:	2200      	movs	r2, #0
 8002982:	64bb      	str	r3, [r7, #72]	; 0x48
 8002984:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002986:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800298a:	f7fd fc3b 	bl	8000204 <__aeabi_uldivmod>
 800298e:	4602      	mov	r2, r0
 8002990:	460b      	mov	r3, r1
 8002992:	4613      	mov	r3, r2
 8002994:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002998:	4b0d      	ldr	r3, [pc, #52]	; (80029d0 <HAL_RCC_GetSysClockFreq+0x458>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	0f1b      	lsrs	r3, r3, #28
 800299e:	f003 0307 	and.w	r3, r3, #7
 80029a2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80029a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80029aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80029ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80029b2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80029b6:	e003      	b.n	80029c0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80029b8:	4b06      	ldr	r3, [pc, #24]	; (80029d4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80029ba:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80029be:	bf00      	nop
    }
  }
  return sysclockfreq;
 80029c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	37b8      	adds	r7, #184	; 0xb8
 80029c8:	46bd      	mov	sp, r7
 80029ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029ce:	bf00      	nop
 80029d0:	40023800 	.word	0x40023800
 80029d4:	00f42400 	.word	0x00f42400

080029d8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	b086      	sub	sp, #24
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d101      	bne.n	80029ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029e6:	2301      	movs	r3, #1
 80029e8:	e28d      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f003 0301 	and.w	r3, r3, #1
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f000 8083 	beq.w	8002afe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80029f8:	4b94      	ldr	r3, [pc, #592]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 80029fa:	689b      	ldr	r3, [r3, #8]
 80029fc:	f003 030c 	and.w	r3, r3, #12
 8002a00:	2b04      	cmp	r3, #4
 8002a02:	d019      	beq.n	8002a38 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a04:	4b91      	ldr	r3, [pc, #580]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002a0c:	2b08      	cmp	r3, #8
 8002a0e:	d106      	bne.n	8002a1e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a10:	4b8e      	ldr	r3, [pc, #568]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a18:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a1c:	d00c      	beq.n	8002a38 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a1e:	4b8b      	ldr	r3, [pc, #556]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a20:	689b      	ldr	r3, [r3, #8]
 8002a22:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002a26:	2b0c      	cmp	r3, #12
 8002a28:	d112      	bne.n	8002a50 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a2a:	4b88      	ldr	r3, [pc, #544]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a36:	d10b      	bne.n	8002a50 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a38:	4b84      	ldr	r3, [pc, #528]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d05b      	beq.n	8002afc <HAL_RCC_OscConfig+0x124>
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d157      	bne.n	8002afc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	e25a      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	685b      	ldr	r3, [r3, #4]
 8002a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a58:	d106      	bne.n	8002a68 <HAL_RCC_OscConfig+0x90>
 8002a5a:	4b7c      	ldr	r3, [pc, #496]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a7b      	ldr	r2, [pc, #492]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a64:	6013      	str	r3, [r2, #0]
 8002a66:	e01d      	b.n	8002aa4 <HAL_RCC_OscConfig+0xcc>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002a70:	d10c      	bne.n	8002a8c <HAL_RCC_OscConfig+0xb4>
 8002a72:	4b76      	ldr	r3, [pc, #472]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4a75      	ldr	r2, [pc, #468]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002a7c:	6013      	str	r3, [r2, #0]
 8002a7e:	4b73      	ldr	r3, [pc, #460]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	4a72      	ldr	r2, [pc, #456]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002a88:	6013      	str	r3, [r2, #0]
 8002a8a:	e00b      	b.n	8002aa4 <HAL_RCC_OscConfig+0xcc>
 8002a8c:	4b6f      	ldr	r3, [pc, #444]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a6e      	ldr	r2, [pc, #440]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a96:	6013      	str	r3, [r2, #0]
 8002a98:	4b6c      	ldr	r3, [pc, #432]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a6b      	ldr	r2, [pc, #428]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002a9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002aa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d013      	beq.n	8002ad4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aac:	f7fe fd26 	bl	80014fc <HAL_GetTick>
 8002ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ab4:	f7fe fd22 	bl	80014fc <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b64      	cmp	r3, #100	; 0x64
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e21f      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002ac6:	4b61      	ldr	r3, [pc, #388]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d0f0      	beq.n	8002ab4 <HAL_RCC_OscConfig+0xdc>
 8002ad2:	e014      	b.n	8002afe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ad4:	f7fe fd12 	bl	80014fc <HAL_GetTick>
 8002ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ada:	e008      	b.n	8002aee <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002adc:	f7fe fd0e 	bl	80014fc <HAL_GetTick>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	2b64      	cmp	r3, #100	; 0x64
 8002ae8:	d901      	bls.n	8002aee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002aea:	2303      	movs	r3, #3
 8002aec:	e20b      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002aee:	4b57      	ldr	r3, [pc, #348]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d1f0      	bne.n	8002adc <HAL_RCC_OscConfig+0x104>
 8002afa:	e000      	b.n	8002afe <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002afc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	f003 0302 	and.w	r3, r3, #2
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d06f      	beq.n	8002bea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002b0a:	4b50      	ldr	r3, [pc, #320]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f003 030c 	and.w	r3, r3, #12
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d017      	beq.n	8002b46 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b16:	4b4d      	ldr	r3, [pc, #308]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002b1e:	2b08      	cmp	r3, #8
 8002b20:	d105      	bne.n	8002b2e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b22:	4b4a      	ldr	r3, [pc, #296]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d00b      	beq.n	8002b46 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b2e:	4b47      	ldr	r3, [pc, #284]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002b36:	2b0c      	cmp	r3, #12
 8002b38:	d11c      	bne.n	8002b74 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b3a:	4b44      	ldr	r3, [pc, #272]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d116      	bne.n	8002b74 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b46:	4b41      	ldr	r3, [pc, #260]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f003 0302 	and.w	r3, r3, #2
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d005      	beq.n	8002b5e <HAL_RCC_OscConfig+0x186>
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d001      	beq.n	8002b5e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e1d3      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b5e:	4b3b      	ldr	r3, [pc, #236]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	691b      	ldr	r3, [r3, #16]
 8002b6a:	00db      	lsls	r3, r3, #3
 8002b6c:	4937      	ldr	r1, [pc, #220]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b72:	e03a      	b.n	8002bea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	68db      	ldr	r3, [r3, #12]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d020      	beq.n	8002bbe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b7c:	4b34      	ldr	r3, [pc, #208]	; (8002c50 <HAL_RCC_OscConfig+0x278>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b82:	f7fe fcbb 	bl	80014fc <HAL_GetTick>
 8002b86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b88:	e008      	b.n	8002b9c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002b8a:	f7fe fcb7 	bl	80014fc <HAL_GetTick>
 8002b8e:	4602      	mov	r2, r0
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	1ad3      	subs	r3, r2, r3
 8002b94:	2b02      	cmp	r3, #2
 8002b96:	d901      	bls.n	8002b9c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002b98:	2303      	movs	r3, #3
 8002b9a:	e1b4      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b9c:	4b2b      	ldr	r3, [pc, #172]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f003 0302 	and.w	r3, r3, #2
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d0f0      	beq.n	8002b8a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ba8:	4b28      	ldr	r3, [pc, #160]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	691b      	ldr	r3, [r3, #16]
 8002bb4:	00db      	lsls	r3, r3, #3
 8002bb6:	4925      	ldr	r1, [pc, #148]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002bb8:	4313      	orrs	r3, r2
 8002bba:	600b      	str	r3, [r1, #0]
 8002bbc:	e015      	b.n	8002bea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bbe:	4b24      	ldr	r3, [pc, #144]	; (8002c50 <HAL_RCC_OscConfig+0x278>)
 8002bc0:	2200      	movs	r2, #0
 8002bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bc4:	f7fe fc9a 	bl	80014fc <HAL_GetTick>
 8002bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bca:	e008      	b.n	8002bde <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bcc:	f7fe fc96 	bl	80014fc <HAL_GetTick>
 8002bd0:	4602      	mov	r2, r0
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	1ad3      	subs	r3, r2, r3
 8002bd6:	2b02      	cmp	r3, #2
 8002bd8:	d901      	bls.n	8002bde <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	e193      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002bde:	4b1b      	ldr	r3, [pc, #108]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0302 	and.w	r3, r3, #2
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d1f0      	bne.n	8002bcc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f003 0308 	and.w	r3, r3, #8
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d036      	beq.n	8002c64 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d016      	beq.n	8002c2c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002bfe:	4b15      	ldr	r3, [pc, #84]	; (8002c54 <HAL_RCC_OscConfig+0x27c>)
 8002c00:	2201      	movs	r2, #1
 8002c02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c04:	f7fe fc7a 	bl	80014fc <HAL_GetTick>
 8002c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c0a:	e008      	b.n	8002c1e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c0c:	f7fe fc76 	bl	80014fc <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	1ad3      	subs	r3, r2, r3
 8002c16:	2b02      	cmp	r3, #2
 8002c18:	d901      	bls.n	8002c1e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e173      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c1e:	4b0b      	ldr	r3, [pc, #44]	; (8002c4c <HAL_RCC_OscConfig+0x274>)
 8002c20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c22:	f003 0302 	and.w	r3, r3, #2
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d0f0      	beq.n	8002c0c <HAL_RCC_OscConfig+0x234>
 8002c2a:	e01b      	b.n	8002c64 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c2c:	4b09      	ldr	r3, [pc, #36]	; (8002c54 <HAL_RCC_OscConfig+0x27c>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c32:	f7fe fc63 	bl	80014fc <HAL_GetTick>
 8002c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c38:	e00e      	b.n	8002c58 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c3a:	f7fe fc5f 	bl	80014fc <HAL_GetTick>
 8002c3e:	4602      	mov	r2, r0
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	1ad3      	subs	r3, r2, r3
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d907      	bls.n	8002c58 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002c48:	2303      	movs	r3, #3
 8002c4a:	e15c      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
 8002c4c:	40023800 	.word	0x40023800
 8002c50:	42470000 	.word	0x42470000
 8002c54:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c58:	4b8a      	ldr	r3, [pc, #552]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002c5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c5c:	f003 0302 	and.w	r3, r3, #2
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d1ea      	bne.n	8002c3a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f003 0304 	and.w	r3, r3, #4
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	f000 8097 	beq.w	8002da0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c72:	2300      	movs	r3, #0
 8002c74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c76:	4b83      	ldr	r3, [pc, #524]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10f      	bne.n	8002ca2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]
 8002c86:	4b7f      	ldr	r3, [pc, #508]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	4a7e      	ldr	r2, [pc, #504]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c90:	6413      	str	r3, [r2, #64]	; 0x40
 8002c92:	4b7c      	ldr	r3, [pc, #496]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c9a:	60bb      	str	r3, [r7, #8]
 8002c9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ca2:	4b79      	ldr	r3, [pc, #484]	; (8002e88 <HAL_RCC_OscConfig+0x4b0>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d118      	bne.n	8002ce0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cae:	4b76      	ldr	r3, [pc, #472]	; (8002e88 <HAL_RCC_OscConfig+0x4b0>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a75      	ldr	r2, [pc, #468]	; (8002e88 <HAL_RCC_OscConfig+0x4b0>)
 8002cb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002cb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cba:	f7fe fc1f 	bl	80014fc <HAL_GetTick>
 8002cbe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc0:	e008      	b.n	8002cd4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cc2:	f7fe fc1b 	bl	80014fc <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	2b02      	cmp	r3, #2
 8002cce:	d901      	bls.n	8002cd4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	e118      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd4:	4b6c      	ldr	r3, [pc, #432]	; (8002e88 <HAL_RCC_OscConfig+0x4b0>)
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d0f0      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	689b      	ldr	r3, [r3, #8]
 8002ce4:	2b01      	cmp	r3, #1
 8002ce6:	d106      	bne.n	8002cf6 <HAL_RCC_OscConfig+0x31e>
 8002ce8:	4b66      	ldr	r3, [pc, #408]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002cec:	4a65      	ldr	r2, [pc, #404]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002cee:	f043 0301 	orr.w	r3, r3, #1
 8002cf2:	6713      	str	r3, [r2, #112]	; 0x70
 8002cf4:	e01c      	b.n	8002d30 <HAL_RCC_OscConfig+0x358>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	689b      	ldr	r3, [r3, #8]
 8002cfa:	2b05      	cmp	r3, #5
 8002cfc:	d10c      	bne.n	8002d18 <HAL_RCC_OscConfig+0x340>
 8002cfe:	4b61      	ldr	r3, [pc, #388]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d02:	4a60      	ldr	r2, [pc, #384]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d04:	f043 0304 	orr.w	r3, r3, #4
 8002d08:	6713      	str	r3, [r2, #112]	; 0x70
 8002d0a:	4b5e      	ldr	r3, [pc, #376]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d0e:	4a5d      	ldr	r2, [pc, #372]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d10:	f043 0301 	orr.w	r3, r3, #1
 8002d14:	6713      	str	r3, [r2, #112]	; 0x70
 8002d16:	e00b      	b.n	8002d30 <HAL_RCC_OscConfig+0x358>
 8002d18:	4b5a      	ldr	r3, [pc, #360]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d1c:	4a59      	ldr	r2, [pc, #356]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d1e:	f023 0301 	bic.w	r3, r3, #1
 8002d22:	6713      	str	r3, [r2, #112]	; 0x70
 8002d24:	4b57      	ldr	r3, [pc, #348]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d28:	4a56      	ldr	r2, [pc, #344]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d2a:	f023 0304 	bic.w	r3, r3, #4
 8002d2e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	689b      	ldr	r3, [r3, #8]
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d015      	beq.n	8002d64 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d38:	f7fe fbe0 	bl	80014fc <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d3e:	e00a      	b.n	8002d56 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d40:	f7fe fbdc 	bl	80014fc <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d4e:	4293      	cmp	r3, r2
 8002d50:	d901      	bls.n	8002d56 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002d52:	2303      	movs	r3, #3
 8002d54:	e0d7      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d56:	4b4b      	ldr	r3, [pc, #300]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d5a:	f003 0302 	and.w	r3, r3, #2
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d0ee      	beq.n	8002d40 <HAL_RCC_OscConfig+0x368>
 8002d62:	e014      	b.n	8002d8e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d64:	f7fe fbca 	bl	80014fc <HAL_GetTick>
 8002d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d6a:	e00a      	b.n	8002d82 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d6c:	f7fe fbc6 	bl	80014fc <HAL_GetTick>
 8002d70:	4602      	mov	r2, r0
 8002d72:	693b      	ldr	r3, [r7, #16]
 8002d74:	1ad3      	subs	r3, r2, r3
 8002d76:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d7a:	4293      	cmp	r3, r2
 8002d7c:	d901      	bls.n	8002d82 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e0c1      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d82:	4b40      	ldr	r3, [pc, #256]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d86:	f003 0302 	and.w	r3, r3, #2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d1ee      	bne.n	8002d6c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002d8e:	7dfb      	ldrb	r3, [r7, #23]
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d105      	bne.n	8002da0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d94:	4b3b      	ldr	r3, [pc, #236]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d98:	4a3a      	ldr	r2, [pc, #232]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002d9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002d9e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	699b      	ldr	r3, [r3, #24]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	f000 80ad 	beq.w	8002f04 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002daa:	4b36      	ldr	r3, [pc, #216]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 030c 	and.w	r3, r3, #12
 8002db2:	2b08      	cmp	r3, #8
 8002db4:	d060      	beq.n	8002e78 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	699b      	ldr	r3, [r3, #24]
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d145      	bne.n	8002e4a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dbe:	4b33      	ldr	r3, [pc, #204]	; (8002e8c <HAL_RCC_OscConfig+0x4b4>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc4:	f7fe fb9a 	bl	80014fc <HAL_GetTick>
 8002dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dca:	e008      	b.n	8002dde <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dcc:	f7fe fb96 	bl	80014fc <HAL_GetTick>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	1ad3      	subs	r3, r2, r3
 8002dd6:	2b02      	cmp	r3, #2
 8002dd8:	d901      	bls.n	8002dde <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e093      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dde:	4b29      	ldr	r3, [pc, #164]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d1f0      	bne.n	8002dcc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	69da      	ldr	r2, [r3, #28]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6a1b      	ldr	r3, [r3, #32]
 8002df2:	431a      	orrs	r2, r3
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df8:	019b      	lsls	r3, r3, #6
 8002dfa:	431a      	orrs	r2, r3
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e00:	085b      	lsrs	r3, r3, #1
 8002e02:	3b01      	subs	r3, #1
 8002e04:	041b      	lsls	r3, r3, #16
 8002e06:	431a      	orrs	r2, r3
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e0c:	061b      	lsls	r3, r3, #24
 8002e0e:	431a      	orrs	r2, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e14:	071b      	lsls	r3, r3, #28
 8002e16:	491b      	ldr	r1, [pc, #108]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e1c:	4b1b      	ldr	r3, [pc, #108]	; (8002e8c <HAL_RCC_OscConfig+0x4b4>)
 8002e1e:	2201      	movs	r2, #1
 8002e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e22:	f7fe fb6b 	bl	80014fc <HAL_GetTick>
 8002e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e28:	e008      	b.n	8002e3c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e2a:	f7fe fb67 	bl	80014fc <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e064      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e3c:	4b11      	ldr	r3, [pc, #68]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0f0      	beq.n	8002e2a <HAL_RCC_OscConfig+0x452>
 8002e48:	e05c      	b.n	8002f04 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e4a:	4b10      	ldr	r3, [pc, #64]	; (8002e8c <HAL_RCC_OscConfig+0x4b4>)
 8002e4c:	2200      	movs	r2, #0
 8002e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e50:	f7fe fb54 	bl	80014fc <HAL_GetTick>
 8002e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e56:	e008      	b.n	8002e6a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e58:	f7fe fb50 	bl	80014fc <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e04d      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e6a:	4b06      	ldr	r3, [pc, #24]	; (8002e84 <HAL_RCC_OscConfig+0x4ac>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d1f0      	bne.n	8002e58 <HAL_RCC_OscConfig+0x480>
 8002e76:	e045      	b.n	8002f04 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	699b      	ldr	r3, [r3, #24]
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d107      	bne.n	8002e90 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e040      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
 8002e84:	40023800 	.word	0x40023800
 8002e88:	40007000 	.word	0x40007000
 8002e8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e90:	4b1f      	ldr	r3, [pc, #124]	; (8002f10 <HAL_RCC_OscConfig+0x538>)
 8002e92:	685b      	ldr	r3, [r3, #4]
 8002e94:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	699b      	ldr	r3, [r3, #24]
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d030      	beq.n	8002f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d129      	bne.n	8002f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eb6:	429a      	cmp	r2, r3
 8002eb8:	d122      	bne.n	8002f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002eba:	68fa      	ldr	r2, [r7, #12]
 8002ebc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ec6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d119      	bne.n	8002f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ed6:	085b      	lsrs	r3, r3, #1
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d10f      	bne.n	8002f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002eea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002eec:	429a      	cmp	r2, r3
 8002eee:	d107      	bne.n	8002f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002efa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002efc:	429a      	cmp	r2, r3
 8002efe:	d001      	beq.n	8002f04 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8002f00:	2301      	movs	r3, #1
 8002f02:	e000      	b.n	8002f06 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002f04:	2300      	movs	r3, #0
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3718      	adds	r7, #24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	40023800 	.word	0x40023800

08002f14 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d101      	bne.n	8002f26 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002f22:	2301      	movs	r3, #1
 8002f24:	e07b      	b.n	800301e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d108      	bne.n	8002f40 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002f36:	d009      	beq.n	8002f4c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	61da      	str	r2, [r3, #28]
 8002f3e:	e005      	b.n	8002f4c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2200      	movs	r2, #0
 8002f44:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d106      	bne.n	8002f6c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f7fd fef2 	bl	8000d50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2202      	movs	r2, #2
 8002f70:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	681a      	ldr	r2, [r3, #0]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002f82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8002f94:	431a      	orrs	r2, r3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68db      	ldr	r3, [r3, #12]
 8002f9a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	691b      	ldr	r3, [r3, #16]
 8002fa4:	f003 0302 	and.w	r3, r3, #2
 8002fa8:	431a      	orrs	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	431a      	orrs	r2, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fbc:	431a      	orrs	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	69db      	ldr	r3, [r3, #28]
 8002fc2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002fc6:	431a      	orrs	r2, r3
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fd0:	ea42 0103 	orr.w	r1, r2, r3
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	430a      	orrs	r2, r1
 8002fe2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	699b      	ldr	r3, [r3, #24]
 8002fe8:	0c1b      	lsrs	r3, r3, #16
 8002fea:	f003 0104 	and.w	r1, r3, #4
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff2:	f003 0210 	and.w	r2, r3, #16
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	430a      	orrs	r2, r1
 8002ffc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	69da      	ldr	r2, [r3, #28]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800300c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	4618      	mov	r0, r3
 8003020:	3708      	adds	r7, #8
 8003022:	46bd      	mov	sp, r7
 8003024:	bd80      	pop	{r7, pc}
	...

08003028 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003028:	b480      	push	{r7}
 800302a:	b087      	sub	sp, #28
 800302c:	af00      	add	r7, sp, #0
 800302e:	60f8      	str	r0, [r7, #12]
 8003030:	60b9      	str	r1, [r7, #8]
 8003032:	4613      	mov	r3, r2
 8003034:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003036:	2300      	movs	r3, #0
 8003038:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003040:	2b01      	cmp	r3, #1
 8003042:	d101      	bne.n	8003048 <HAL_SPI_Transmit_IT+0x20>
 8003044:	2302      	movs	r3, #2
 8003046:	e06f      	b.n	8003128 <HAL_SPI_Transmit_IT+0x100>
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	2201      	movs	r2, #1
 800304c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d002      	beq.n	800305c <HAL_SPI_Transmit_IT+0x34>
 8003056:	88fb      	ldrh	r3, [r7, #6]
 8003058:	2b00      	cmp	r3, #0
 800305a:	d102      	bne.n	8003062 <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800305c:	2301      	movs	r3, #1
 800305e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003060:	e05d      	b.n	800311e <HAL_SPI_Transmit_IT+0xf6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003068:	b2db      	uxtb	r3, r3
 800306a:	2b01      	cmp	r3, #1
 800306c:	d002      	beq.n	8003074 <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800306e:	2302      	movs	r3, #2
 8003070:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003072:	e054      	b.n	800311e <HAL_SPI_Transmit_IT+0xf6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2203      	movs	r2, #3
 8003078:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	2200      	movs	r2, #0
 8003080:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	68ba      	ldr	r2, [r7, #8]
 8003086:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	88fa      	ldrh	r2, [r7, #6]
 800308c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	88fa      	ldrh	r2, [r7, #6]
 8003092:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2200      	movs	r2, #0
 800309e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2200      	movs	r2, #0
 80030aa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	68db      	ldr	r3, [r3, #12]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d003      	beq.n	80030bc <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	4a1f      	ldr	r2, [pc, #124]	; (8003134 <HAL_SPI_Transmit_IT+0x10c>)
 80030b8:	645a      	str	r2, [r3, #68]	; 0x44
 80030ba:	e002      	b.n	80030c2 <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 80030bc:	68fb      	ldr	r3, [r7, #12]
 80030be:	4a1e      	ldr	r2, [pc, #120]	; (8003138 <HAL_SPI_Transmit_IT+0x110>)
 80030c0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	689b      	ldr	r3, [r3, #8]
 80030c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80030ca:	d10f      	bne.n	80030ec <HAL_SPI_Transmit_IT+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80030ea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	685a      	ldr	r2, [r3, #4]
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 80030fa:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003106:	2b40      	cmp	r3, #64	; 0x40
 8003108:	d008      	beq.n	800311c <HAL_SPI_Transmit_IT+0xf4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003118:	601a      	str	r2, [r3, #0]
 800311a:	e000      	b.n	800311e <HAL_SPI_Transmit_IT+0xf6>
  }

error :
 800311c:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2200      	movs	r2, #0
 8003122:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003126:	7dfb      	ldrb	r3, [r7, #23]
}
 8003128:	4618      	mov	r0, r3
 800312a:	371c      	adds	r7, #28
 800312c:	46bd      	mov	sp, r7
 800312e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003132:	4770      	bx	lr
 8003134:	0800383d 	.word	0x0800383d
 8003138:	080037f7 	.word	0x080037f7

0800313c <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800313c:	b580      	push	{r7, lr}
 800313e:	b086      	sub	sp, #24
 8003140:	af00      	add	r7, sp, #0
 8003142:	60f8      	str	r0, [r7, #12]
 8003144:	60b9      	str	r1, [r7, #8]
 8003146:	4613      	mov	r3, r2
 8003148:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800314a:	2300      	movs	r3, #0
 800314c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d110      	bne.n	8003178 <HAL_SPI_Receive_IT+0x3c>
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800315e:	d10b      	bne.n	8003178 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	2204      	movs	r2, #4
 8003164:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 8003168:	88fb      	ldrh	r3, [r7, #6]
 800316a:	68ba      	ldr	r2, [r7, #8]
 800316c:	68b9      	ldr	r1, [r7, #8]
 800316e:	68f8      	ldr	r0, [r7, #12]
 8003170:	f000 f882 	bl	8003278 <HAL_SPI_TransmitReceive_IT>
 8003174:	4603      	mov	r3, r0
 8003176:	e076      	b.n	8003266 <HAL_SPI_Receive_IT+0x12a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800317e:	2b01      	cmp	r3, #1
 8003180:	d101      	bne.n	8003186 <HAL_SPI_Receive_IT+0x4a>
 8003182:	2302      	movs	r3, #2
 8003184:	e06f      	b.n	8003266 <HAL_SPI_Receive_IT+0x12a>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	2201      	movs	r2, #1
 800318a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b01      	cmp	r3, #1
 8003198:	d002      	beq.n	80031a0 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800319a:	2302      	movs	r3, #2
 800319c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800319e:	e05d      	b.n	800325c <HAL_SPI_Receive_IT+0x120>
  }

  if ((pData == NULL) || (Size == 0U))
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d002      	beq.n	80031ac <HAL_SPI_Receive_IT+0x70>
 80031a6:	88fb      	ldrh	r3, [r7, #6]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d102      	bne.n	80031b2 <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 80031ac:	2301      	movs	r3, #1
 80031ae:	75fb      	strb	r3, [r7, #23]
    goto error;
 80031b0:	e054      	b.n	800325c <HAL_SPI_Receive_IT+0x120>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2204      	movs	r2, #4
 80031b6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	2200      	movs	r2, #0
 80031be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	68ba      	ldr	r2, [r7, #8]
 80031c4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	88fa      	ldrh	r2, [r7, #6]
 80031ca:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	88fa      	ldrh	r2, [r7, #6]
 80031d0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	2200      	movs	r2, #0
 80031dc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	2200      	movs	r2, #0
 80031e2:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2200      	movs	r2, #0
 80031e8:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d003      	beq.n	80031fa <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	4a1e      	ldr	r2, [pc, #120]	; (8003270 <HAL_SPI_Receive_IT+0x134>)
 80031f6:	641a      	str	r2, [r3, #64]	; 0x40
 80031f8:	e002      	b.n	8003200 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	4a1d      	ldr	r2, [pc, #116]	; (8003274 <HAL_SPI_Receive_IT+0x138>)
 80031fe:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	689b      	ldr	r3, [r3, #8]
 8003204:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003208:	d10f      	bne.n	800322a <HAL_SPI_Receive_IT+0xee>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681a      	ldr	r2, [r3, #0]
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003218:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	681a      	ldr	r2, [r3, #0]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003228:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 8003238:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003244:	2b40      	cmp	r3, #64	; 0x40
 8003246:	d008      	beq.n	800325a <HAL_SPI_Receive_IT+0x11e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	681a      	ldr	r2, [r3, #0]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003256:	601a      	str	r2, [r3, #0]
 8003258:	e000      	b.n	800325c <HAL_SPI_Receive_IT+0x120>
  }

error :
 800325a:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2200      	movs	r2, #0
 8003260:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003264:	7dfb      	ldrb	r3, [r7, #23]
}
 8003266:	4618      	mov	r0, r3
 8003268:	3718      	adds	r7, #24
 800326a:	46bd      	mov	sp, r7
 800326c:	bd80      	pop	{r7, pc}
 800326e:	bf00      	nop
 8003270:	080037b1 	.word	0x080037b1
 8003274:	08003767 	.word	0x08003767

08003278 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8003278:	b480      	push	{r7}
 800327a:	b087      	sub	sp, #28
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	607a      	str	r2, [r7, #4]
 8003284:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003286:	2300      	movs	r3, #0
 8003288:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003290:	2b01      	cmp	r3, #1
 8003292:	d101      	bne.n	8003298 <HAL_SPI_TransmitReceive_IT+0x20>
 8003294:	2302      	movs	r3, #2
 8003296:	e075      	b.n	8003384 <HAL_SPI_TransmitReceive_IT+0x10c>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032a6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80032ae:	7dbb      	ldrb	r3, [r7, #22]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d00d      	beq.n	80032d0 <HAL_SPI_TransmitReceive_IT+0x58>
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032ba:	d106      	bne.n	80032ca <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d102      	bne.n	80032ca <HAL_SPI_TransmitReceive_IT+0x52>
 80032c4:	7dbb      	ldrb	r3, [r7, #22]
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	d002      	beq.n	80032d0 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80032ca:	2302      	movs	r3, #2
 80032cc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80032ce:	e054      	b.n	800337a <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d005      	beq.n	80032e2 <HAL_SPI_TransmitReceive_IT+0x6a>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d002      	beq.n	80032e2 <HAL_SPI_TransmitReceive_IT+0x6a>
 80032dc:	887b      	ldrh	r3, [r7, #2]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d102      	bne.n	80032e8 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80032e6:	e048      	b.n	800337a <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d003      	beq.n	80032fc <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2205      	movs	r2, #5
 80032f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	68ba      	ldr	r2, [r7, #8]
 8003306:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	887a      	ldrh	r2, [r7, #2]
 800330c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	887a      	ldrh	r2, [r7, #2]
 8003312:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	887a      	ldrh	r2, [r7, #2]
 800331e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	887a      	ldrh	r2, [r7, #2]
 8003324:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d006      	beq.n	800333c <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	4a17      	ldr	r2, [pc, #92]	; (8003390 <HAL_SPI_TransmitReceive_IT+0x118>)
 8003332:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	4a17      	ldr	r2, [pc, #92]	; (8003394 <HAL_SPI_TransmitReceive_IT+0x11c>)
 8003338:	645a      	str	r2, [r3, #68]	; 0x44
 800333a:	e005      	b.n	8003348 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4a16      	ldr	r2, [pc, #88]	; (8003398 <HAL_SPI_TransmitReceive_IT+0x120>)
 8003340:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	4a15      	ldr	r2, [pc, #84]	; (800339c <HAL_SPI_TransmitReceive_IT+0x124>)
 8003346:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8003356:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003362:	2b40      	cmp	r3, #64	; 0x40
 8003364:	d008      	beq.n	8003378 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	e000      	b.n	800337a <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8003378:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003382:	7dfb      	ldrb	r3, [r7, #23]
}
 8003384:	4618      	mov	r0, r3
 8003386:	371c      	adds	r7, #28
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	080036a9 	.word	0x080036a9
 8003394:	08003709 	.word	0x08003709
 8003398:	080035e5 	.word	0x080035e5
 800339c:	08003649 	.word	0x08003649

080033a0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	099b      	lsrs	r3, r3, #6
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d10f      	bne.n	80033e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00a      	beq.n	80033e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	099b      	lsrs	r3, r3, #6
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d004      	beq.n	80033e4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	4798      	blx	r3
    return;
 80033e2:	e0d7      	b.n	8003594 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	085b      	lsrs	r3, r3, #1
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00a      	beq.n	8003406 <HAL_SPI_IRQHandler+0x66>
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	09db      	lsrs	r3, r3, #7
 80033f4:	f003 0301 	and.w	r3, r3, #1
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d004      	beq.n	8003406 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	4798      	blx	r3
    return;
 8003404:	e0c6      	b.n	8003594 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	095b      	lsrs	r3, r3, #5
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10c      	bne.n	800342c <HAL_SPI_IRQHandler+0x8c>
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	099b      	lsrs	r3, r3, #6
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d106      	bne.n	800342c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	0a1b      	lsrs	r3, r3, #8
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b00      	cmp	r3, #0
 8003428:	f000 80b4 	beq.w	8003594 <HAL_SPI_IRQHandler+0x1f4>
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	095b      	lsrs	r3, r3, #5
 8003430:	f003 0301 	and.w	r3, r3, #1
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 80ad 	beq.w	8003594 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	099b      	lsrs	r3, r3, #6
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d023      	beq.n	800348e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b03      	cmp	r3, #3
 8003450:	d011      	beq.n	8003476 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003456:	f043 0204 	orr.w	r2, r3, #4
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800345e:	2300      	movs	r3, #0
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	617b      	str	r3, [r7, #20]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	617b      	str	r3, [r7, #20]
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	e00b      	b.n	800348e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003476:	2300      	movs	r3, #0
 8003478:	613b      	str	r3, [r7, #16]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	693b      	ldr	r3, [r7, #16]
        return;
 800348c:	e082      	b.n	8003594 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	095b      	lsrs	r3, r3, #5
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d014      	beq.n	80034c4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349e:	f043 0201 	orr.w	r2, r3, #1
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80034a6:	2300      	movs	r3, #0
 80034a8:	60fb      	str	r3, [r7, #12]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	0a1b      	lsrs	r3, r3, #8
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00c      	beq.n	80034ea <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034d4:	f043 0208 	orr.w	r2, r3, #8
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80034dc:	2300      	movs	r3, #0
 80034de:	60bb      	str	r3, [r7, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	60bb      	str	r3, [r7, #8]
 80034e8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d04f      	beq.n	8003592 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003500:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d104      	bne.n	800351e <HAL_SPI_IRQHandler+0x17e>
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d034      	beq.n	8003588 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0203 	bic.w	r2, r2, #3
 800352c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003532:	2b00      	cmp	r3, #0
 8003534:	d011      	beq.n	800355a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800353a:	4a18      	ldr	r2, [pc, #96]	; (800359c <HAL_SPI_IRQHandler+0x1fc>)
 800353c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003542:	4618      	mov	r0, r3
 8003544:	f7fe fa92 	bl	8001a6c <HAL_DMA_Abort_IT>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d005      	beq.n	800355a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003552:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800355e:	2b00      	cmp	r3, #0
 8003560:	d016      	beq.n	8003590 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003566:	4a0d      	ldr	r2, [pc, #52]	; (800359c <HAL_SPI_IRQHandler+0x1fc>)
 8003568:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800356e:	4618      	mov	r0, r3
 8003570:	f7fe fa7c 	bl	8001a6c <HAL_DMA_Abort_IT>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d00a      	beq.n	8003590 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800357e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003586:	e003      	b.n	8003590 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f7fd faa9 	bl	8000ae0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800358e:	e000      	b.n	8003592 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003590:	bf00      	nop
    return;
 8003592:	bf00      	nop
  }
}
 8003594:	3720      	adds	r7, #32
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	080035bd 	.word	0x080035bd

080035a0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80035ae:	b2db      	uxtb	r3, r3
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	370c      	adds	r7, #12
 80035b4:	46bd      	mov	sp, r7
 80035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ba:	4770      	bx	lr

080035bc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2200      	movs	r2, #0
 80035ce:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	2200      	movs	r2, #0
 80035d4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f7fd fa82 	bl	8000ae0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80035dc:	bf00      	nop
 80035de:	3710      	adds	r7, #16
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}

080035e4 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f103 020c 	add.w	r2, r3, #12
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035f8:	7812      	ldrb	r2, [r2, #0]
 80035fa:	b2d2      	uxtb	r2, r2
 80035fc:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003602:	1c5a      	adds	r2, r3, #1
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800360c:	b29b      	uxth	r3, r3
 800360e:	3b01      	subs	r3, #1
 8003610:	b29a      	uxth	r2, r3
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800361a:	b29b      	uxth	r3, r3
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10f      	bne.n	8003640 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	685a      	ldr	r2, [r3, #4]
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800362e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003634:	b29b      	uxth	r3, r3
 8003636:	2b00      	cmp	r3, #0
 8003638:	d102      	bne.n	8003640 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 fa50 	bl	8003ae0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003640:	bf00      	nop
 8003642:	3708      	adds	r7, #8
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}

08003648 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b082      	sub	sp, #8
 800364c:	af00      	add	r7, sp, #0
 800364e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	330c      	adds	r3, #12
 800365a:	7812      	ldrb	r2, [r2, #0]
 800365c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003662:	1c5a      	adds	r2, r3, #1
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800366c:	b29b      	uxth	r3, r3
 800366e:	3b01      	subs	r3, #1
 8003670:	b29a      	uxth	r2, r3
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800367a:	b29b      	uxth	r3, r3
 800367c:	2b00      	cmp	r3, #0
 800367e:	d10f      	bne.n	80036a0 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	685a      	ldr	r2, [r3, #4]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800368e:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003694:	b29b      	uxth	r3, r3
 8003696:	2b00      	cmp	r3, #0
 8003698:	d102      	bne.n	80036a0 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	f000 fa20 	bl	8003ae0 <SPI_CloseRxTx_ISR>
    }
  }
}
 80036a0:	bf00      	nop
 80036a2:	3708      	adds	r7, #8
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd80      	pop	{r7, pc}

080036a8 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b082      	sub	sp, #8
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68da      	ldr	r2, [r3, #12]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ba:	b292      	uxth	r2, r2
 80036bc:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036c2:	1c9a      	adds	r2, r3, #2
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	3b01      	subs	r3, #1
 80036d0:	b29a      	uxth	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036da:	b29b      	uxth	r3, r3
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d10f      	bne.n	8003700 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	685a      	ldr	r2, [r3, #4]
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80036ee:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d102      	bne.n	8003700 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80036fa:	6878      	ldr	r0, [r7, #4]
 80036fc:	f000 f9f0 	bl	8003ae0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003700:	bf00      	nop
 8003702:	3708      	adds	r7, #8
 8003704:	46bd      	mov	sp, r7
 8003706:	bd80      	pop	{r7, pc}

08003708 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b082      	sub	sp, #8
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003714:	881a      	ldrh	r2, [r3, #0]
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003720:	1c9a      	adds	r2, r3, #2
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800372a:	b29b      	uxth	r3, r3
 800372c:	3b01      	subs	r3, #1
 800372e:	b29a      	uxth	r2, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003738:	b29b      	uxth	r3, r3
 800373a:	2b00      	cmp	r3, #0
 800373c:	d10f      	bne.n	800375e <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	685a      	ldr	r2, [r3, #4]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800374c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003752:	b29b      	uxth	r3, r3
 8003754:	2b00      	cmp	r3, #0
 8003756:	d102      	bne.n	800375e <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003758:	6878      	ldr	r0, [r7, #4]
 800375a:	f000 f9c1 	bl	8003ae0 <SPI_CloseRxTx_ISR>
    }
  }
}
 800375e:	bf00      	nop
 8003760:	3708      	adds	r7, #8
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}

08003766 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003766:	b580      	push	{r7, lr}
 8003768:	b082      	sub	sp, #8
 800376a:	af00      	add	r7, sp, #0
 800376c:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f103 020c 	add.w	r2, r3, #12
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800377a:	7812      	ldrb	r2, [r2, #0]
 800377c:	b2d2      	uxtb	r2, r2
 800377e:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003784:	1c5a      	adds	r2, r3, #1
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800378e:	b29b      	uxth	r3, r3
 8003790:	3b01      	subs	r3, #1
 8003792:	b29a      	uxth	r2, r3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800379c:	b29b      	uxth	r3, r3
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d102      	bne.n	80037a8 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 fa10 	bl	8003bc8 <SPI_CloseRx_ISR>
  }
}
 80037a8:	bf00      	nop
 80037aa:	3708      	adds	r7, #8
 80037ac:	46bd      	mov	sp, r7
 80037ae:	bd80      	pop	{r7, pc}

080037b0 <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	68da      	ldr	r2, [r3, #12]
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037c2:	b292      	uxth	r2, r2
 80037c4:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ca:	1c9a      	adds	r2, r3, #2
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037d4:	b29b      	uxth	r3, r3
 80037d6:	3b01      	subs	r3, #1
 80037d8:	b29a      	uxth	r2, r3
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037e2:	b29b      	uxth	r3, r3
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d102      	bne.n	80037ee <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 80037e8:	6878      	ldr	r0, [r7, #4]
 80037ea:	f000 f9ed 	bl	8003bc8 <SPI_CloseRx_ISR>
  }
}
 80037ee:	bf00      	nop
 80037f0:	3708      	adds	r7, #8
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	b082      	sub	sp, #8
 80037fa:	af00      	add	r7, sp, #0
 80037fc:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	330c      	adds	r3, #12
 8003808:	7812      	ldrb	r2, [r2, #0]
 800380a:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003810:	1c5a      	adds	r2, r3, #1
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800381a:	b29b      	uxth	r3, r3
 800381c:	3b01      	subs	r3, #1
 800381e:	b29a      	uxth	r2, r3
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003828:	b29b      	uxth	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d102      	bne.n	8003834 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 fa0a 	bl	8003c48 <SPI_CloseTx_ISR>
  }
}
 8003834:	bf00      	nop
 8003836:	3708      	adds	r7, #8
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}

0800383c <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003848:	881a      	ldrh	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003854:	1c9a      	adds	r2, r3, #2
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800385e:	b29b      	uxth	r3, r3
 8003860:	3b01      	subs	r3, #1
 8003862:	b29a      	uxth	r2, r3
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800386c:	b29b      	uxth	r3, r3
 800386e:	2b00      	cmp	r3, #0
 8003870:	d102      	bne.n	8003878 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 8003872:	6878      	ldr	r0, [r7, #4]
 8003874:	f000 f9e8 	bl	8003c48 <SPI_CloseTx_ISR>
  }
}
 8003878:	bf00      	nop
 800387a:	3708      	adds	r7, #8
 800387c:	46bd      	mov	sp, r7
 800387e:	bd80      	pop	{r7, pc}

08003880 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b088      	sub	sp, #32
 8003884:	af00      	add	r7, sp, #0
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	60b9      	str	r1, [r7, #8]
 800388a:	603b      	str	r3, [r7, #0]
 800388c:	4613      	mov	r3, r2
 800388e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003890:	f7fd fe34 	bl	80014fc <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003898:	1a9b      	subs	r3, r3, r2
 800389a:	683a      	ldr	r2, [r7, #0]
 800389c:	4413      	add	r3, r2
 800389e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80038a0:	f7fd fe2c 	bl	80014fc <HAL_GetTick>
 80038a4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80038a6:	4b39      	ldr	r3, [pc, #228]	; (800398c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	015b      	lsls	r3, r3, #5
 80038ac:	0d1b      	lsrs	r3, r3, #20
 80038ae:	69fa      	ldr	r2, [r7, #28]
 80038b0:	fb02 f303 	mul.w	r3, r2, r3
 80038b4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80038b6:	e054      	b.n	8003962 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038be:	d050      	beq.n	8003962 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80038c0:	f7fd fe1c 	bl	80014fc <HAL_GetTick>
 80038c4:	4602      	mov	r2, r0
 80038c6:	69bb      	ldr	r3, [r7, #24]
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	69fa      	ldr	r2, [r7, #28]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	d902      	bls.n	80038d6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80038d0:	69fb      	ldr	r3, [r7, #28]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d13d      	bne.n	8003952 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	685a      	ldr	r2, [r3, #4]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80038e4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	685b      	ldr	r3, [r3, #4]
 80038ea:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038ee:	d111      	bne.n	8003914 <SPI_WaitFlagStateUntilTimeout+0x94>
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80038f8:	d004      	beq.n	8003904 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003902:	d107      	bne.n	8003914 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003912:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003918:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800391c:	d10f      	bne.n	800393e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800392c:	601a      	str	r2, [r3, #0]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800393c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2201      	movs	r2, #1
 8003942:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e017      	b.n	8003982 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d101      	bne.n	800395c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003958:	2300      	movs	r3, #0
 800395a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800395c:	697b      	ldr	r3, [r7, #20]
 800395e:	3b01      	subs	r3, #1
 8003960:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	689a      	ldr	r2, [r3, #8]
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	4013      	ands	r3, r2
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	429a      	cmp	r2, r3
 8003970:	bf0c      	ite	eq
 8003972:	2301      	moveq	r3, #1
 8003974:	2300      	movne	r3, #0
 8003976:	b2db      	uxtb	r3, r3
 8003978:	461a      	mov	r2, r3
 800397a:	79fb      	ldrb	r3, [r7, #7]
 800397c:	429a      	cmp	r2, r3
 800397e:	d19b      	bne.n	80038b8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003980:	2300      	movs	r3, #0
}
 8003982:	4618      	mov	r0, r3
 8003984:	3720      	adds	r7, #32
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	200000a4 	.word	0x200000a4

08003990 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af02      	add	r7, sp, #8
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039a4:	d111      	bne.n	80039ca <SPI_EndRxTransaction+0x3a>
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80039ae:	d004      	beq.n	80039ba <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039b8:	d107      	bne.n	80039ca <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80039c8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80039d2:	d12a      	bne.n	8003a2a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	689b      	ldr	r3, [r3, #8]
 80039d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80039dc:	d012      	beq.n	8003a04 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	9300      	str	r3, [sp, #0]
 80039e2:	68bb      	ldr	r3, [r7, #8]
 80039e4:	2200      	movs	r2, #0
 80039e6:	2180      	movs	r1, #128	; 0x80
 80039e8:	68f8      	ldr	r0, [r7, #12]
 80039ea:	f7ff ff49 	bl	8003880 <SPI_WaitFlagStateUntilTimeout>
 80039ee:	4603      	mov	r3, r0
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	d02d      	beq.n	8003a50 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f8:	f043 0220 	orr.w	r2, r3, #32
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003a00:	2303      	movs	r3, #3
 8003a02:	e026      	b.n	8003a52 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	9300      	str	r3, [sp, #0]
 8003a08:	68bb      	ldr	r3, [r7, #8]
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	2101      	movs	r1, #1
 8003a0e:	68f8      	ldr	r0, [r7, #12]
 8003a10:	f7ff ff36 	bl	8003880 <SPI_WaitFlagStateUntilTimeout>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d01a      	beq.n	8003a50 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a1e:	f043 0220 	orr.w	r2, r3, #32
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003a26:	2303      	movs	r3, #3
 8003a28:	e013      	b.n	8003a52 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	9300      	str	r3, [sp, #0]
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	2200      	movs	r2, #0
 8003a32:	2101      	movs	r1, #1
 8003a34:	68f8      	ldr	r0, [r7, #12]
 8003a36:	f7ff ff23 	bl	8003880 <SPI_WaitFlagStateUntilTimeout>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d007      	beq.n	8003a50 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a44:	f043 0220 	orr.w	r2, r3, #32
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003a4c:	2303      	movs	r3, #3
 8003a4e:	e000      	b.n	8003a52 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3710      	adds	r7, #16
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}
	...

08003a5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b088      	sub	sp, #32
 8003a60:	af02      	add	r7, sp, #8
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003a68:	4b1b      	ldr	r3, [pc, #108]	; (8003ad8 <SPI_EndRxTxTransaction+0x7c>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a1b      	ldr	r2, [pc, #108]	; (8003adc <SPI_EndRxTxTransaction+0x80>)
 8003a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a72:	0d5b      	lsrs	r3, r3, #21
 8003a74:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003a78:	fb02 f303 	mul.w	r3, r2, r3
 8003a7c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003a86:	d112      	bne.n	8003aae <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	9300      	str	r3, [sp, #0]
 8003a8c:	68bb      	ldr	r3, [r7, #8]
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2180      	movs	r1, #128	; 0x80
 8003a92:	68f8      	ldr	r0, [r7, #12]
 8003a94:	f7ff fef4 	bl	8003880 <SPI_WaitFlagStateUntilTimeout>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d016      	beq.n	8003acc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003aa2:	f043 0220 	orr.w	r2, r3, #32
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e00f      	b.n	8003ace <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d00a      	beq.n	8003aca <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003ab4:	697b      	ldr	r3, [r7, #20]
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ac4:	2b80      	cmp	r3, #128	; 0x80
 8003ac6:	d0f2      	beq.n	8003aae <SPI_EndRxTxTransaction+0x52>
 8003ac8:	e000      	b.n	8003acc <SPI_EndRxTxTransaction+0x70>
        break;
 8003aca:	bf00      	nop
  }

  return HAL_OK;
 8003acc:	2300      	movs	r3, #0
}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3718      	adds	r7, #24
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	200000a4 	.word	0x200000a4
 8003adc:	165e9f81 	.word	0x165e9f81

08003ae0 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003ae8:	4b35      	ldr	r3, [pc, #212]	; (8003bc0 <SPI_CloseRxTx_ISR+0xe0>)
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	4a35      	ldr	r2, [pc, #212]	; (8003bc4 <SPI_CloseRxTx_ISR+0xe4>)
 8003aee:	fba2 2303 	umull	r2, r3, r2, r3
 8003af2:	0a5b      	lsrs	r3, r3, #9
 8003af4:	2264      	movs	r2, #100	; 0x64
 8003af6:	fb02 f303 	mul.w	r3, r2, r3
 8003afa:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003afc:	f7fd fcfe 	bl	80014fc <HAL_GetTick>
 8003b00:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	685a      	ldr	r2, [r3, #4]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f022 0220 	bic.w	r2, r2, #32
 8003b10:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d106      	bne.n	8003b26 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b1c:	f043 0220 	orr.w	r2, r3, #32
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003b24:	e009      	b.n	8003b3a <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8003b26:	693b      	ldr	r3, [r7, #16]
 8003b28:	3b01      	subs	r3, #1
 8003b2a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	689b      	ldr	r3, [r3, #8]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d0eb      	beq.n	8003b12 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003b3a:	697a      	ldr	r2, [r7, #20]
 8003b3c:	2164      	movs	r1, #100	; 0x64
 8003b3e:	6878      	ldr	r0, [r7, #4]
 8003b40:	f7ff ff8c 	bl	8003a5c <SPI_EndRxTxTransaction>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d005      	beq.n	8003b56 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b4e:	f043 0220 	orr.w	r2, r3, #32
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d10a      	bne.n	8003b74 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b5e:	2300      	movs	r3, #0
 8003b60:	60fb      	str	r3, [r7, #12]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	68db      	ldr	r3, [r3, #12]
 8003b68:	60fb      	str	r3, [r7, #12]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	60fb      	str	r3, [r7, #12]
 8003b72:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d115      	bne.n	8003ba8 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	2b04      	cmp	r3, #4
 8003b86:	d107      	bne.n	8003b98 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8003b90:	6878      	ldr	r0, [r7, #4]
 8003b92:	f7fc ff95 	bl	8000ac0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003b96:	e00e      	b.n	8003bb6 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 8003ba0:	6878      	ldr	r0, [r7, #4]
 8003ba2:	f7fc ff73 	bl	8000a8c <HAL_SPI_TxRxCpltCallback>
}
 8003ba6:	e006      	b.n	8003bb6 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2201      	movs	r2, #1
 8003bac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 8003bb0:	6878      	ldr	r0, [r7, #4]
 8003bb2:	f7fc ff95 	bl	8000ae0 <HAL_SPI_ErrorCallback>
}
 8003bb6:	bf00      	nop
 8003bb8:	3718      	adds	r7, #24
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	200000a4 	.word	0x200000a4
 8003bc4:	057619f1 	.word	0x057619f1

08003bc8 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 8003bc8:	b580      	push	{r7, lr}
 8003bca:	b084      	sub	sp, #16
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	685a      	ldr	r2, [r3, #4]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003bde:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8003be0:	f7fd fc8c 	bl	80014fc <HAL_GetTick>
 8003be4:	4603      	mov	r3, r0
 8003be6:	461a      	mov	r2, r3
 8003be8:	2164      	movs	r1, #100	; 0x64
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f7ff fed0 	bl	8003990 <SPI_EndRxTransaction>
 8003bf0:	4603      	mov	r3, r0
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d005      	beq.n	8003c02 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfa:	f043 0220 	orr.w	r2, r3, #32
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d10a      	bne.n	8003c20 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c0a:	2300      	movs	r3, #0
 8003c0c:	60fb      	str	r3, [r7, #12]
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	60fb      	str	r3, [r7, #12]
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	689b      	ldr	r3, [r3, #8]
 8003c1c:	60fb      	str	r3, [r7, #12]
 8003c1e:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2201      	movs	r2, #1
 8003c24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d103      	bne.n	8003c38 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f7fc ff45 	bl	8000ac0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003c36:	e002      	b.n	8003c3e <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 8003c38:	6878      	ldr	r0, [r7, #4]
 8003c3a:	f7fc ff51 	bl	8000ae0 <HAL_SPI_ErrorCallback>
}
 8003c3e:	bf00      	nop
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
	...

08003c48 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8003c50:	4b2c      	ldr	r3, [pc, #176]	; (8003d04 <SPI_CloseTx_ISR+0xbc>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a2c      	ldr	r2, [pc, #176]	; (8003d08 <SPI_CloseTx_ISR+0xc0>)
 8003c56:	fba2 2303 	umull	r2, r3, r2, r3
 8003c5a:	0a5b      	lsrs	r3, r3, #9
 8003c5c:	2264      	movs	r2, #100	; 0x64
 8003c5e:	fb02 f303 	mul.w	r3, r2, r3
 8003c62:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c64:	f7fd fc4a 	bl	80014fc <HAL_GetTick>
 8003c68:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d106      	bne.n	8003c7e <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c74:	f043 0220 	orr.w	r2, r3, #32
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003c7c:	e009      	b.n	8003c92 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	3b01      	subs	r3, #1
 8003c82:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d0eb      	beq.n	8003c6a <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	685a      	ldr	r2, [r3, #4]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ca0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003ca2:	697a      	ldr	r2, [r7, #20]
 8003ca4:	2164      	movs	r1, #100	; 0x64
 8003ca6:	6878      	ldr	r0, [r7, #4]
 8003ca8:	f7ff fed8 	bl	8003a5c <SPI_EndRxTxTransaction>
 8003cac:	4603      	mov	r3, r0
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d005      	beq.n	8003cbe <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cb6:	f043 0220 	orr.w	r2, r3, #32
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10a      	bne.n	8003cdc <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60fb      	str	r3, [r7, #12]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68db      	ldr	r3, [r3, #12]
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	60fb      	str	r3, [r7, #12]
 8003cda:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d003      	beq.n	8003cf4 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f7fc fef7 	bl	8000ae0 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 8003cf2:	e002      	b.n	8003cfa <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f7fc fed3 	bl	8000aa0 <HAL_SPI_TxCpltCallback>
}
 8003cfa:	bf00      	nop
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	200000a4 	.word	0x200000a4
 8003d08:	057619f1 	.word	0x057619f1

08003d0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b082      	sub	sp, #8
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d101      	bne.n	8003d1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e03f      	b.n	8003d9e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d106      	bne.n	8003d38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003d32:	6878      	ldr	r0, [r7, #4]
 8003d34:	f7fd f88c 	bl	8000e50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2224      	movs	r2, #36	; 0x24
 8003d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	68da      	ldr	r2, [r3, #12]
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f000 ff9b 	bl	8004c8c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	691a      	ldr	r2, [r3, #16]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003d64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	695a      	ldr	r2, [r3, #20]
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003d74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	68da      	ldr	r2, [r3, #12]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2200      	movs	r2, #0
 8003d8a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2220      	movs	r2, #32
 8003d98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003d9c:	2300      	movs	r3, #0
}
 8003d9e:	4618      	mov	r0, r3
 8003da0:	3708      	adds	r7, #8
 8003da2:	46bd      	mov	sp, r7
 8003da4:	bd80      	pop	{r7, pc}

08003da6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003da6:	b580      	push	{r7, lr}
 8003da8:	b08a      	sub	sp, #40	; 0x28
 8003daa:	af02      	add	r7, sp, #8
 8003dac:	60f8      	str	r0, [r7, #12]
 8003dae:	60b9      	str	r1, [r7, #8]
 8003db0:	603b      	str	r3, [r7, #0]
 8003db2:	4613      	mov	r3, r2
 8003db4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003db6:	2300      	movs	r3, #0
 8003db8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b20      	cmp	r3, #32
 8003dc4:	d17c      	bne.n	8003ec0 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003dc6:	68bb      	ldr	r3, [r7, #8]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d002      	beq.n	8003dd2 <HAL_UART_Transmit+0x2c>
 8003dcc:	88fb      	ldrh	r3, [r7, #6]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d101      	bne.n	8003dd6 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e075      	b.n	8003ec2 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d101      	bne.n	8003de4 <HAL_UART_Transmit+0x3e>
 8003de0:	2302      	movs	r3, #2
 8003de2:	e06e      	b.n	8003ec2 <HAL_UART_Transmit+0x11c>
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2201      	movs	r2, #1
 8003de8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2221      	movs	r2, #33	; 0x21
 8003df6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003dfa:	f7fd fb7f 	bl	80014fc <HAL_GetTick>
 8003dfe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	88fa      	ldrh	r2, [r7, #6]
 8003e04:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	88fa      	ldrh	r2, [r7, #6]
 8003e0a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003e14:	d108      	bne.n	8003e28 <HAL_UART_Transmit+0x82>
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	691b      	ldr	r3, [r3, #16]
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d104      	bne.n	8003e28 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003e22:	68bb      	ldr	r3, [r7, #8]
 8003e24:	61bb      	str	r3, [r7, #24]
 8003e26:	e003      	b.n	8003e30 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003e28:	68bb      	ldr	r3, [r7, #8]
 8003e2a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2200      	movs	r2, #0
 8003e34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003e38:	e02a      	b.n	8003e90 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003e3a:	683b      	ldr	r3, [r7, #0]
 8003e3c:	9300      	str	r3, [sp, #0]
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2200      	movs	r2, #0
 8003e42:	2180      	movs	r1, #128	; 0x80
 8003e44:	68f8      	ldr	r0, [r7, #12]
 8003e46:	f000 fc53 	bl	80046f0 <UART_WaitOnFlagUntilTimeout>
 8003e4a:	4603      	mov	r3, r0
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d001      	beq.n	8003e54 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003e50:	2303      	movs	r3, #3
 8003e52:	e036      	b.n	8003ec2 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d10b      	bne.n	8003e72 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	881b      	ldrh	r3, [r3, #0]
 8003e5e:	461a      	mov	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e68:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e6a:	69bb      	ldr	r3, [r7, #24]
 8003e6c:	3302      	adds	r3, #2
 8003e6e:	61bb      	str	r3, [r7, #24]
 8003e70:	e007      	b.n	8003e82 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	781a      	ldrb	r2, [r3, #0]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e7c:	69fb      	ldr	r3, [r7, #28]
 8003e7e:	3301      	adds	r3, #1
 8003e80:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e86:	b29b      	uxth	r3, r3
 8003e88:	3b01      	subs	r3, #1
 8003e8a:	b29a      	uxth	r2, r3
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d1cf      	bne.n	8003e3a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	9300      	str	r3, [sp, #0]
 8003e9e:	697b      	ldr	r3, [r7, #20]
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	2140      	movs	r1, #64	; 0x40
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 fc23 	bl	80046f0 <UART_WaitOnFlagUntilTimeout>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d001      	beq.n	8003eb4 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003eb0:	2303      	movs	r3, #3
 8003eb2:	e006      	b.n	8003ec2 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2220      	movs	r2, #32
 8003eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	e000      	b.n	8003ec2 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003ec0:	2302      	movs	r3, #2
  }
}
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	3720      	adds	r7, #32
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}

08003eca <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003eca:	b580      	push	{r7, lr}
 8003ecc:	b08c      	sub	sp, #48	; 0x30
 8003ece:	af00      	add	r7, sp, #0
 8003ed0:	60f8      	str	r0, [r7, #12]
 8003ed2:	60b9      	str	r1, [r7, #8]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ede:	b2db      	uxtb	r3, r3
 8003ee0:	2b20      	cmp	r3, #32
 8003ee2:	d152      	bne.n	8003f8a <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ee4:	68bb      	ldr	r3, [r7, #8]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d002      	beq.n	8003ef0 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8003eea:	88fb      	ldrh	r3, [r7, #6]
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d101      	bne.n	8003ef4 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8003ef0:	2301      	movs	r3, #1
 8003ef2:	e04b      	b.n	8003f8c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d101      	bne.n	8003f02 <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8003efe:	2302      	movs	r3, #2
 8003f00:	e044      	b.n	8003f8c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2201      	movs	r2, #1
 8003f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8003f10:	88fb      	ldrh	r3, [r7, #6]
 8003f12:	461a      	mov	r2, r3
 8003f14:	68b9      	ldr	r1, [r7, #8]
 8003f16:	68f8      	ldr	r0, [r7, #12]
 8003f18:	f000 fc58 	bl	80047cc <UART_Start_Receive_DMA>
 8003f1c:	4603      	mov	r3, r0
 8003f1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8003f22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d12c      	bne.n	8003f84 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d125      	bne.n	8003f7e <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003f32:	2300      	movs	r3, #0
 8003f34:	613b      	str	r3, [r7, #16]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	613b      	str	r3, [r7, #16]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	613b      	str	r3, [r7, #16]
 8003f46:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	330c      	adds	r3, #12
 8003f4e:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f50:	69bb      	ldr	r3, [r7, #24]
 8003f52:	e853 3f00 	ldrex	r3, [r3]
 8003f56:	617b      	str	r3, [r7, #20]
   return(result);
 8003f58:	697b      	ldr	r3, [r7, #20]
 8003f5a:	f043 0310 	orr.w	r3, r3, #16
 8003f5e:	62bb      	str	r3, [r7, #40]	; 0x28
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	330c      	adds	r3, #12
 8003f66:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f68:	627a      	str	r2, [r7, #36]	; 0x24
 8003f6a:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f6c:	6a39      	ldr	r1, [r7, #32]
 8003f6e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f70:	e841 2300 	strex	r3, r2, [r1]
 8003f74:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d1e5      	bne.n	8003f48 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8003f7c:	e002      	b.n	8003f84 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8003f84:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8003f88:	e000      	b.n	8003f8c <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8003f8a:	2302      	movs	r3, #2
  }
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3730      	adds	r7, #48	; 0x30
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b0ba      	sub	sp, #232	; 0xe8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	68db      	ldr	r3, [r3, #12]
 8003fac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	695b      	ldr	r3, [r3, #20]
 8003fb6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003fba:	2300      	movs	r3, #0
 8003fbc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003fc6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fca:	f003 030f 	and.w	r3, r3, #15
 8003fce:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003fd2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10f      	bne.n	8003ffa <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d009      	beq.n	8003ffa <HAL_UART_IRQHandler+0x66>
 8003fe6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003fea:	f003 0320 	and.w	r3, r3, #32
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d003      	beq.n	8003ffa <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	f000 fd8f 	bl	8004b16 <UART_Receive_IT>
      return;
 8003ff8:	e256      	b.n	80044a8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003ffa:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	f000 80de 	beq.w	80041c0 <HAL_UART_IRQHandler+0x22c>
 8004004:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004008:	f003 0301 	and.w	r3, r3, #1
 800400c:	2b00      	cmp	r3, #0
 800400e:	d106      	bne.n	800401e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004010:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004014:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 80d1 	beq.w	80041c0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800401e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004022:	f003 0301 	and.w	r3, r3, #1
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00b      	beq.n	8004042 <HAL_UART_IRQHandler+0xae>
 800402a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800402e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004032:	2b00      	cmp	r3, #0
 8004034:	d005      	beq.n	8004042 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800403a:	f043 0201 	orr.w	r2, r3, #1
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004046:	f003 0304 	and.w	r3, r3, #4
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00b      	beq.n	8004066 <HAL_UART_IRQHandler+0xd2>
 800404e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004052:	f003 0301 	and.w	r3, r3, #1
 8004056:	2b00      	cmp	r3, #0
 8004058:	d005      	beq.n	8004066 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800405e:	f043 0202 	orr.w	r2, r3, #2
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800406a:	f003 0302 	and.w	r3, r3, #2
 800406e:	2b00      	cmp	r3, #0
 8004070:	d00b      	beq.n	800408a <HAL_UART_IRQHandler+0xf6>
 8004072:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d005      	beq.n	800408a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004082:	f043 0204 	orr.w	r2, r3, #4
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800408a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800408e:	f003 0308 	and.w	r3, r3, #8
 8004092:	2b00      	cmp	r3, #0
 8004094:	d011      	beq.n	80040ba <HAL_UART_IRQHandler+0x126>
 8004096:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800409a:	f003 0320 	and.w	r3, r3, #32
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d105      	bne.n	80040ae <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80040a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80040a6:	f003 0301 	and.w	r3, r3, #1
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d005      	beq.n	80040ba <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040b2:	f043 0208 	orr.w	r2, r3, #8
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040be:	2b00      	cmp	r3, #0
 80040c0:	f000 81ed 	beq.w	800449e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80040c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040c8:	f003 0320 	and.w	r3, r3, #32
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d008      	beq.n	80040e2 <HAL_UART_IRQHandler+0x14e>
 80040d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040d4:	f003 0320 	and.w	r3, r3, #32
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d002      	beq.n	80040e2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 fd1a 	bl	8004b16 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	695b      	ldr	r3, [r3, #20]
 80040e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ec:	2b40      	cmp	r3, #64	; 0x40
 80040ee:	bf0c      	ite	eq
 80040f0:	2301      	moveq	r3, #1
 80040f2:	2300      	movne	r3, #0
 80040f4:	b2db      	uxtb	r3, r3
 80040f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fe:	f003 0308 	and.w	r3, r3, #8
 8004102:	2b00      	cmp	r3, #0
 8004104:	d103      	bne.n	800410e <HAL_UART_IRQHandler+0x17a>
 8004106:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800410a:	2b00      	cmp	r3, #0
 800410c:	d04f      	beq.n	80041ae <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	f000 fc22 	bl	8004958 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800411e:	2b40      	cmp	r3, #64	; 0x40
 8004120:	d141      	bne.n	80041a6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	3314      	adds	r3, #20
 8004128:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800412c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004130:	e853 3f00 	ldrex	r3, [r3]
 8004134:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004138:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800413c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004140:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	3314      	adds	r3, #20
 800414a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800414e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004152:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004156:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800415a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800415e:	e841 2300 	strex	r3, r2, [r1]
 8004162:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004166:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1d9      	bne.n	8004122 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004172:	2b00      	cmp	r3, #0
 8004174:	d013      	beq.n	800419e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800417a:	4a7d      	ldr	r2, [pc, #500]	; (8004370 <HAL_UART_IRQHandler+0x3dc>)
 800417c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004182:	4618      	mov	r0, r3
 8004184:	f7fd fc72 	bl	8001a6c <HAL_DMA_Abort_IT>
 8004188:	4603      	mov	r3, r0
 800418a:	2b00      	cmp	r3, #0
 800418c:	d016      	beq.n	80041bc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004192:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004194:	687a      	ldr	r2, [r7, #4]
 8004196:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004198:	4610      	mov	r0, r2
 800419a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800419c:	e00e      	b.n	80041bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 f9a4 	bl	80044ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041a4:	e00a      	b.n	80041bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 f9a0 	bl	80044ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041ac:	e006      	b.n	80041bc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f000 f99c 	bl	80044ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	2200      	movs	r2, #0
 80041b8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80041ba:	e170      	b.n	800449e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041bc:	bf00      	nop
    return;
 80041be:	e16e      	b.n	800449e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041c4:	2b01      	cmp	r3, #1
 80041c6:	f040 814a 	bne.w	800445e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80041ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80041ce:	f003 0310 	and.w	r3, r3, #16
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 8143 	beq.w	800445e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80041d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80041dc:	f003 0310 	and.w	r3, r3, #16
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	f000 813c 	beq.w	800445e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80041e6:	2300      	movs	r3, #0
 80041e8:	60bb      	str	r3, [r7, #8]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	60bb      	str	r3, [r7, #8]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	60bb      	str	r3, [r7, #8]
 80041fa:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004206:	2b40      	cmp	r3, #64	; 0x40
 8004208:	f040 80b4 	bne.w	8004374 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004218:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800421c:	2b00      	cmp	r3, #0
 800421e:	f000 8140 	beq.w	80044a2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004226:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800422a:	429a      	cmp	r2, r3
 800422c:	f080 8139 	bcs.w	80044a2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004236:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800423c:	69db      	ldr	r3, [r3, #28]
 800423e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004242:	f000 8088 	beq.w	8004356 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	330c      	adds	r3, #12
 800424c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004250:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004254:	e853 3f00 	ldrex	r3, [r3]
 8004258:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800425c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004260:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004264:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	330c      	adds	r3, #12
 800426e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8004272:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004276:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800427a:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800427e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004282:	e841 2300 	strex	r3, r2, [r1]
 8004286:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800428a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800428e:	2b00      	cmp	r3, #0
 8004290:	d1d9      	bne.n	8004246 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	3314      	adds	r3, #20
 8004298:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800429c:	e853 3f00 	ldrex	r3, [r3]
 80042a0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80042a2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80042a4:	f023 0301 	bic.w	r3, r3, #1
 80042a8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	3314      	adds	r3, #20
 80042b2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80042b6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80042ba:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042bc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80042be:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80042c2:	e841 2300 	strex	r3, r2, [r1]
 80042c6:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80042c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d1e1      	bne.n	8004292 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	3314      	adds	r3, #20
 80042d4:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042d6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042d8:	e853 3f00 	ldrex	r3, [r3]
 80042dc:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80042de:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80042e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042e4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	3314      	adds	r3, #20
 80042ee:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80042f2:	66fa      	str	r2, [r7, #108]	; 0x6c
 80042f4:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042f6:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80042f8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80042fa:	e841 2300 	strex	r3, r2, [r1]
 80042fe:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8004300:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004302:	2b00      	cmp	r3, #0
 8004304:	d1e3      	bne.n	80042ce <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2220      	movs	r2, #32
 800430a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	330c      	adds	r3, #12
 800431a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800431c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800431e:	e853 3f00 	ldrex	r3, [r3]
 8004322:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004324:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004326:	f023 0310 	bic.w	r3, r3, #16
 800432a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	330c      	adds	r3, #12
 8004334:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004338:	65ba      	str	r2, [r7, #88]	; 0x58
 800433a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800433c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800433e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004340:	e841 2300 	strex	r3, r2, [r1]
 8004344:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004346:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004348:	2b00      	cmp	r3, #0
 800434a:	d1e3      	bne.n	8004314 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004350:	4618      	mov	r0, r3
 8004352:	f7fd fb1b 	bl	800198c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800435e:	b29b      	uxth	r3, r3
 8004360:	1ad3      	subs	r3, r2, r3
 8004362:	b29b      	uxth	r3, r3
 8004364:	4619      	mov	r1, r3
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f7fc fc96 	bl	8000c98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800436c:	e099      	b.n	80044a2 <HAL_UART_IRQHandler+0x50e>
 800436e:	bf00      	nop
 8004370:	08004a1f 	.word	0x08004a1f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800437c:	b29b      	uxth	r3, r3
 800437e:	1ad3      	subs	r3, r2, r3
 8004380:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004388:	b29b      	uxth	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	f000 808b 	beq.w	80044a6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8004390:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004394:	2b00      	cmp	r3, #0
 8004396:	f000 8086 	beq.w	80044a6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	330c      	adds	r3, #12
 80043a0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043a4:	e853 3f00 	ldrex	r3, [r3]
 80043a8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80043aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80043b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	330c      	adds	r3, #12
 80043ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80043be:	647a      	str	r2, [r7, #68]	; 0x44
 80043c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80043c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80043c6:	e841 2300 	strex	r3, r2, [r1]
 80043ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80043cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d1e3      	bne.n	800439a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	3314      	adds	r3, #20
 80043d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043dc:	e853 3f00 	ldrex	r3, [r3]
 80043e0:	623b      	str	r3, [r7, #32]
   return(result);
 80043e2:	6a3b      	ldr	r3, [r7, #32]
 80043e4:	f023 0301 	bic.w	r3, r3, #1
 80043e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	3314      	adds	r3, #20
 80043f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80043f6:	633a      	str	r2, [r7, #48]	; 0x30
 80043f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80043fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80043fe:	e841 2300 	strex	r3, r2, [r1]
 8004402:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004406:	2b00      	cmp	r3, #0
 8004408:	d1e3      	bne.n	80043d2 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2220      	movs	r2, #32
 800440e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	330c      	adds	r3, #12
 800441e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004420:	693b      	ldr	r3, [r7, #16]
 8004422:	e853 3f00 	ldrex	r3, [r3]
 8004426:	60fb      	str	r3, [r7, #12]
   return(result);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f023 0310 	bic.w	r3, r3, #16
 800442e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	330c      	adds	r3, #12
 8004438:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800443c:	61fa      	str	r2, [r7, #28]
 800443e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004440:	69b9      	ldr	r1, [r7, #24]
 8004442:	69fa      	ldr	r2, [r7, #28]
 8004444:	e841 2300 	strex	r3, r2, [r1]
 8004448:	617b      	str	r3, [r7, #20]
   return(result);
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1e3      	bne.n	8004418 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004450:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004454:	4619      	mov	r1, r3
 8004456:	6878      	ldr	r0, [r7, #4]
 8004458:	f7fc fc1e 	bl	8000c98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800445c:	e023      	b.n	80044a6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800445e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004462:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004466:	2b00      	cmp	r3, #0
 8004468:	d009      	beq.n	800447e <HAL_UART_IRQHandler+0x4ea>
 800446a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800446e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004472:	2b00      	cmp	r3, #0
 8004474:	d003      	beq.n	800447e <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f000 fae5 	bl	8004a46 <UART_Transmit_IT>
    return;
 800447c:	e014      	b.n	80044a8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800447e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00e      	beq.n	80044a8 <HAL_UART_IRQHandler+0x514>
 800448a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800448e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004492:	2b00      	cmp	r3, #0
 8004494:	d008      	beq.n	80044a8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8004496:	6878      	ldr	r0, [r7, #4]
 8004498:	f000 fb25 	bl	8004ae6 <UART_EndTransmit_IT>
    return;
 800449c:	e004      	b.n	80044a8 <HAL_UART_IRQHandler+0x514>
    return;
 800449e:	bf00      	nop
 80044a0:	e002      	b.n	80044a8 <HAL_UART_IRQHandler+0x514>
      return;
 80044a2:	bf00      	nop
 80044a4:	e000      	b.n	80044a8 <HAL_UART_IRQHandler+0x514>
      return;
 80044a6:	bf00      	nop
  }
}
 80044a8:	37e8      	adds	r7, #232	; 0xe8
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
 80044ae:	bf00      	nop

080044b0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80044b8:	bf00      	nop
 80044ba:	370c      	adds	r7, #12
 80044bc:	46bd      	mov	sp, r7
 80044be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c2:	4770      	bx	lr

080044c4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b083      	sub	sp, #12
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80044cc:	bf00      	nop
 80044ce:	370c      	adds	r7, #12
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr

080044d8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80044d8:	b480      	push	{r7}
 80044da:	b083      	sub	sp, #12
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80044e0:	bf00      	nop
 80044e2:	370c      	adds	r7, #12
 80044e4:	46bd      	mov	sp, r7
 80044e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ea:	4770      	bx	lr

080044ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80044f4:	bf00      	nop
 80044f6:	370c      	adds	r7, #12
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b09c      	sub	sp, #112	; 0x70
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800450c:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004518:	2b00      	cmp	r3, #0
 800451a:	d172      	bne.n	8004602 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800451c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800451e:	2200      	movs	r2, #0
 8004520:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004522:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	330c      	adds	r3, #12
 8004528:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800452a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800452c:	e853 3f00 	ldrex	r3, [r3]
 8004530:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8004532:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004534:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004538:	66bb      	str	r3, [r7, #104]	; 0x68
 800453a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	330c      	adds	r3, #12
 8004540:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004542:	65ba      	str	r2, [r7, #88]	; 0x58
 8004544:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004546:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004548:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800454a:	e841 2300 	strex	r3, r2, [r1]
 800454e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004550:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004552:	2b00      	cmp	r3, #0
 8004554:	d1e5      	bne.n	8004522 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004556:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	3314      	adds	r3, #20
 800455c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800455e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004560:	e853 3f00 	ldrex	r3, [r3]
 8004564:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004566:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004568:	f023 0301 	bic.w	r3, r3, #1
 800456c:	667b      	str	r3, [r7, #100]	; 0x64
 800456e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	3314      	adds	r3, #20
 8004574:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004576:	647a      	str	r2, [r7, #68]	; 0x44
 8004578:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800457a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800457c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800457e:	e841 2300 	strex	r3, r2, [r1]
 8004582:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004584:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004586:	2b00      	cmp	r3, #0
 8004588:	d1e5      	bne.n	8004556 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800458a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	3314      	adds	r3, #20
 8004590:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004594:	e853 3f00 	ldrex	r3, [r3]
 8004598:	623b      	str	r3, [r7, #32]
   return(result);
 800459a:	6a3b      	ldr	r3, [r7, #32]
 800459c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045a0:	663b      	str	r3, [r7, #96]	; 0x60
 80045a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	3314      	adds	r3, #20
 80045a8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80045aa:	633a      	str	r2, [r7, #48]	; 0x30
 80045ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80045b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80045b2:	e841 2300 	strex	r3, r2, [r1]
 80045b6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80045b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d1e5      	bne.n	800458a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80045be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045c0:	2220      	movs	r2, #32
 80045c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80045c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ca:	2b01      	cmp	r3, #1
 80045cc:	d119      	bne.n	8004602 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80045ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	330c      	adds	r3, #12
 80045d4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	e853 3f00 	ldrex	r3, [r3]
 80045dc:	60fb      	str	r3, [r7, #12]
   return(result);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f023 0310 	bic.w	r3, r3, #16
 80045e4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80045e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	330c      	adds	r3, #12
 80045ec:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80045ee:	61fa      	str	r2, [r7, #28]
 80045f0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045f2:	69b9      	ldr	r1, [r7, #24]
 80045f4:	69fa      	ldr	r2, [r7, #28]
 80045f6:	e841 2300 	strex	r3, r2, [r1]
 80045fa:	617b      	str	r3, [r7, #20]
   return(result);
 80045fc:	697b      	ldr	r3, [r7, #20]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d1e5      	bne.n	80045ce <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004602:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004606:	2b01      	cmp	r3, #1
 8004608:	d106      	bne.n	8004618 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800460a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800460c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800460e:	4619      	mov	r1, r3
 8004610:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8004612:	f7fc fb41 	bl	8000c98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8004616:	e002      	b.n	800461e <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8004618:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800461a:	f7ff ff53 	bl	80044c4 <HAL_UART_RxCpltCallback>
}
 800461e:	bf00      	nop
 8004620:	3770      	adds	r7, #112	; 0x70
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}

08004626 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004626:	b580      	push	{r7, lr}
 8004628:	b084      	sub	sp, #16
 800462a:	af00      	add	r7, sp, #0
 800462c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004632:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004638:	2b01      	cmp	r3, #1
 800463a:	d108      	bne.n	800464e <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004640:	085b      	lsrs	r3, r3, #1
 8004642:	b29b      	uxth	r3, r3
 8004644:	4619      	mov	r1, r3
 8004646:	68f8      	ldr	r0, [r7, #12]
 8004648:	f7fc fb26 	bl	8000c98 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800464c:	e002      	b.n	8004654 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800464e:	68f8      	ldr	r0, [r7, #12]
 8004650:	f7ff ff42 	bl	80044d8 <HAL_UART_RxHalfCpltCallback>
}
 8004654:	bf00      	nop
 8004656:	3710      	adds	r7, #16
 8004658:	46bd      	mov	sp, r7
 800465a:	bd80      	pop	{r7, pc}

0800465c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b084      	sub	sp, #16
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004664:	2300      	movs	r3, #0
 8004666:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800466c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	695b      	ldr	r3, [r3, #20]
 8004674:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004678:	2b80      	cmp	r3, #128	; 0x80
 800467a:	bf0c      	ite	eq
 800467c:	2301      	moveq	r3, #1
 800467e:	2300      	movne	r3, #0
 8004680:	b2db      	uxtb	r3, r3
 8004682:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b21      	cmp	r3, #33	; 0x21
 800468e:	d108      	bne.n	80046a2 <UART_DMAError+0x46>
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d005      	beq.n	80046a2 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004696:	68bb      	ldr	r3, [r7, #8]
 8004698:	2200      	movs	r2, #0
 800469a:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800469c:	68b8      	ldr	r0, [r7, #8]
 800469e:	f000 f933 	bl	8004908 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	695b      	ldr	r3, [r3, #20]
 80046a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80046ac:	2b40      	cmp	r3, #64	; 0x40
 80046ae:	bf0c      	ite	eq
 80046b0:	2301      	moveq	r3, #1
 80046b2:	2300      	movne	r3, #0
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80046b8:	68bb      	ldr	r3, [r7, #8]
 80046ba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80046be:	b2db      	uxtb	r3, r3
 80046c0:	2b22      	cmp	r3, #34	; 0x22
 80046c2:	d108      	bne.n	80046d6 <UART_DMAError+0x7a>
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d005      	beq.n	80046d6 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80046ca:	68bb      	ldr	r3, [r7, #8]
 80046cc:	2200      	movs	r2, #0
 80046ce:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80046d0:	68b8      	ldr	r0, [r7, #8]
 80046d2:	f000 f941 	bl	8004958 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80046d6:	68bb      	ldr	r3, [r7, #8]
 80046d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046da:	f043 0210 	orr.w	r2, r3, #16
 80046de:	68bb      	ldr	r3, [r7, #8]
 80046e0:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046e2:	68b8      	ldr	r0, [r7, #8]
 80046e4:	f7ff ff02 	bl	80044ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046e8:	bf00      	nop
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}

080046f0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b090      	sub	sp, #64	; 0x40
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	60f8      	str	r0, [r7, #12]
 80046f8:	60b9      	str	r1, [r7, #8]
 80046fa:	603b      	str	r3, [r7, #0]
 80046fc:	4613      	mov	r3, r2
 80046fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004700:	e050      	b.n	80047a4 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004702:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004704:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004708:	d04c      	beq.n	80047a4 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800470a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800470c:	2b00      	cmp	r3, #0
 800470e:	d007      	beq.n	8004720 <UART_WaitOnFlagUntilTimeout+0x30>
 8004710:	f7fc fef4 	bl	80014fc <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800471c:	429a      	cmp	r2, r3
 800471e:	d241      	bcs.n	80047a4 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	330c      	adds	r3, #12
 8004726:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004728:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800472a:	e853 3f00 	ldrex	r3, [r3]
 800472e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004732:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004736:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	330c      	adds	r3, #12
 800473e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004740:	637a      	str	r2, [r7, #52]	; 0x34
 8004742:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004744:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004746:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004748:	e841 2300 	strex	r3, r2, [r1]
 800474c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800474e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1e5      	bne.n	8004720 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	3314      	adds	r3, #20
 800475a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800475c:	697b      	ldr	r3, [r7, #20]
 800475e:	e853 3f00 	ldrex	r3, [r3]
 8004762:	613b      	str	r3, [r7, #16]
   return(result);
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	f023 0301 	bic.w	r3, r3, #1
 800476a:	63bb      	str	r3, [r7, #56]	; 0x38
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	3314      	adds	r3, #20
 8004772:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004774:	623a      	str	r2, [r7, #32]
 8004776:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004778:	69f9      	ldr	r1, [r7, #28]
 800477a:	6a3a      	ldr	r2, [r7, #32]
 800477c:	e841 2300 	strex	r3, r2, [r1]
 8004780:	61bb      	str	r3, [r7, #24]
   return(result);
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d1e5      	bne.n	8004754 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2220      	movs	r2, #32
 800478c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	2220      	movs	r2, #32
 8004794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2200      	movs	r2, #0
 800479c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80047a0:	2303      	movs	r3, #3
 80047a2:	e00f      	b.n	80047c4 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	681a      	ldr	r2, [r3, #0]
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	4013      	ands	r3, r2
 80047ae:	68ba      	ldr	r2, [r7, #8]
 80047b0:	429a      	cmp	r2, r3
 80047b2:	bf0c      	ite	eq
 80047b4:	2301      	moveq	r3, #1
 80047b6:	2300      	movne	r3, #0
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	461a      	mov	r2, r3
 80047bc:	79fb      	ldrb	r3, [r7, #7]
 80047be:	429a      	cmp	r2, r3
 80047c0:	d09f      	beq.n	8004702 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3740      	adds	r7, #64	; 0x40
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b098      	sub	sp, #96	; 0x60
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	4613      	mov	r3, r2
 80047d8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80047da:	68ba      	ldr	r2, [r7, #8]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	88fa      	ldrh	r2, [r7, #6]
 80047e4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2200      	movs	r2, #0
 80047ea:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	2222      	movs	r2, #34	; 0x22
 80047f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047f8:	4a40      	ldr	r2, [pc, #256]	; (80048fc <UART_Start_Receive_DMA+0x130>)
 80047fa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004800:	4a3f      	ldr	r2, [pc, #252]	; (8004900 <UART_Start_Receive_DMA+0x134>)
 8004802:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004808:	4a3e      	ldr	r2, [pc, #248]	; (8004904 <UART_Start_Receive_DMA+0x138>)
 800480a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004810:	2200      	movs	r2, #0
 8004812:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004814:	f107 0308 	add.w	r3, r7, #8
 8004818:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	3304      	adds	r3, #4
 8004824:	4619      	mov	r1, r3
 8004826:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	88fb      	ldrh	r3, [r7, #6]
 800482c:	f7fd f856 	bl	80018dc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8004830:	2300      	movs	r3, #0
 8004832:	613b      	str	r3, [r7, #16]
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	613b      	str	r3, [r7, #16]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	613b      	str	r3, [r7, #16]
 8004844:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	2b00      	cmp	r3, #0
 8004854:	d019      	beq.n	800488a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	330c      	adds	r3, #12
 800485c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800485e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004860:	e853 3f00 	ldrex	r3, [r3]
 8004864:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004866:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004868:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800486c:	65bb      	str	r3, [r7, #88]	; 0x58
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	330c      	adds	r3, #12
 8004874:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004876:	64fa      	str	r2, [r7, #76]	; 0x4c
 8004878:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800487a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800487c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800487e:	e841 2300 	strex	r3, r2, [r1]
 8004882:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8004884:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004886:	2b00      	cmp	r3, #0
 8004888:	d1e5      	bne.n	8004856 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	3314      	adds	r3, #20
 8004890:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004894:	e853 3f00 	ldrex	r3, [r3]
 8004898:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800489a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489c:	f043 0301 	orr.w	r3, r3, #1
 80048a0:	657b      	str	r3, [r7, #84]	; 0x54
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	3314      	adds	r3, #20
 80048a8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80048aa:	63ba      	str	r2, [r7, #56]	; 0x38
 80048ac:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048ae:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80048b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80048b2:	e841 2300 	strex	r3, r2, [r1]
 80048b6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80048b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d1e5      	bne.n	800488a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	3314      	adds	r3, #20
 80048c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c6:	69bb      	ldr	r3, [r7, #24]
 80048c8:	e853 3f00 	ldrex	r3, [r3]
 80048cc:	617b      	str	r3, [r7, #20]
   return(result);
 80048ce:	697b      	ldr	r3, [r7, #20]
 80048d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80048d4:	653b      	str	r3, [r7, #80]	; 0x50
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	3314      	adds	r3, #20
 80048dc:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80048de:	627a      	str	r2, [r7, #36]	; 0x24
 80048e0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048e2:	6a39      	ldr	r1, [r7, #32]
 80048e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048e6:	e841 2300 	strex	r3, r2, [r1]
 80048ea:	61fb      	str	r3, [r7, #28]
   return(result);
 80048ec:	69fb      	ldr	r3, [r7, #28]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1e5      	bne.n	80048be <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80048f2:	2300      	movs	r3, #0
}
 80048f4:	4618      	mov	r0, r3
 80048f6:	3760      	adds	r7, #96	; 0x60
 80048f8:	46bd      	mov	sp, r7
 80048fa:	bd80      	pop	{r7, pc}
 80048fc:	08004501 	.word	0x08004501
 8004900:	08004627 	.word	0x08004627
 8004904:	0800465d 	.word	0x0800465d

08004908 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004908:	b480      	push	{r7}
 800490a:	b089      	sub	sp, #36	; 0x24
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	330c      	adds	r3, #12
 8004916:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	e853 3f00 	ldrex	r3, [r3]
 800491e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004920:	68bb      	ldr	r3, [r7, #8]
 8004922:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004926:	61fb      	str	r3, [r7, #28]
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	330c      	adds	r3, #12
 800492e:	69fa      	ldr	r2, [r7, #28]
 8004930:	61ba      	str	r2, [r7, #24]
 8004932:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004934:	6979      	ldr	r1, [r7, #20]
 8004936:	69ba      	ldr	r2, [r7, #24]
 8004938:	e841 2300 	strex	r3, r2, [r1]
 800493c:	613b      	str	r3, [r7, #16]
   return(result);
 800493e:	693b      	ldr	r3, [r7, #16]
 8004940:	2b00      	cmp	r3, #0
 8004942:	d1e5      	bne.n	8004910 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2220      	movs	r2, #32
 8004948:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 800494c:	bf00      	nop
 800494e:	3724      	adds	r7, #36	; 0x24
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr

08004958 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004958:	b480      	push	{r7}
 800495a:	b095      	sub	sp, #84	; 0x54
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	330c      	adds	r3, #12
 8004966:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004968:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800496a:	e853 3f00 	ldrex	r3, [r3]
 800496e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004972:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004976:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	330c      	adds	r3, #12
 800497e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004980:	643a      	str	r2, [r7, #64]	; 0x40
 8004982:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004984:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004986:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004988:	e841 2300 	strex	r3, r2, [r1]
 800498c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800498e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004990:	2b00      	cmp	r3, #0
 8004992:	d1e5      	bne.n	8004960 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	3314      	adds	r3, #20
 800499a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800499c:	6a3b      	ldr	r3, [r7, #32]
 800499e:	e853 3f00 	ldrex	r3, [r3]
 80049a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80049a4:	69fb      	ldr	r3, [r7, #28]
 80049a6:	f023 0301 	bic.w	r3, r3, #1
 80049aa:	64bb      	str	r3, [r7, #72]	; 0x48
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	3314      	adds	r3, #20
 80049b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80049b4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80049b6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80049ba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80049bc:	e841 2300 	strex	r3, r2, [r1]
 80049c0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80049c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d1e5      	bne.n	8004994 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	d119      	bne.n	8004a04 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	330c      	adds	r3, #12
 80049d6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	e853 3f00 	ldrex	r3, [r3]
 80049de:	60bb      	str	r3, [r7, #8]
   return(result);
 80049e0:	68bb      	ldr	r3, [r7, #8]
 80049e2:	f023 0310 	bic.w	r3, r3, #16
 80049e6:	647b      	str	r3, [r7, #68]	; 0x44
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	330c      	adds	r3, #12
 80049ee:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80049f0:	61ba      	str	r2, [r7, #24]
 80049f2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f4:	6979      	ldr	r1, [r7, #20]
 80049f6:	69ba      	ldr	r2, [r7, #24]
 80049f8:	e841 2300 	strex	r3, r2, [r1]
 80049fc:	613b      	str	r3, [r7, #16]
   return(result);
 80049fe:	693b      	ldr	r3, [r7, #16]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1e5      	bne.n	80049d0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2220      	movs	r2, #32
 8004a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004a12:	bf00      	nop
 8004a14:	3754      	adds	r7, #84	; 0x54
 8004a16:	46bd      	mov	sp, r7
 8004a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a1c:	4770      	bx	lr

08004a1e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004a1e:	b580      	push	{r7, lr}
 8004a20:	b084      	sub	sp, #16
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a2a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	2200      	movs	r2, #0
 8004a30:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004a38:	68f8      	ldr	r0, [r7, #12]
 8004a3a:	f7ff fd57 	bl	80044ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004a3e:	bf00      	nop
 8004a40:	3710      	adds	r7, #16
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bd80      	pop	{r7, pc}

08004a46 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004a46:	b480      	push	{r7}
 8004a48:	b085      	sub	sp, #20
 8004a4a:	af00      	add	r7, sp, #0
 8004a4c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b21      	cmp	r3, #33	; 0x21
 8004a58:	d13e      	bne.n	8004ad8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a62:	d114      	bne.n	8004a8e <UART_Transmit_IT+0x48>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	691b      	ldr	r3, [r3, #16]
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d110      	bne.n	8004a8e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	881b      	ldrh	r3, [r3, #0]
 8004a76:	461a      	mov	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a80:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	1c9a      	adds	r2, r3, #2
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	621a      	str	r2, [r3, #32]
 8004a8c:	e008      	b.n	8004aa0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a1b      	ldr	r3, [r3, #32]
 8004a92:	1c59      	adds	r1, r3, #1
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	6211      	str	r1, [r2, #32]
 8004a98:	781a      	ldrb	r2, [r3, #0]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004aa4:	b29b      	uxth	r3, r3
 8004aa6:	3b01      	subs	r3, #1
 8004aa8:	b29b      	uxth	r3, r3
 8004aaa:	687a      	ldr	r2, [r7, #4]
 8004aac:	4619      	mov	r1, r3
 8004aae:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d10f      	bne.n	8004ad4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	68da      	ldr	r2, [r3, #12]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ac2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	68da      	ldr	r2, [r3, #12]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ad2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	e000      	b.n	8004ada <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004ad8:	2302      	movs	r3, #2
  }
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3714      	adds	r7, #20
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae4:	4770      	bx	lr

08004ae6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ae6:	b580      	push	{r7, lr}
 8004ae8:	b082      	sub	sp, #8
 8004aea:	af00      	add	r7, sp, #0
 8004aec:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	68da      	ldr	r2, [r3, #12]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004afc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2220      	movs	r2, #32
 8004b02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004b06:	6878      	ldr	r0, [r7, #4]
 8004b08:	f7ff fcd2 	bl	80044b0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3708      	adds	r7, #8
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}

08004b16 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004b16:	b580      	push	{r7, lr}
 8004b18:	b08c      	sub	sp, #48	; 0x30
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004b24:	b2db      	uxtb	r3, r3
 8004b26:	2b22      	cmp	r3, #34	; 0x22
 8004b28:	f040 80ab 	bne.w	8004c82 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b34:	d117      	bne.n	8004b66 <UART_Receive_IT+0x50>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	691b      	ldr	r3, [r3, #16]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d113      	bne.n	8004b66 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b46:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	685b      	ldr	r3, [r3, #4]
 8004b4e:	b29b      	uxth	r3, r3
 8004b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b54:	b29a      	uxth	r2, r3
 8004b56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b58:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b5e:	1c9a      	adds	r2, r3, #2
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	629a      	str	r2, [r3, #40]	; 0x28
 8004b64:	e026      	b.n	8004bb4 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b6a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	689b      	ldr	r3, [r3, #8]
 8004b74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b78:	d007      	beq.n	8004b8a <UART_Receive_IT+0x74>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d10a      	bne.n	8004b98 <UART_Receive_IT+0x82>
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d106      	bne.n	8004b98 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	685b      	ldr	r3, [r3, #4]
 8004b90:	b2da      	uxtb	r2, r3
 8004b92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b94:	701a      	strb	r2, [r3, #0]
 8004b96:	e008      	b.n	8004baa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	b2db      	uxtb	r3, r3
 8004ba0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ba8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bae:	1c5a      	adds	r2, r3, #1
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004bb8:	b29b      	uxth	r3, r3
 8004bba:	3b01      	subs	r3, #1
 8004bbc:	b29b      	uxth	r3, r3
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	4619      	mov	r1, r3
 8004bc2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d15a      	bne.n	8004c7e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f022 0220 	bic.w	r2, r2, #32
 8004bd6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	68da      	ldr	r2, [r3, #12]
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004be6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	695a      	ldr	r2, [r3, #20]
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f022 0201 	bic.w	r2, r2, #1
 8004bf6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2220      	movs	r2, #32
 8004bfc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c04:	2b01      	cmp	r3, #1
 8004c06:	d135      	bne.n	8004c74 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	330c      	adds	r3, #12
 8004c14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c16:	697b      	ldr	r3, [r7, #20]
 8004c18:	e853 3f00 	ldrex	r3, [r3]
 8004c1c:	613b      	str	r3, [r7, #16]
   return(result);
 8004c1e:	693b      	ldr	r3, [r7, #16]
 8004c20:	f023 0310 	bic.w	r3, r3, #16
 8004c24:	627b      	str	r3, [r7, #36]	; 0x24
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	330c      	adds	r3, #12
 8004c2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c2e:	623a      	str	r2, [r7, #32]
 8004c30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c32:	69f9      	ldr	r1, [r7, #28]
 8004c34:	6a3a      	ldr	r2, [r7, #32]
 8004c36:	e841 2300 	strex	r3, r2, [r1]
 8004c3a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c3c:	69bb      	ldr	r3, [r7, #24]
 8004c3e:	2b00      	cmp	r3, #0
 8004c40:	d1e5      	bne.n	8004c0e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0310 	and.w	r3, r3, #16
 8004c4c:	2b10      	cmp	r3, #16
 8004c4e:	d10a      	bne.n	8004c66 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004c50:	2300      	movs	r3, #0
 8004c52:	60fb      	str	r3, [r7, #12]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	60fb      	str	r3, [r7, #12]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	60fb      	str	r3, [r7, #12]
 8004c64:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	6878      	ldr	r0, [r7, #4]
 8004c6e:	f7fc f813 	bl	8000c98 <HAL_UARTEx_RxEventCallback>
 8004c72:	e002      	b.n	8004c7a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004c74:	6878      	ldr	r0, [r7, #4]
 8004c76:	f7ff fc25 	bl	80044c4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	e002      	b.n	8004c84 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8004c7e:	2300      	movs	r3, #0
 8004c80:	e000      	b.n	8004c84 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8004c82:	2302      	movs	r3, #2
  }
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3730      	adds	r7, #48	; 0x30
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c90:	b0c0      	sub	sp, #256	; 0x100
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004ca4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ca8:	68d9      	ldr	r1, [r3, #12]
 8004caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cae:	681a      	ldr	r2, [r3, #0]
 8004cb0:	ea40 0301 	orr.w	r3, r0, r1
 8004cb4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cba:	689a      	ldr	r2, [r3, #8]
 8004cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc0:	691b      	ldr	r3, [r3, #16]
 8004cc2:	431a      	orrs	r2, r3
 8004cc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	431a      	orrs	r2, r3
 8004ccc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd0:	69db      	ldr	r3, [r3, #28]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68db      	ldr	r3, [r3, #12]
 8004ce0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004ce4:	f021 010c 	bic.w	r1, r1, #12
 8004ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004cf2:	430b      	orrs	r3, r1
 8004cf4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004cf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004d02:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d06:	6999      	ldr	r1, [r3, #24]
 8004d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d0c:	681a      	ldr	r2, [r3, #0]
 8004d0e:	ea40 0301 	orr.w	r3, r0, r1
 8004d12:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d18:	681a      	ldr	r2, [r3, #0]
 8004d1a:	4b8f      	ldr	r3, [pc, #572]	; (8004f58 <UART_SetConfig+0x2cc>)
 8004d1c:	429a      	cmp	r2, r3
 8004d1e:	d005      	beq.n	8004d2c <UART_SetConfig+0xa0>
 8004d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	4b8d      	ldr	r3, [pc, #564]	; (8004f5c <UART_SetConfig+0x2d0>)
 8004d28:	429a      	cmp	r2, r3
 8004d2a:	d104      	bne.n	8004d36 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d2c:	f7fd fc10 	bl	8002550 <HAL_RCC_GetPCLK2Freq>
 8004d30:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d34:	e003      	b.n	8004d3e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d36:	f7fd fbf7 	bl	8002528 <HAL_RCC_GetPCLK1Freq>
 8004d3a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d42:	69db      	ldr	r3, [r3, #28]
 8004d44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d48:	f040 810c 	bne.w	8004f64 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d50:	2200      	movs	r2, #0
 8004d52:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d56:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d5a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d5e:	4622      	mov	r2, r4
 8004d60:	462b      	mov	r3, r5
 8004d62:	1891      	adds	r1, r2, r2
 8004d64:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d66:	415b      	adcs	r3, r3
 8004d68:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d6a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d6e:	4621      	mov	r1, r4
 8004d70:	eb12 0801 	adds.w	r8, r2, r1
 8004d74:	4629      	mov	r1, r5
 8004d76:	eb43 0901 	adc.w	r9, r3, r1
 8004d7a:	f04f 0200 	mov.w	r2, #0
 8004d7e:	f04f 0300 	mov.w	r3, #0
 8004d82:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d86:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d8a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d8e:	4690      	mov	r8, r2
 8004d90:	4699      	mov	r9, r3
 8004d92:	4623      	mov	r3, r4
 8004d94:	eb18 0303 	adds.w	r3, r8, r3
 8004d98:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004d9c:	462b      	mov	r3, r5
 8004d9e:	eb49 0303 	adc.w	r3, r9, r3
 8004da2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004da6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004daa:	685b      	ldr	r3, [r3, #4]
 8004dac:	2200      	movs	r2, #0
 8004dae:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004db2:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004db6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004dba:	460b      	mov	r3, r1
 8004dbc:	18db      	adds	r3, r3, r3
 8004dbe:	653b      	str	r3, [r7, #80]	; 0x50
 8004dc0:	4613      	mov	r3, r2
 8004dc2:	eb42 0303 	adc.w	r3, r2, r3
 8004dc6:	657b      	str	r3, [r7, #84]	; 0x54
 8004dc8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004dcc:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004dd0:	f7fb fa18 	bl	8000204 <__aeabi_uldivmod>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	460b      	mov	r3, r1
 8004dd8:	4b61      	ldr	r3, [pc, #388]	; (8004f60 <UART_SetConfig+0x2d4>)
 8004dda:	fba3 2302 	umull	r2, r3, r3, r2
 8004dde:	095b      	lsrs	r3, r3, #5
 8004de0:	011c      	lsls	r4, r3, #4
 8004de2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004de6:	2200      	movs	r2, #0
 8004de8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004dec:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004df0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004df4:	4642      	mov	r2, r8
 8004df6:	464b      	mov	r3, r9
 8004df8:	1891      	adds	r1, r2, r2
 8004dfa:	64b9      	str	r1, [r7, #72]	; 0x48
 8004dfc:	415b      	adcs	r3, r3
 8004dfe:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e00:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004e04:	4641      	mov	r1, r8
 8004e06:	eb12 0a01 	adds.w	sl, r2, r1
 8004e0a:	4649      	mov	r1, r9
 8004e0c:	eb43 0b01 	adc.w	fp, r3, r1
 8004e10:	f04f 0200 	mov.w	r2, #0
 8004e14:	f04f 0300 	mov.w	r3, #0
 8004e18:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e1c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e24:	4692      	mov	sl, r2
 8004e26:	469b      	mov	fp, r3
 8004e28:	4643      	mov	r3, r8
 8004e2a:	eb1a 0303 	adds.w	r3, sl, r3
 8004e2e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e32:	464b      	mov	r3, r9
 8004e34:	eb4b 0303 	adc.w	r3, fp, r3
 8004e38:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e40:	685b      	ldr	r3, [r3, #4]
 8004e42:	2200      	movs	r2, #0
 8004e44:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e48:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e4c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e50:	460b      	mov	r3, r1
 8004e52:	18db      	adds	r3, r3, r3
 8004e54:	643b      	str	r3, [r7, #64]	; 0x40
 8004e56:	4613      	mov	r3, r2
 8004e58:	eb42 0303 	adc.w	r3, r2, r3
 8004e5c:	647b      	str	r3, [r7, #68]	; 0x44
 8004e5e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e62:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004e66:	f7fb f9cd 	bl	8000204 <__aeabi_uldivmod>
 8004e6a:	4602      	mov	r2, r0
 8004e6c:	460b      	mov	r3, r1
 8004e6e:	4611      	mov	r1, r2
 8004e70:	4b3b      	ldr	r3, [pc, #236]	; (8004f60 <UART_SetConfig+0x2d4>)
 8004e72:	fba3 2301 	umull	r2, r3, r3, r1
 8004e76:	095b      	lsrs	r3, r3, #5
 8004e78:	2264      	movs	r2, #100	; 0x64
 8004e7a:	fb02 f303 	mul.w	r3, r2, r3
 8004e7e:	1acb      	subs	r3, r1, r3
 8004e80:	00db      	lsls	r3, r3, #3
 8004e82:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004e86:	4b36      	ldr	r3, [pc, #216]	; (8004f60 <UART_SetConfig+0x2d4>)
 8004e88:	fba3 2302 	umull	r2, r3, r3, r2
 8004e8c:	095b      	lsrs	r3, r3, #5
 8004e8e:	005b      	lsls	r3, r3, #1
 8004e90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e94:	441c      	add	r4, r3
 8004e96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004ea0:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004ea4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004ea8:	4642      	mov	r2, r8
 8004eaa:	464b      	mov	r3, r9
 8004eac:	1891      	adds	r1, r2, r2
 8004eae:	63b9      	str	r1, [r7, #56]	; 0x38
 8004eb0:	415b      	adcs	r3, r3
 8004eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004eb4:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004eb8:	4641      	mov	r1, r8
 8004eba:	1851      	adds	r1, r2, r1
 8004ebc:	6339      	str	r1, [r7, #48]	; 0x30
 8004ebe:	4649      	mov	r1, r9
 8004ec0:	414b      	adcs	r3, r1
 8004ec2:	637b      	str	r3, [r7, #52]	; 0x34
 8004ec4:	f04f 0200 	mov.w	r2, #0
 8004ec8:	f04f 0300 	mov.w	r3, #0
 8004ecc:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004ed0:	4659      	mov	r1, fp
 8004ed2:	00cb      	lsls	r3, r1, #3
 8004ed4:	4651      	mov	r1, sl
 8004ed6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004eda:	4651      	mov	r1, sl
 8004edc:	00ca      	lsls	r2, r1, #3
 8004ede:	4610      	mov	r0, r2
 8004ee0:	4619      	mov	r1, r3
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	4642      	mov	r2, r8
 8004ee6:	189b      	adds	r3, r3, r2
 8004ee8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004eec:	464b      	mov	r3, r9
 8004eee:	460a      	mov	r2, r1
 8004ef0:	eb42 0303 	adc.w	r3, r2, r3
 8004ef4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004efc:	685b      	ldr	r3, [r3, #4]
 8004efe:	2200      	movs	r2, #0
 8004f00:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f04:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004f08:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	18db      	adds	r3, r3, r3
 8004f10:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f12:	4613      	mov	r3, r2
 8004f14:	eb42 0303 	adc.w	r3, r2, r3
 8004f18:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f1a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f1e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004f22:	f7fb f96f 	bl	8000204 <__aeabi_uldivmod>
 8004f26:	4602      	mov	r2, r0
 8004f28:	460b      	mov	r3, r1
 8004f2a:	4b0d      	ldr	r3, [pc, #52]	; (8004f60 <UART_SetConfig+0x2d4>)
 8004f2c:	fba3 1302 	umull	r1, r3, r3, r2
 8004f30:	095b      	lsrs	r3, r3, #5
 8004f32:	2164      	movs	r1, #100	; 0x64
 8004f34:	fb01 f303 	mul.w	r3, r1, r3
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	00db      	lsls	r3, r3, #3
 8004f3c:	3332      	adds	r3, #50	; 0x32
 8004f3e:	4a08      	ldr	r2, [pc, #32]	; (8004f60 <UART_SetConfig+0x2d4>)
 8004f40:	fba2 2303 	umull	r2, r3, r2, r3
 8004f44:	095b      	lsrs	r3, r3, #5
 8004f46:	f003 0207 	and.w	r2, r3, #7
 8004f4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4422      	add	r2, r4
 8004f52:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f54:	e105      	b.n	8005162 <UART_SetConfig+0x4d6>
 8004f56:	bf00      	nop
 8004f58:	40011000 	.word	0x40011000
 8004f5c:	40011400 	.word	0x40011400
 8004f60:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f6e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004f72:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004f76:	4642      	mov	r2, r8
 8004f78:	464b      	mov	r3, r9
 8004f7a:	1891      	adds	r1, r2, r2
 8004f7c:	6239      	str	r1, [r7, #32]
 8004f7e:	415b      	adcs	r3, r3
 8004f80:	627b      	str	r3, [r7, #36]	; 0x24
 8004f82:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f86:	4641      	mov	r1, r8
 8004f88:	1854      	adds	r4, r2, r1
 8004f8a:	4649      	mov	r1, r9
 8004f8c:	eb43 0501 	adc.w	r5, r3, r1
 8004f90:	f04f 0200 	mov.w	r2, #0
 8004f94:	f04f 0300 	mov.w	r3, #0
 8004f98:	00eb      	lsls	r3, r5, #3
 8004f9a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f9e:	00e2      	lsls	r2, r4, #3
 8004fa0:	4614      	mov	r4, r2
 8004fa2:	461d      	mov	r5, r3
 8004fa4:	4643      	mov	r3, r8
 8004fa6:	18e3      	adds	r3, r4, r3
 8004fa8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004fac:	464b      	mov	r3, r9
 8004fae:	eb45 0303 	adc.w	r3, r5, r3
 8004fb2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004fc2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004fc6:	f04f 0200 	mov.w	r2, #0
 8004fca:	f04f 0300 	mov.w	r3, #0
 8004fce:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004fd2:	4629      	mov	r1, r5
 8004fd4:	008b      	lsls	r3, r1, #2
 8004fd6:	4621      	mov	r1, r4
 8004fd8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004fdc:	4621      	mov	r1, r4
 8004fde:	008a      	lsls	r2, r1, #2
 8004fe0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004fe4:	f7fb f90e 	bl	8000204 <__aeabi_uldivmod>
 8004fe8:	4602      	mov	r2, r0
 8004fea:	460b      	mov	r3, r1
 8004fec:	4b60      	ldr	r3, [pc, #384]	; (8005170 <UART_SetConfig+0x4e4>)
 8004fee:	fba3 2302 	umull	r2, r3, r3, r2
 8004ff2:	095b      	lsrs	r3, r3, #5
 8004ff4:	011c      	lsls	r4, r3, #4
 8004ff6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005000:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005004:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005008:	4642      	mov	r2, r8
 800500a:	464b      	mov	r3, r9
 800500c:	1891      	adds	r1, r2, r2
 800500e:	61b9      	str	r1, [r7, #24]
 8005010:	415b      	adcs	r3, r3
 8005012:	61fb      	str	r3, [r7, #28]
 8005014:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005018:	4641      	mov	r1, r8
 800501a:	1851      	adds	r1, r2, r1
 800501c:	6139      	str	r1, [r7, #16]
 800501e:	4649      	mov	r1, r9
 8005020:	414b      	adcs	r3, r1
 8005022:	617b      	str	r3, [r7, #20]
 8005024:	f04f 0200 	mov.w	r2, #0
 8005028:	f04f 0300 	mov.w	r3, #0
 800502c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005030:	4659      	mov	r1, fp
 8005032:	00cb      	lsls	r3, r1, #3
 8005034:	4651      	mov	r1, sl
 8005036:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800503a:	4651      	mov	r1, sl
 800503c:	00ca      	lsls	r2, r1, #3
 800503e:	4610      	mov	r0, r2
 8005040:	4619      	mov	r1, r3
 8005042:	4603      	mov	r3, r0
 8005044:	4642      	mov	r2, r8
 8005046:	189b      	adds	r3, r3, r2
 8005048:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800504c:	464b      	mov	r3, r9
 800504e:	460a      	mov	r2, r1
 8005050:	eb42 0303 	adc.w	r3, r2, r3
 8005054:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	67bb      	str	r3, [r7, #120]	; 0x78
 8005062:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005064:	f04f 0200 	mov.w	r2, #0
 8005068:	f04f 0300 	mov.w	r3, #0
 800506c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005070:	4649      	mov	r1, r9
 8005072:	008b      	lsls	r3, r1, #2
 8005074:	4641      	mov	r1, r8
 8005076:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800507a:	4641      	mov	r1, r8
 800507c:	008a      	lsls	r2, r1, #2
 800507e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005082:	f7fb f8bf 	bl	8000204 <__aeabi_uldivmod>
 8005086:	4602      	mov	r2, r0
 8005088:	460b      	mov	r3, r1
 800508a:	4b39      	ldr	r3, [pc, #228]	; (8005170 <UART_SetConfig+0x4e4>)
 800508c:	fba3 1302 	umull	r1, r3, r3, r2
 8005090:	095b      	lsrs	r3, r3, #5
 8005092:	2164      	movs	r1, #100	; 0x64
 8005094:	fb01 f303 	mul.w	r3, r1, r3
 8005098:	1ad3      	subs	r3, r2, r3
 800509a:	011b      	lsls	r3, r3, #4
 800509c:	3332      	adds	r3, #50	; 0x32
 800509e:	4a34      	ldr	r2, [pc, #208]	; (8005170 <UART_SetConfig+0x4e4>)
 80050a0:	fba2 2303 	umull	r2, r3, r2, r3
 80050a4:	095b      	lsrs	r3, r3, #5
 80050a6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050aa:	441c      	add	r4, r3
 80050ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050b0:	2200      	movs	r2, #0
 80050b2:	673b      	str	r3, [r7, #112]	; 0x70
 80050b4:	677a      	str	r2, [r7, #116]	; 0x74
 80050b6:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80050ba:	4642      	mov	r2, r8
 80050bc:	464b      	mov	r3, r9
 80050be:	1891      	adds	r1, r2, r2
 80050c0:	60b9      	str	r1, [r7, #8]
 80050c2:	415b      	adcs	r3, r3
 80050c4:	60fb      	str	r3, [r7, #12]
 80050c6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050ca:	4641      	mov	r1, r8
 80050cc:	1851      	adds	r1, r2, r1
 80050ce:	6039      	str	r1, [r7, #0]
 80050d0:	4649      	mov	r1, r9
 80050d2:	414b      	adcs	r3, r1
 80050d4:	607b      	str	r3, [r7, #4]
 80050d6:	f04f 0200 	mov.w	r2, #0
 80050da:	f04f 0300 	mov.w	r3, #0
 80050de:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80050e2:	4659      	mov	r1, fp
 80050e4:	00cb      	lsls	r3, r1, #3
 80050e6:	4651      	mov	r1, sl
 80050e8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80050ec:	4651      	mov	r1, sl
 80050ee:	00ca      	lsls	r2, r1, #3
 80050f0:	4610      	mov	r0, r2
 80050f2:	4619      	mov	r1, r3
 80050f4:	4603      	mov	r3, r0
 80050f6:	4642      	mov	r2, r8
 80050f8:	189b      	adds	r3, r3, r2
 80050fa:	66bb      	str	r3, [r7, #104]	; 0x68
 80050fc:	464b      	mov	r3, r9
 80050fe:	460a      	mov	r2, r1
 8005100:	eb42 0303 	adc.w	r3, r2, r3
 8005104:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005106:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	2200      	movs	r2, #0
 800510e:	663b      	str	r3, [r7, #96]	; 0x60
 8005110:	667a      	str	r2, [r7, #100]	; 0x64
 8005112:	f04f 0200 	mov.w	r2, #0
 8005116:	f04f 0300 	mov.w	r3, #0
 800511a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800511e:	4649      	mov	r1, r9
 8005120:	008b      	lsls	r3, r1, #2
 8005122:	4641      	mov	r1, r8
 8005124:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005128:	4641      	mov	r1, r8
 800512a:	008a      	lsls	r2, r1, #2
 800512c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005130:	f7fb f868 	bl	8000204 <__aeabi_uldivmod>
 8005134:	4602      	mov	r2, r0
 8005136:	460b      	mov	r3, r1
 8005138:	4b0d      	ldr	r3, [pc, #52]	; (8005170 <UART_SetConfig+0x4e4>)
 800513a:	fba3 1302 	umull	r1, r3, r3, r2
 800513e:	095b      	lsrs	r3, r3, #5
 8005140:	2164      	movs	r1, #100	; 0x64
 8005142:	fb01 f303 	mul.w	r3, r1, r3
 8005146:	1ad3      	subs	r3, r2, r3
 8005148:	011b      	lsls	r3, r3, #4
 800514a:	3332      	adds	r3, #50	; 0x32
 800514c:	4a08      	ldr	r2, [pc, #32]	; (8005170 <UART_SetConfig+0x4e4>)
 800514e:	fba2 2303 	umull	r2, r3, r2, r3
 8005152:	095b      	lsrs	r3, r3, #5
 8005154:	f003 020f 	and.w	r2, r3, #15
 8005158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4422      	add	r2, r4
 8005160:	609a      	str	r2, [r3, #8]
}
 8005162:	bf00      	nop
 8005164:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005168:	46bd      	mov	sp, r7
 800516a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800516e:	bf00      	nop
 8005170:	51eb851f 	.word	0x51eb851f

08005174 <__errno>:
 8005174:	4b01      	ldr	r3, [pc, #4]	; (800517c <__errno+0x8>)
 8005176:	6818      	ldr	r0, [r3, #0]
 8005178:	4770      	bx	lr
 800517a:	bf00      	nop
 800517c:	20000114 	.word	0x20000114

08005180 <__libc_init_array>:
 8005180:	b570      	push	{r4, r5, r6, lr}
 8005182:	4d0d      	ldr	r5, [pc, #52]	; (80051b8 <__libc_init_array+0x38>)
 8005184:	4c0d      	ldr	r4, [pc, #52]	; (80051bc <__libc_init_array+0x3c>)
 8005186:	1b64      	subs	r4, r4, r5
 8005188:	10a4      	asrs	r4, r4, #2
 800518a:	2600      	movs	r6, #0
 800518c:	42a6      	cmp	r6, r4
 800518e:	d109      	bne.n	80051a4 <__libc_init_array+0x24>
 8005190:	4d0b      	ldr	r5, [pc, #44]	; (80051c0 <__libc_init_array+0x40>)
 8005192:	4c0c      	ldr	r4, [pc, #48]	; (80051c4 <__libc_init_array+0x44>)
 8005194:	f000 fd3c 	bl	8005c10 <_init>
 8005198:	1b64      	subs	r4, r4, r5
 800519a:	10a4      	asrs	r4, r4, #2
 800519c:	2600      	movs	r6, #0
 800519e:	42a6      	cmp	r6, r4
 80051a0:	d105      	bne.n	80051ae <__libc_init_array+0x2e>
 80051a2:	bd70      	pop	{r4, r5, r6, pc}
 80051a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80051a8:	4798      	blx	r3
 80051aa:	3601      	adds	r6, #1
 80051ac:	e7ee      	b.n	800518c <__libc_init_array+0xc>
 80051ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80051b2:	4798      	blx	r3
 80051b4:	3601      	adds	r6, #1
 80051b6:	e7f2      	b.n	800519e <__libc_init_array+0x1e>
 80051b8:	08005d18 	.word	0x08005d18
 80051bc:	08005d18 	.word	0x08005d18
 80051c0:	08005d18 	.word	0x08005d18
 80051c4:	08005d1c 	.word	0x08005d1c

080051c8 <memcmp>:
 80051c8:	b510      	push	{r4, lr}
 80051ca:	3901      	subs	r1, #1
 80051cc:	4402      	add	r2, r0
 80051ce:	4290      	cmp	r0, r2
 80051d0:	d101      	bne.n	80051d6 <memcmp+0xe>
 80051d2:	2000      	movs	r0, #0
 80051d4:	e005      	b.n	80051e2 <memcmp+0x1a>
 80051d6:	7803      	ldrb	r3, [r0, #0]
 80051d8:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80051dc:	42a3      	cmp	r3, r4
 80051de:	d001      	beq.n	80051e4 <memcmp+0x1c>
 80051e0:	1b18      	subs	r0, r3, r4
 80051e2:	bd10      	pop	{r4, pc}
 80051e4:	3001      	adds	r0, #1
 80051e6:	e7f2      	b.n	80051ce <memcmp+0x6>

080051e8 <memcpy>:
 80051e8:	440a      	add	r2, r1
 80051ea:	4291      	cmp	r1, r2
 80051ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80051f0:	d100      	bne.n	80051f4 <memcpy+0xc>
 80051f2:	4770      	bx	lr
 80051f4:	b510      	push	{r4, lr}
 80051f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80051fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80051fe:	4291      	cmp	r1, r2
 8005200:	d1f9      	bne.n	80051f6 <memcpy+0xe>
 8005202:	bd10      	pop	{r4, pc}

08005204 <memset>:
 8005204:	4402      	add	r2, r0
 8005206:	4603      	mov	r3, r0
 8005208:	4293      	cmp	r3, r2
 800520a:	d100      	bne.n	800520e <memset+0xa>
 800520c:	4770      	bx	lr
 800520e:	f803 1b01 	strb.w	r1, [r3], #1
 8005212:	e7f9      	b.n	8005208 <memset+0x4>

08005214 <_puts_r>:
 8005214:	b570      	push	{r4, r5, r6, lr}
 8005216:	460e      	mov	r6, r1
 8005218:	4605      	mov	r5, r0
 800521a:	b118      	cbz	r0, 8005224 <_puts_r+0x10>
 800521c:	6983      	ldr	r3, [r0, #24]
 800521e:	b90b      	cbnz	r3, 8005224 <_puts_r+0x10>
 8005220:	f000 fa48 	bl	80056b4 <__sinit>
 8005224:	69ab      	ldr	r3, [r5, #24]
 8005226:	68ac      	ldr	r4, [r5, #8]
 8005228:	b913      	cbnz	r3, 8005230 <_puts_r+0x1c>
 800522a:	4628      	mov	r0, r5
 800522c:	f000 fa42 	bl	80056b4 <__sinit>
 8005230:	4b2c      	ldr	r3, [pc, #176]	; (80052e4 <_puts_r+0xd0>)
 8005232:	429c      	cmp	r4, r3
 8005234:	d120      	bne.n	8005278 <_puts_r+0x64>
 8005236:	686c      	ldr	r4, [r5, #4]
 8005238:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800523a:	07db      	lsls	r3, r3, #31
 800523c:	d405      	bmi.n	800524a <_puts_r+0x36>
 800523e:	89a3      	ldrh	r3, [r4, #12]
 8005240:	0598      	lsls	r0, r3, #22
 8005242:	d402      	bmi.n	800524a <_puts_r+0x36>
 8005244:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005246:	f000 fad3 	bl	80057f0 <__retarget_lock_acquire_recursive>
 800524a:	89a3      	ldrh	r3, [r4, #12]
 800524c:	0719      	lsls	r1, r3, #28
 800524e:	d51d      	bpl.n	800528c <_puts_r+0x78>
 8005250:	6923      	ldr	r3, [r4, #16]
 8005252:	b1db      	cbz	r3, 800528c <_puts_r+0x78>
 8005254:	3e01      	subs	r6, #1
 8005256:	68a3      	ldr	r3, [r4, #8]
 8005258:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800525c:	3b01      	subs	r3, #1
 800525e:	60a3      	str	r3, [r4, #8]
 8005260:	bb39      	cbnz	r1, 80052b2 <_puts_r+0x9e>
 8005262:	2b00      	cmp	r3, #0
 8005264:	da38      	bge.n	80052d8 <_puts_r+0xc4>
 8005266:	4622      	mov	r2, r4
 8005268:	210a      	movs	r1, #10
 800526a:	4628      	mov	r0, r5
 800526c:	f000 f848 	bl	8005300 <__swbuf_r>
 8005270:	3001      	adds	r0, #1
 8005272:	d011      	beq.n	8005298 <_puts_r+0x84>
 8005274:	250a      	movs	r5, #10
 8005276:	e011      	b.n	800529c <_puts_r+0x88>
 8005278:	4b1b      	ldr	r3, [pc, #108]	; (80052e8 <_puts_r+0xd4>)
 800527a:	429c      	cmp	r4, r3
 800527c:	d101      	bne.n	8005282 <_puts_r+0x6e>
 800527e:	68ac      	ldr	r4, [r5, #8]
 8005280:	e7da      	b.n	8005238 <_puts_r+0x24>
 8005282:	4b1a      	ldr	r3, [pc, #104]	; (80052ec <_puts_r+0xd8>)
 8005284:	429c      	cmp	r4, r3
 8005286:	bf08      	it	eq
 8005288:	68ec      	ldreq	r4, [r5, #12]
 800528a:	e7d5      	b.n	8005238 <_puts_r+0x24>
 800528c:	4621      	mov	r1, r4
 800528e:	4628      	mov	r0, r5
 8005290:	f000 f888 	bl	80053a4 <__swsetup_r>
 8005294:	2800      	cmp	r0, #0
 8005296:	d0dd      	beq.n	8005254 <_puts_r+0x40>
 8005298:	f04f 35ff 	mov.w	r5, #4294967295
 800529c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800529e:	07da      	lsls	r2, r3, #31
 80052a0:	d405      	bmi.n	80052ae <_puts_r+0x9a>
 80052a2:	89a3      	ldrh	r3, [r4, #12]
 80052a4:	059b      	lsls	r3, r3, #22
 80052a6:	d402      	bmi.n	80052ae <_puts_r+0x9a>
 80052a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80052aa:	f000 faa2 	bl	80057f2 <__retarget_lock_release_recursive>
 80052ae:	4628      	mov	r0, r5
 80052b0:	bd70      	pop	{r4, r5, r6, pc}
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	da04      	bge.n	80052c0 <_puts_r+0xac>
 80052b6:	69a2      	ldr	r2, [r4, #24]
 80052b8:	429a      	cmp	r2, r3
 80052ba:	dc06      	bgt.n	80052ca <_puts_r+0xb6>
 80052bc:	290a      	cmp	r1, #10
 80052be:	d004      	beq.n	80052ca <_puts_r+0xb6>
 80052c0:	6823      	ldr	r3, [r4, #0]
 80052c2:	1c5a      	adds	r2, r3, #1
 80052c4:	6022      	str	r2, [r4, #0]
 80052c6:	7019      	strb	r1, [r3, #0]
 80052c8:	e7c5      	b.n	8005256 <_puts_r+0x42>
 80052ca:	4622      	mov	r2, r4
 80052cc:	4628      	mov	r0, r5
 80052ce:	f000 f817 	bl	8005300 <__swbuf_r>
 80052d2:	3001      	adds	r0, #1
 80052d4:	d1bf      	bne.n	8005256 <_puts_r+0x42>
 80052d6:	e7df      	b.n	8005298 <_puts_r+0x84>
 80052d8:	6823      	ldr	r3, [r4, #0]
 80052da:	250a      	movs	r5, #10
 80052dc:	1c5a      	adds	r2, r3, #1
 80052de:	6022      	str	r2, [r4, #0]
 80052e0:	701d      	strb	r5, [r3, #0]
 80052e2:	e7db      	b.n	800529c <_puts_r+0x88>
 80052e4:	08005cd0 	.word	0x08005cd0
 80052e8:	08005cf0 	.word	0x08005cf0
 80052ec:	08005cb0 	.word	0x08005cb0

080052f0 <puts>:
 80052f0:	4b02      	ldr	r3, [pc, #8]	; (80052fc <puts+0xc>)
 80052f2:	4601      	mov	r1, r0
 80052f4:	6818      	ldr	r0, [r3, #0]
 80052f6:	f7ff bf8d 	b.w	8005214 <_puts_r>
 80052fa:	bf00      	nop
 80052fc:	20000114 	.word	0x20000114

08005300 <__swbuf_r>:
 8005300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005302:	460e      	mov	r6, r1
 8005304:	4614      	mov	r4, r2
 8005306:	4605      	mov	r5, r0
 8005308:	b118      	cbz	r0, 8005312 <__swbuf_r+0x12>
 800530a:	6983      	ldr	r3, [r0, #24]
 800530c:	b90b      	cbnz	r3, 8005312 <__swbuf_r+0x12>
 800530e:	f000 f9d1 	bl	80056b4 <__sinit>
 8005312:	4b21      	ldr	r3, [pc, #132]	; (8005398 <__swbuf_r+0x98>)
 8005314:	429c      	cmp	r4, r3
 8005316:	d12b      	bne.n	8005370 <__swbuf_r+0x70>
 8005318:	686c      	ldr	r4, [r5, #4]
 800531a:	69a3      	ldr	r3, [r4, #24]
 800531c:	60a3      	str	r3, [r4, #8]
 800531e:	89a3      	ldrh	r3, [r4, #12]
 8005320:	071a      	lsls	r2, r3, #28
 8005322:	d52f      	bpl.n	8005384 <__swbuf_r+0x84>
 8005324:	6923      	ldr	r3, [r4, #16]
 8005326:	b36b      	cbz	r3, 8005384 <__swbuf_r+0x84>
 8005328:	6923      	ldr	r3, [r4, #16]
 800532a:	6820      	ldr	r0, [r4, #0]
 800532c:	1ac0      	subs	r0, r0, r3
 800532e:	6963      	ldr	r3, [r4, #20]
 8005330:	b2f6      	uxtb	r6, r6
 8005332:	4283      	cmp	r3, r0
 8005334:	4637      	mov	r7, r6
 8005336:	dc04      	bgt.n	8005342 <__swbuf_r+0x42>
 8005338:	4621      	mov	r1, r4
 800533a:	4628      	mov	r0, r5
 800533c:	f000 f926 	bl	800558c <_fflush_r>
 8005340:	bb30      	cbnz	r0, 8005390 <__swbuf_r+0x90>
 8005342:	68a3      	ldr	r3, [r4, #8]
 8005344:	3b01      	subs	r3, #1
 8005346:	60a3      	str	r3, [r4, #8]
 8005348:	6823      	ldr	r3, [r4, #0]
 800534a:	1c5a      	adds	r2, r3, #1
 800534c:	6022      	str	r2, [r4, #0]
 800534e:	701e      	strb	r6, [r3, #0]
 8005350:	6963      	ldr	r3, [r4, #20]
 8005352:	3001      	adds	r0, #1
 8005354:	4283      	cmp	r3, r0
 8005356:	d004      	beq.n	8005362 <__swbuf_r+0x62>
 8005358:	89a3      	ldrh	r3, [r4, #12]
 800535a:	07db      	lsls	r3, r3, #31
 800535c:	d506      	bpl.n	800536c <__swbuf_r+0x6c>
 800535e:	2e0a      	cmp	r6, #10
 8005360:	d104      	bne.n	800536c <__swbuf_r+0x6c>
 8005362:	4621      	mov	r1, r4
 8005364:	4628      	mov	r0, r5
 8005366:	f000 f911 	bl	800558c <_fflush_r>
 800536a:	b988      	cbnz	r0, 8005390 <__swbuf_r+0x90>
 800536c:	4638      	mov	r0, r7
 800536e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005370:	4b0a      	ldr	r3, [pc, #40]	; (800539c <__swbuf_r+0x9c>)
 8005372:	429c      	cmp	r4, r3
 8005374:	d101      	bne.n	800537a <__swbuf_r+0x7a>
 8005376:	68ac      	ldr	r4, [r5, #8]
 8005378:	e7cf      	b.n	800531a <__swbuf_r+0x1a>
 800537a:	4b09      	ldr	r3, [pc, #36]	; (80053a0 <__swbuf_r+0xa0>)
 800537c:	429c      	cmp	r4, r3
 800537e:	bf08      	it	eq
 8005380:	68ec      	ldreq	r4, [r5, #12]
 8005382:	e7ca      	b.n	800531a <__swbuf_r+0x1a>
 8005384:	4621      	mov	r1, r4
 8005386:	4628      	mov	r0, r5
 8005388:	f000 f80c 	bl	80053a4 <__swsetup_r>
 800538c:	2800      	cmp	r0, #0
 800538e:	d0cb      	beq.n	8005328 <__swbuf_r+0x28>
 8005390:	f04f 37ff 	mov.w	r7, #4294967295
 8005394:	e7ea      	b.n	800536c <__swbuf_r+0x6c>
 8005396:	bf00      	nop
 8005398:	08005cd0 	.word	0x08005cd0
 800539c:	08005cf0 	.word	0x08005cf0
 80053a0:	08005cb0 	.word	0x08005cb0

080053a4 <__swsetup_r>:
 80053a4:	4b32      	ldr	r3, [pc, #200]	; (8005470 <__swsetup_r+0xcc>)
 80053a6:	b570      	push	{r4, r5, r6, lr}
 80053a8:	681d      	ldr	r5, [r3, #0]
 80053aa:	4606      	mov	r6, r0
 80053ac:	460c      	mov	r4, r1
 80053ae:	b125      	cbz	r5, 80053ba <__swsetup_r+0x16>
 80053b0:	69ab      	ldr	r3, [r5, #24]
 80053b2:	b913      	cbnz	r3, 80053ba <__swsetup_r+0x16>
 80053b4:	4628      	mov	r0, r5
 80053b6:	f000 f97d 	bl	80056b4 <__sinit>
 80053ba:	4b2e      	ldr	r3, [pc, #184]	; (8005474 <__swsetup_r+0xd0>)
 80053bc:	429c      	cmp	r4, r3
 80053be:	d10f      	bne.n	80053e0 <__swsetup_r+0x3c>
 80053c0:	686c      	ldr	r4, [r5, #4]
 80053c2:	89a3      	ldrh	r3, [r4, #12]
 80053c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80053c8:	0719      	lsls	r1, r3, #28
 80053ca:	d42c      	bmi.n	8005426 <__swsetup_r+0x82>
 80053cc:	06dd      	lsls	r5, r3, #27
 80053ce:	d411      	bmi.n	80053f4 <__swsetup_r+0x50>
 80053d0:	2309      	movs	r3, #9
 80053d2:	6033      	str	r3, [r6, #0]
 80053d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80053d8:	81a3      	strh	r3, [r4, #12]
 80053da:	f04f 30ff 	mov.w	r0, #4294967295
 80053de:	e03e      	b.n	800545e <__swsetup_r+0xba>
 80053e0:	4b25      	ldr	r3, [pc, #148]	; (8005478 <__swsetup_r+0xd4>)
 80053e2:	429c      	cmp	r4, r3
 80053e4:	d101      	bne.n	80053ea <__swsetup_r+0x46>
 80053e6:	68ac      	ldr	r4, [r5, #8]
 80053e8:	e7eb      	b.n	80053c2 <__swsetup_r+0x1e>
 80053ea:	4b24      	ldr	r3, [pc, #144]	; (800547c <__swsetup_r+0xd8>)
 80053ec:	429c      	cmp	r4, r3
 80053ee:	bf08      	it	eq
 80053f0:	68ec      	ldreq	r4, [r5, #12]
 80053f2:	e7e6      	b.n	80053c2 <__swsetup_r+0x1e>
 80053f4:	0758      	lsls	r0, r3, #29
 80053f6:	d512      	bpl.n	800541e <__swsetup_r+0x7a>
 80053f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053fa:	b141      	cbz	r1, 800540e <__swsetup_r+0x6a>
 80053fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005400:	4299      	cmp	r1, r3
 8005402:	d002      	beq.n	800540a <__swsetup_r+0x66>
 8005404:	4630      	mov	r0, r6
 8005406:	f000 fa5b 	bl	80058c0 <_free_r>
 800540a:	2300      	movs	r3, #0
 800540c:	6363      	str	r3, [r4, #52]	; 0x34
 800540e:	89a3      	ldrh	r3, [r4, #12]
 8005410:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005414:	81a3      	strh	r3, [r4, #12]
 8005416:	2300      	movs	r3, #0
 8005418:	6063      	str	r3, [r4, #4]
 800541a:	6923      	ldr	r3, [r4, #16]
 800541c:	6023      	str	r3, [r4, #0]
 800541e:	89a3      	ldrh	r3, [r4, #12]
 8005420:	f043 0308 	orr.w	r3, r3, #8
 8005424:	81a3      	strh	r3, [r4, #12]
 8005426:	6923      	ldr	r3, [r4, #16]
 8005428:	b94b      	cbnz	r3, 800543e <__swsetup_r+0x9a>
 800542a:	89a3      	ldrh	r3, [r4, #12]
 800542c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005430:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005434:	d003      	beq.n	800543e <__swsetup_r+0x9a>
 8005436:	4621      	mov	r1, r4
 8005438:	4630      	mov	r0, r6
 800543a:	f000 fa01 	bl	8005840 <__smakebuf_r>
 800543e:	89a0      	ldrh	r0, [r4, #12]
 8005440:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005444:	f010 0301 	ands.w	r3, r0, #1
 8005448:	d00a      	beq.n	8005460 <__swsetup_r+0xbc>
 800544a:	2300      	movs	r3, #0
 800544c:	60a3      	str	r3, [r4, #8]
 800544e:	6963      	ldr	r3, [r4, #20]
 8005450:	425b      	negs	r3, r3
 8005452:	61a3      	str	r3, [r4, #24]
 8005454:	6923      	ldr	r3, [r4, #16]
 8005456:	b943      	cbnz	r3, 800546a <__swsetup_r+0xc6>
 8005458:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800545c:	d1ba      	bne.n	80053d4 <__swsetup_r+0x30>
 800545e:	bd70      	pop	{r4, r5, r6, pc}
 8005460:	0781      	lsls	r1, r0, #30
 8005462:	bf58      	it	pl
 8005464:	6963      	ldrpl	r3, [r4, #20]
 8005466:	60a3      	str	r3, [r4, #8]
 8005468:	e7f4      	b.n	8005454 <__swsetup_r+0xb0>
 800546a:	2000      	movs	r0, #0
 800546c:	e7f7      	b.n	800545e <__swsetup_r+0xba>
 800546e:	bf00      	nop
 8005470:	20000114 	.word	0x20000114
 8005474:	08005cd0 	.word	0x08005cd0
 8005478:	08005cf0 	.word	0x08005cf0
 800547c:	08005cb0 	.word	0x08005cb0

08005480 <__sflush_r>:
 8005480:	898a      	ldrh	r2, [r1, #12]
 8005482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005486:	4605      	mov	r5, r0
 8005488:	0710      	lsls	r0, r2, #28
 800548a:	460c      	mov	r4, r1
 800548c:	d458      	bmi.n	8005540 <__sflush_r+0xc0>
 800548e:	684b      	ldr	r3, [r1, #4]
 8005490:	2b00      	cmp	r3, #0
 8005492:	dc05      	bgt.n	80054a0 <__sflush_r+0x20>
 8005494:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8005496:	2b00      	cmp	r3, #0
 8005498:	dc02      	bgt.n	80054a0 <__sflush_r+0x20>
 800549a:	2000      	movs	r0, #0
 800549c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054a0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054a2:	2e00      	cmp	r6, #0
 80054a4:	d0f9      	beq.n	800549a <__sflush_r+0x1a>
 80054a6:	2300      	movs	r3, #0
 80054a8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80054ac:	682f      	ldr	r7, [r5, #0]
 80054ae:	602b      	str	r3, [r5, #0]
 80054b0:	d032      	beq.n	8005518 <__sflush_r+0x98>
 80054b2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80054b4:	89a3      	ldrh	r3, [r4, #12]
 80054b6:	075a      	lsls	r2, r3, #29
 80054b8:	d505      	bpl.n	80054c6 <__sflush_r+0x46>
 80054ba:	6863      	ldr	r3, [r4, #4]
 80054bc:	1ac0      	subs	r0, r0, r3
 80054be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80054c0:	b10b      	cbz	r3, 80054c6 <__sflush_r+0x46>
 80054c2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80054c4:	1ac0      	subs	r0, r0, r3
 80054c6:	2300      	movs	r3, #0
 80054c8:	4602      	mov	r2, r0
 80054ca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80054cc:	6a21      	ldr	r1, [r4, #32]
 80054ce:	4628      	mov	r0, r5
 80054d0:	47b0      	blx	r6
 80054d2:	1c43      	adds	r3, r0, #1
 80054d4:	89a3      	ldrh	r3, [r4, #12]
 80054d6:	d106      	bne.n	80054e6 <__sflush_r+0x66>
 80054d8:	6829      	ldr	r1, [r5, #0]
 80054da:	291d      	cmp	r1, #29
 80054dc:	d82c      	bhi.n	8005538 <__sflush_r+0xb8>
 80054de:	4a2a      	ldr	r2, [pc, #168]	; (8005588 <__sflush_r+0x108>)
 80054e0:	40ca      	lsrs	r2, r1
 80054e2:	07d6      	lsls	r6, r2, #31
 80054e4:	d528      	bpl.n	8005538 <__sflush_r+0xb8>
 80054e6:	2200      	movs	r2, #0
 80054e8:	6062      	str	r2, [r4, #4]
 80054ea:	04d9      	lsls	r1, r3, #19
 80054ec:	6922      	ldr	r2, [r4, #16]
 80054ee:	6022      	str	r2, [r4, #0]
 80054f0:	d504      	bpl.n	80054fc <__sflush_r+0x7c>
 80054f2:	1c42      	adds	r2, r0, #1
 80054f4:	d101      	bne.n	80054fa <__sflush_r+0x7a>
 80054f6:	682b      	ldr	r3, [r5, #0]
 80054f8:	b903      	cbnz	r3, 80054fc <__sflush_r+0x7c>
 80054fa:	6560      	str	r0, [r4, #84]	; 0x54
 80054fc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80054fe:	602f      	str	r7, [r5, #0]
 8005500:	2900      	cmp	r1, #0
 8005502:	d0ca      	beq.n	800549a <__sflush_r+0x1a>
 8005504:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005508:	4299      	cmp	r1, r3
 800550a:	d002      	beq.n	8005512 <__sflush_r+0x92>
 800550c:	4628      	mov	r0, r5
 800550e:	f000 f9d7 	bl	80058c0 <_free_r>
 8005512:	2000      	movs	r0, #0
 8005514:	6360      	str	r0, [r4, #52]	; 0x34
 8005516:	e7c1      	b.n	800549c <__sflush_r+0x1c>
 8005518:	6a21      	ldr	r1, [r4, #32]
 800551a:	2301      	movs	r3, #1
 800551c:	4628      	mov	r0, r5
 800551e:	47b0      	blx	r6
 8005520:	1c41      	adds	r1, r0, #1
 8005522:	d1c7      	bne.n	80054b4 <__sflush_r+0x34>
 8005524:	682b      	ldr	r3, [r5, #0]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d0c4      	beq.n	80054b4 <__sflush_r+0x34>
 800552a:	2b1d      	cmp	r3, #29
 800552c:	d001      	beq.n	8005532 <__sflush_r+0xb2>
 800552e:	2b16      	cmp	r3, #22
 8005530:	d101      	bne.n	8005536 <__sflush_r+0xb6>
 8005532:	602f      	str	r7, [r5, #0]
 8005534:	e7b1      	b.n	800549a <__sflush_r+0x1a>
 8005536:	89a3      	ldrh	r3, [r4, #12]
 8005538:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800553c:	81a3      	strh	r3, [r4, #12]
 800553e:	e7ad      	b.n	800549c <__sflush_r+0x1c>
 8005540:	690f      	ldr	r7, [r1, #16]
 8005542:	2f00      	cmp	r7, #0
 8005544:	d0a9      	beq.n	800549a <__sflush_r+0x1a>
 8005546:	0793      	lsls	r3, r2, #30
 8005548:	680e      	ldr	r6, [r1, #0]
 800554a:	bf08      	it	eq
 800554c:	694b      	ldreq	r3, [r1, #20]
 800554e:	600f      	str	r7, [r1, #0]
 8005550:	bf18      	it	ne
 8005552:	2300      	movne	r3, #0
 8005554:	eba6 0807 	sub.w	r8, r6, r7
 8005558:	608b      	str	r3, [r1, #8]
 800555a:	f1b8 0f00 	cmp.w	r8, #0
 800555e:	dd9c      	ble.n	800549a <__sflush_r+0x1a>
 8005560:	6a21      	ldr	r1, [r4, #32]
 8005562:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8005564:	4643      	mov	r3, r8
 8005566:	463a      	mov	r2, r7
 8005568:	4628      	mov	r0, r5
 800556a:	47b0      	blx	r6
 800556c:	2800      	cmp	r0, #0
 800556e:	dc06      	bgt.n	800557e <__sflush_r+0xfe>
 8005570:	89a3      	ldrh	r3, [r4, #12]
 8005572:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005576:	81a3      	strh	r3, [r4, #12]
 8005578:	f04f 30ff 	mov.w	r0, #4294967295
 800557c:	e78e      	b.n	800549c <__sflush_r+0x1c>
 800557e:	4407      	add	r7, r0
 8005580:	eba8 0800 	sub.w	r8, r8, r0
 8005584:	e7e9      	b.n	800555a <__sflush_r+0xda>
 8005586:	bf00      	nop
 8005588:	20400001 	.word	0x20400001

0800558c <_fflush_r>:
 800558c:	b538      	push	{r3, r4, r5, lr}
 800558e:	690b      	ldr	r3, [r1, #16]
 8005590:	4605      	mov	r5, r0
 8005592:	460c      	mov	r4, r1
 8005594:	b913      	cbnz	r3, 800559c <_fflush_r+0x10>
 8005596:	2500      	movs	r5, #0
 8005598:	4628      	mov	r0, r5
 800559a:	bd38      	pop	{r3, r4, r5, pc}
 800559c:	b118      	cbz	r0, 80055a6 <_fflush_r+0x1a>
 800559e:	6983      	ldr	r3, [r0, #24]
 80055a0:	b90b      	cbnz	r3, 80055a6 <_fflush_r+0x1a>
 80055a2:	f000 f887 	bl	80056b4 <__sinit>
 80055a6:	4b14      	ldr	r3, [pc, #80]	; (80055f8 <_fflush_r+0x6c>)
 80055a8:	429c      	cmp	r4, r3
 80055aa:	d11b      	bne.n	80055e4 <_fflush_r+0x58>
 80055ac:	686c      	ldr	r4, [r5, #4]
 80055ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d0ef      	beq.n	8005596 <_fflush_r+0xa>
 80055b6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80055b8:	07d0      	lsls	r0, r2, #31
 80055ba:	d404      	bmi.n	80055c6 <_fflush_r+0x3a>
 80055bc:	0599      	lsls	r1, r3, #22
 80055be:	d402      	bmi.n	80055c6 <_fflush_r+0x3a>
 80055c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055c2:	f000 f915 	bl	80057f0 <__retarget_lock_acquire_recursive>
 80055c6:	4628      	mov	r0, r5
 80055c8:	4621      	mov	r1, r4
 80055ca:	f7ff ff59 	bl	8005480 <__sflush_r>
 80055ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80055d0:	07da      	lsls	r2, r3, #31
 80055d2:	4605      	mov	r5, r0
 80055d4:	d4e0      	bmi.n	8005598 <_fflush_r+0xc>
 80055d6:	89a3      	ldrh	r3, [r4, #12]
 80055d8:	059b      	lsls	r3, r3, #22
 80055da:	d4dd      	bmi.n	8005598 <_fflush_r+0xc>
 80055dc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80055de:	f000 f908 	bl	80057f2 <__retarget_lock_release_recursive>
 80055e2:	e7d9      	b.n	8005598 <_fflush_r+0xc>
 80055e4:	4b05      	ldr	r3, [pc, #20]	; (80055fc <_fflush_r+0x70>)
 80055e6:	429c      	cmp	r4, r3
 80055e8:	d101      	bne.n	80055ee <_fflush_r+0x62>
 80055ea:	68ac      	ldr	r4, [r5, #8]
 80055ec:	e7df      	b.n	80055ae <_fflush_r+0x22>
 80055ee:	4b04      	ldr	r3, [pc, #16]	; (8005600 <_fflush_r+0x74>)
 80055f0:	429c      	cmp	r4, r3
 80055f2:	bf08      	it	eq
 80055f4:	68ec      	ldreq	r4, [r5, #12]
 80055f6:	e7da      	b.n	80055ae <_fflush_r+0x22>
 80055f8:	08005cd0 	.word	0x08005cd0
 80055fc:	08005cf0 	.word	0x08005cf0
 8005600:	08005cb0 	.word	0x08005cb0

08005604 <std>:
 8005604:	2300      	movs	r3, #0
 8005606:	b510      	push	{r4, lr}
 8005608:	4604      	mov	r4, r0
 800560a:	e9c0 3300 	strd	r3, r3, [r0]
 800560e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005612:	6083      	str	r3, [r0, #8]
 8005614:	8181      	strh	r1, [r0, #12]
 8005616:	6643      	str	r3, [r0, #100]	; 0x64
 8005618:	81c2      	strh	r2, [r0, #14]
 800561a:	6183      	str	r3, [r0, #24]
 800561c:	4619      	mov	r1, r3
 800561e:	2208      	movs	r2, #8
 8005620:	305c      	adds	r0, #92	; 0x5c
 8005622:	f7ff fdef 	bl	8005204 <memset>
 8005626:	4b05      	ldr	r3, [pc, #20]	; (800563c <std+0x38>)
 8005628:	6263      	str	r3, [r4, #36]	; 0x24
 800562a:	4b05      	ldr	r3, [pc, #20]	; (8005640 <std+0x3c>)
 800562c:	62a3      	str	r3, [r4, #40]	; 0x28
 800562e:	4b05      	ldr	r3, [pc, #20]	; (8005644 <std+0x40>)
 8005630:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005632:	4b05      	ldr	r3, [pc, #20]	; (8005648 <std+0x44>)
 8005634:	6224      	str	r4, [r4, #32]
 8005636:	6323      	str	r3, [r4, #48]	; 0x30
 8005638:	bd10      	pop	{r4, pc}
 800563a:	bf00      	nop
 800563c:	08005aa1 	.word	0x08005aa1
 8005640:	08005ac3 	.word	0x08005ac3
 8005644:	08005afb 	.word	0x08005afb
 8005648:	08005b1f 	.word	0x08005b1f

0800564c <_cleanup_r>:
 800564c:	4901      	ldr	r1, [pc, #4]	; (8005654 <_cleanup_r+0x8>)
 800564e:	f000 b8af 	b.w	80057b0 <_fwalk_reent>
 8005652:	bf00      	nop
 8005654:	0800558d 	.word	0x0800558d

08005658 <__sfmoreglue>:
 8005658:	b570      	push	{r4, r5, r6, lr}
 800565a:	2268      	movs	r2, #104	; 0x68
 800565c:	1e4d      	subs	r5, r1, #1
 800565e:	4355      	muls	r5, r2
 8005660:	460e      	mov	r6, r1
 8005662:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005666:	f000 f997 	bl	8005998 <_malloc_r>
 800566a:	4604      	mov	r4, r0
 800566c:	b140      	cbz	r0, 8005680 <__sfmoreglue+0x28>
 800566e:	2100      	movs	r1, #0
 8005670:	e9c0 1600 	strd	r1, r6, [r0]
 8005674:	300c      	adds	r0, #12
 8005676:	60a0      	str	r0, [r4, #8]
 8005678:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800567c:	f7ff fdc2 	bl	8005204 <memset>
 8005680:	4620      	mov	r0, r4
 8005682:	bd70      	pop	{r4, r5, r6, pc}

08005684 <__sfp_lock_acquire>:
 8005684:	4801      	ldr	r0, [pc, #4]	; (800568c <__sfp_lock_acquire+0x8>)
 8005686:	f000 b8b3 	b.w	80057f0 <__retarget_lock_acquire_recursive>
 800568a:	bf00      	nop
 800568c:	20000745 	.word	0x20000745

08005690 <__sfp_lock_release>:
 8005690:	4801      	ldr	r0, [pc, #4]	; (8005698 <__sfp_lock_release+0x8>)
 8005692:	f000 b8ae 	b.w	80057f2 <__retarget_lock_release_recursive>
 8005696:	bf00      	nop
 8005698:	20000745 	.word	0x20000745

0800569c <__sinit_lock_acquire>:
 800569c:	4801      	ldr	r0, [pc, #4]	; (80056a4 <__sinit_lock_acquire+0x8>)
 800569e:	f000 b8a7 	b.w	80057f0 <__retarget_lock_acquire_recursive>
 80056a2:	bf00      	nop
 80056a4:	20000746 	.word	0x20000746

080056a8 <__sinit_lock_release>:
 80056a8:	4801      	ldr	r0, [pc, #4]	; (80056b0 <__sinit_lock_release+0x8>)
 80056aa:	f000 b8a2 	b.w	80057f2 <__retarget_lock_release_recursive>
 80056ae:	bf00      	nop
 80056b0:	20000746 	.word	0x20000746

080056b4 <__sinit>:
 80056b4:	b510      	push	{r4, lr}
 80056b6:	4604      	mov	r4, r0
 80056b8:	f7ff fff0 	bl	800569c <__sinit_lock_acquire>
 80056bc:	69a3      	ldr	r3, [r4, #24]
 80056be:	b11b      	cbz	r3, 80056c8 <__sinit+0x14>
 80056c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056c4:	f7ff bff0 	b.w	80056a8 <__sinit_lock_release>
 80056c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80056cc:	6523      	str	r3, [r4, #80]	; 0x50
 80056ce:	4b13      	ldr	r3, [pc, #76]	; (800571c <__sinit+0x68>)
 80056d0:	4a13      	ldr	r2, [pc, #76]	; (8005720 <__sinit+0x6c>)
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	62a2      	str	r2, [r4, #40]	; 0x28
 80056d6:	42a3      	cmp	r3, r4
 80056d8:	bf04      	itt	eq
 80056da:	2301      	moveq	r3, #1
 80056dc:	61a3      	streq	r3, [r4, #24]
 80056de:	4620      	mov	r0, r4
 80056e0:	f000 f820 	bl	8005724 <__sfp>
 80056e4:	6060      	str	r0, [r4, #4]
 80056e6:	4620      	mov	r0, r4
 80056e8:	f000 f81c 	bl	8005724 <__sfp>
 80056ec:	60a0      	str	r0, [r4, #8]
 80056ee:	4620      	mov	r0, r4
 80056f0:	f000 f818 	bl	8005724 <__sfp>
 80056f4:	2200      	movs	r2, #0
 80056f6:	60e0      	str	r0, [r4, #12]
 80056f8:	2104      	movs	r1, #4
 80056fa:	6860      	ldr	r0, [r4, #4]
 80056fc:	f7ff ff82 	bl	8005604 <std>
 8005700:	68a0      	ldr	r0, [r4, #8]
 8005702:	2201      	movs	r2, #1
 8005704:	2109      	movs	r1, #9
 8005706:	f7ff ff7d 	bl	8005604 <std>
 800570a:	68e0      	ldr	r0, [r4, #12]
 800570c:	2202      	movs	r2, #2
 800570e:	2112      	movs	r1, #18
 8005710:	f7ff ff78 	bl	8005604 <std>
 8005714:	2301      	movs	r3, #1
 8005716:	61a3      	str	r3, [r4, #24]
 8005718:	e7d2      	b.n	80056c0 <__sinit+0xc>
 800571a:	bf00      	nop
 800571c:	08005cac 	.word	0x08005cac
 8005720:	0800564d 	.word	0x0800564d

08005724 <__sfp>:
 8005724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005726:	4607      	mov	r7, r0
 8005728:	f7ff ffac 	bl	8005684 <__sfp_lock_acquire>
 800572c:	4b1e      	ldr	r3, [pc, #120]	; (80057a8 <__sfp+0x84>)
 800572e:	681e      	ldr	r6, [r3, #0]
 8005730:	69b3      	ldr	r3, [r6, #24]
 8005732:	b913      	cbnz	r3, 800573a <__sfp+0x16>
 8005734:	4630      	mov	r0, r6
 8005736:	f7ff ffbd 	bl	80056b4 <__sinit>
 800573a:	3648      	adds	r6, #72	; 0x48
 800573c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005740:	3b01      	subs	r3, #1
 8005742:	d503      	bpl.n	800574c <__sfp+0x28>
 8005744:	6833      	ldr	r3, [r6, #0]
 8005746:	b30b      	cbz	r3, 800578c <__sfp+0x68>
 8005748:	6836      	ldr	r6, [r6, #0]
 800574a:	e7f7      	b.n	800573c <__sfp+0x18>
 800574c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005750:	b9d5      	cbnz	r5, 8005788 <__sfp+0x64>
 8005752:	4b16      	ldr	r3, [pc, #88]	; (80057ac <__sfp+0x88>)
 8005754:	60e3      	str	r3, [r4, #12]
 8005756:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800575a:	6665      	str	r5, [r4, #100]	; 0x64
 800575c:	f000 f847 	bl	80057ee <__retarget_lock_init_recursive>
 8005760:	f7ff ff96 	bl	8005690 <__sfp_lock_release>
 8005764:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005768:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800576c:	6025      	str	r5, [r4, #0]
 800576e:	61a5      	str	r5, [r4, #24]
 8005770:	2208      	movs	r2, #8
 8005772:	4629      	mov	r1, r5
 8005774:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005778:	f7ff fd44 	bl	8005204 <memset>
 800577c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005780:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005784:	4620      	mov	r0, r4
 8005786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005788:	3468      	adds	r4, #104	; 0x68
 800578a:	e7d9      	b.n	8005740 <__sfp+0x1c>
 800578c:	2104      	movs	r1, #4
 800578e:	4638      	mov	r0, r7
 8005790:	f7ff ff62 	bl	8005658 <__sfmoreglue>
 8005794:	4604      	mov	r4, r0
 8005796:	6030      	str	r0, [r6, #0]
 8005798:	2800      	cmp	r0, #0
 800579a:	d1d5      	bne.n	8005748 <__sfp+0x24>
 800579c:	f7ff ff78 	bl	8005690 <__sfp_lock_release>
 80057a0:	230c      	movs	r3, #12
 80057a2:	603b      	str	r3, [r7, #0]
 80057a4:	e7ee      	b.n	8005784 <__sfp+0x60>
 80057a6:	bf00      	nop
 80057a8:	08005cac 	.word	0x08005cac
 80057ac:	ffff0001 	.word	0xffff0001

080057b0 <_fwalk_reent>:
 80057b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80057b4:	4606      	mov	r6, r0
 80057b6:	4688      	mov	r8, r1
 80057b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80057bc:	2700      	movs	r7, #0
 80057be:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80057c2:	f1b9 0901 	subs.w	r9, r9, #1
 80057c6:	d505      	bpl.n	80057d4 <_fwalk_reent+0x24>
 80057c8:	6824      	ldr	r4, [r4, #0]
 80057ca:	2c00      	cmp	r4, #0
 80057cc:	d1f7      	bne.n	80057be <_fwalk_reent+0xe>
 80057ce:	4638      	mov	r0, r7
 80057d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80057d4:	89ab      	ldrh	r3, [r5, #12]
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d907      	bls.n	80057ea <_fwalk_reent+0x3a>
 80057da:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80057de:	3301      	adds	r3, #1
 80057e0:	d003      	beq.n	80057ea <_fwalk_reent+0x3a>
 80057e2:	4629      	mov	r1, r5
 80057e4:	4630      	mov	r0, r6
 80057e6:	47c0      	blx	r8
 80057e8:	4307      	orrs	r7, r0
 80057ea:	3568      	adds	r5, #104	; 0x68
 80057ec:	e7e9      	b.n	80057c2 <_fwalk_reent+0x12>

080057ee <__retarget_lock_init_recursive>:
 80057ee:	4770      	bx	lr

080057f0 <__retarget_lock_acquire_recursive>:
 80057f0:	4770      	bx	lr

080057f2 <__retarget_lock_release_recursive>:
 80057f2:	4770      	bx	lr

080057f4 <__swhatbuf_r>:
 80057f4:	b570      	push	{r4, r5, r6, lr}
 80057f6:	460e      	mov	r6, r1
 80057f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057fc:	2900      	cmp	r1, #0
 80057fe:	b096      	sub	sp, #88	; 0x58
 8005800:	4614      	mov	r4, r2
 8005802:	461d      	mov	r5, r3
 8005804:	da08      	bge.n	8005818 <__swhatbuf_r+0x24>
 8005806:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800580a:	2200      	movs	r2, #0
 800580c:	602a      	str	r2, [r5, #0]
 800580e:	061a      	lsls	r2, r3, #24
 8005810:	d410      	bmi.n	8005834 <__swhatbuf_r+0x40>
 8005812:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005816:	e00e      	b.n	8005836 <__swhatbuf_r+0x42>
 8005818:	466a      	mov	r2, sp
 800581a:	f000 f9a7 	bl	8005b6c <_fstat_r>
 800581e:	2800      	cmp	r0, #0
 8005820:	dbf1      	blt.n	8005806 <__swhatbuf_r+0x12>
 8005822:	9a01      	ldr	r2, [sp, #4]
 8005824:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8005828:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800582c:	425a      	negs	r2, r3
 800582e:	415a      	adcs	r2, r3
 8005830:	602a      	str	r2, [r5, #0]
 8005832:	e7ee      	b.n	8005812 <__swhatbuf_r+0x1e>
 8005834:	2340      	movs	r3, #64	; 0x40
 8005836:	2000      	movs	r0, #0
 8005838:	6023      	str	r3, [r4, #0]
 800583a:	b016      	add	sp, #88	; 0x58
 800583c:	bd70      	pop	{r4, r5, r6, pc}
	...

08005840 <__smakebuf_r>:
 8005840:	898b      	ldrh	r3, [r1, #12]
 8005842:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005844:	079d      	lsls	r5, r3, #30
 8005846:	4606      	mov	r6, r0
 8005848:	460c      	mov	r4, r1
 800584a:	d507      	bpl.n	800585c <__smakebuf_r+0x1c>
 800584c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005850:	6023      	str	r3, [r4, #0]
 8005852:	6123      	str	r3, [r4, #16]
 8005854:	2301      	movs	r3, #1
 8005856:	6163      	str	r3, [r4, #20]
 8005858:	b002      	add	sp, #8
 800585a:	bd70      	pop	{r4, r5, r6, pc}
 800585c:	ab01      	add	r3, sp, #4
 800585e:	466a      	mov	r2, sp
 8005860:	f7ff ffc8 	bl	80057f4 <__swhatbuf_r>
 8005864:	9900      	ldr	r1, [sp, #0]
 8005866:	4605      	mov	r5, r0
 8005868:	4630      	mov	r0, r6
 800586a:	f000 f895 	bl	8005998 <_malloc_r>
 800586e:	b948      	cbnz	r0, 8005884 <__smakebuf_r+0x44>
 8005870:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005874:	059a      	lsls	r2, r3, #22
 8005876:	d4ef      	bmi.n	8005858 <__smakebuf_r+0x18>
 8005878:	f023 0303 	bic.w	r3, r3, #3
 800587c:	f043 0302 	orr.w	r3, r3, #2
 8005880:	81a3      	strh	r3, [r4, #12]
 8005882:	e7e3      	b.n	800584c <__smakebuf_r+0xc>
 8005884:	4b0d      	ldr	r3, [pc, #52]	; (80058bc <__smakebuf_r+0x7c>)
 8005886:	62b3      	str	r3, [r6, #40]	; 0x28
 8005888:	89a3      	ldrh	r3, [r4, #12]
 800588a:	6020      	str	r0, [r4, #0]
 800588c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005890:	81a3      	strh	r3, [r4, #12]
 8005892:	9b00      	ldr	r3, [sp, #0]
 8005894:	6163      	str	r3, [r4, #20]
 8005896:	9b01      	ldr	r3, [sp, #4]
 8005898:	6120      	str	r0, [r4, #16]
 800589a:	b15b      	cbz	r3, 80058b4 <__smakebuf_r+0x74>
 800589c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80058a0:	4630      	mov	r0, r6
 80058a2:	f000 f975 	bl	8005b90 <_isatty_r>
 80058a6:	b128      	cbz	r0, 80058b4 <__smakebuf_r+0x74>
 80058a8:	89a3      	ldrh	r3, [r4, #12]
 80058aa:	f023 0303 	bic.w	r3, r3, #3
 80058ae:	f043 0301 	orr.w	r3, r3, #1
 80058b2:	81a3      	strh	r3, [r4, #12]
 80058b4:	89a0      	ldrh	r0, [r4, #12]
 80058b6:	4305      	orrs	r5, r0
 80058b8:	81a5      	strh	r5, [r4, #12]
 80058ba:	e7cd      	b.n	8005858 <__smakebuf_r+0x18>
 80058bc:	0800564d 	.word	0x0800564d

080058c0 <_free_r>:
 80058c0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80058c2:	2900      	cmp	r1, #0
 80058c4:	d044      	beq.n	8005950 <_free_r+0x90>
 80058c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80058ca:	9001      	str	r0, [sp, #4]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	f1a1 0404 	sub.w	r4, r1, #4
 80058d2:	bfb8      	it	lt
 80058d4:	18e4      	addlt	r4, r4, r3
 80058d6:	f000 f97d 	bl	8005bd4 <__malloc_lock>
 80058da:	4a1e      	ldr	r2, [pc, #120]	; (8005954 <_free_r+0x94>)
 80058dc:	9801      	ldr	r0, [sp, #4]
 80058de:	6813      	ldr	r3, [r2, #0]
 80058e0:	b933      	cbnz	r3, 80058f0 <_free_r+0x30>
 80058e2:	6063      	str	r3, [r4, #4]
 80058e4:	6014      	str	r4, [r2, #0]
 80058e6:	b003      	add	sp, #12
 80058e8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80058ec:	f000 b978 	b.w	8005be0 <__malloc_unlock>
 80058f0:	42a3      	cmp	r3, r4
 80058f2:	d908      	bls.n	8005906 <_free_r+0x46>
 80058f4:	6825      	ldr	r5, [r4, #0]
 80058f6:	1961      	adds	r1, r4, r5
 80058f8:	428b      	cmp	r3, r1
 80058fa:	bf01      	itttt	eq
 80058fc:	6819      	ldreq	r1, [r3, #0]
 80058fe:	685b      	ldreq	r3, [r3, #4]
 8005900:	1949      	addeq	r1, r1, r5
 8005902:	6021      	streq	r1, [r4, #0]
 8005904:	e7ed      	b.n	80058e2 <_free_r+0x22>
 8005906:	461a      	mov	r2, r3
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	b10b      	cbz	r3, 8005910 <_free_r+0x50>
 800590c:	42a3      	cmp	r3, r4
 800590e:	d9fa      	bls.n	8005906 <_free_r+0x46>
 8005910:	6811      	ldr	r1, [r2, #0]
 8005912:	1855      	adds	r5, r2, r1
 8005914:	42a5      	cmp	r5, r4
 8005916:	d10b      	bne.n	8005930 <_free_r+0x70>
 8005918:	6824      	ldr	r4, [r4, #0]
 800591a:	4421      	add	r1, r4
 800591c:	1854      	adds	r4, r2, r1
 800591e:	42a3      	cmp	r3, r4
 8005920:	6011      	str	r1, [r2, #0]
 8005922:	d1e0      	bne.n	80058e6 <_free_r+0x26>
 8005924:	681c      	ldr	r4, [r3, #0]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	6053      	str	r3, [r2, #4]
 800592a:	4421      	add	r1, r4
 800592c:	6011      	str	r1, [r2, #0]
 800592e:	e7da      	b.n	80058e6 <_free_r+0x26>
 8005930:	d902      	bls.n	8005938 <_free_r+0x78>
 8005932:	230c      	movs	r3, #12
 8005934:	6003      	str	r3, [r0, #0]
 8005936:	e7d6      	b.n	80058e6 <_free_r+0x26>
 8005938:	6825      	ldr	r5, [r4, #0]
 800593a:	1961      	adds	r1, r4, r5
 800593c:	428b      	cmp	r3, r1
 800593e:	bf04      	itt	eq
 8005940:	6819      	ldreq	r1, [r3, #0]
 8005942:	685b      	ldreq	r3, [r3, #4]
 8005944:	6063      	str	r3, [r4, #4]
 8005946:	bf04      	itt	eq
 8005948:	1949      	addeq	r1, r1, r5
 800594a:	6021      	streq	r1, [r4, #0]
 800594c:	6054      	str	r4, [r2, #4]
 800594e:	e7ca      	b.n	80058e6 <_free_r+0x26>
 8005950:	b003      	add	sp, #12
 8005952:	bd30      	pop	{r4, r5, pc}
 8005954:	20000748 	.word	0x20000748

08005958 <sbrk_aligned>:
 8005958:	b570      	push	{r4, r5, r6, lr}
 800595a:	4e0e      	ldr	r6, [pc, #56]	; (8005994 <sbrk_aligned+0x3c>)
 800595c:	460c      	mov	r4, r1
 800595e:	6831      	ldr	r1, [r6, #0]
 8005960:	4605      	mov	r5, r0
 8005962:	b911      	cbnz	r1, 800596a <sbrk_aligned+0x12>
 8005964:	f000 f88c 	bl	8005a80 <_sbrk_r>
 8005968:	6030      	str	r0, [r6, #0]
 800596a:	4621      	mov	r1, r4
 800596c:	4628      	mov	r0, r5
 800596e:	f000 f887 	bl	8005a80 <_sbrk_r>
 8005972:	1c43      	adds	r3, r0, #1
 8005974:	d00a      	beq.n	800598c <sbrk_aligned+0x34>
 8005976:	1cc4      	adds	r4, r0, #3
 8005978:	f024 0403 	bic.w	r4, r4, #3
 800597c:	42a0      	cmp	r0, r4
 800597e:	d007      	beq.n	8005990 <sbrk_aligned+0x38>
 8005980:	1a21      	subs	r1, r4, r0
 8005982:	4628      	mov	r0, r5
 8005984:	f000 f87c 	bl	8005a80 <_sbrk_r>
 8005988:	3001      	adds	r0, #1
 800598a:	d101      	bne.n	8005990 <sbrk_aligned+0x38>
 800598c:	f04f 34ff 	mov.w	r4, #4294967295
 8005990:	4620      	mov	r0, r4
 8005992:	bd70      	pop	{r4, r5, r6, pc}
 8005994:	2000074c 	.word	0x2000074c

08005998 <_malloc_r>:
 8005998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800599c:	1ccd      	adds	r5, r1, #3
 800599e:	f025 0503 	bic.w	r5, r5, #3
 80059a2:	3508      	adds	r5, #8
 80059a4:	2d0c      	cmp	r5, #12
 80059a6:	bf38      	it	cc
 80059a8:	250c      	movcc	r5, #12
 80059aa:	2d00      	cmp	r5, #0
 80059ac:	4607      	mov	r7, r0
 80059ae:	db01      	blt.n	80059b4 <_malloc_r+0x1c>
 80059b0:	42a9      	cmp	r1, r5
 80059b2:	d905      	bls.n	80059c0 <_malloc_r+0x28>
 80059b4:	230c      	movs	r3, #12
 80059b6:	603b      	str	r3, [r7, #0]
 80059b8:	2600      	movs	r6, #0
 80059ba:	4630      	mov	r0, r6
 80059bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80059c0:	4e2e      	ldr	r6, [pc, #184]	; (8005a7c <_malloc_r+0xe4>)
 80059c2:	f000 f907 	bl	8005bd4 <__malloc_lock>
 80059c6:	6833      	ldr	r3, [r6, #0]
 80059c8:	461c      	mov	r4, r3
 80059ca:	bb34      	cbnz	r4, 8005a1a <_malloc_r+0x82>
 80059cc:	4629      	mov	r1, r5
 80059ce:	4638      	mov	r0, r7
 80059d0:	f7ff ffc2 	bl	8005958 <sbrk_aligned>
 80059d4:	1c43      	adds	r3, r0, #1
 80059d6:	4604      	mov	r4, r0
 80059d8:	d14d      	bne.n	8005a76 <_malloc_r+0xde>
 80059da:	6834      	ldr	r4, [r6, #0]
 80059dc:	4626      	mov	r6, r4
 80059de:	2e00      	cmp	r6, #0
 80059e0:	d140      	bne.n	8005a64 <_malloc_r+0xcc>
 80059e2:	6823      	ldr	r3, [r4, #0]
 80059e4:	4631      	mov	r1, r6
 80059e6:	4638      	mov	r0, r7
 80059e8:	eb04 0803 	add.w	r8, r4, r3
 80059ec:	f000 f848 	bl	8005a80 <_sbrk_r>
 80059f0:	4580      	cmp	r8, r0
 80059f2:	d13a      	bne.n	8005a6a <_malloc_r+0xd2>
 80059f4:	6821      	ldr	r1, [r4, #0]
 80059f6:	3503      	adds	r5, #3
 80059f8:	1a6d      	subs	r5, r5, r1
 80059fa:	f025 0503 	bic.w	r5, r5, #3
 80059fe:	3508      	adds	r5, #8
 8005a00:	2d0c      	cmp	r5, #12
 8005a02:	bf38      	it	cc
 8005a04:	250c      	movcc	r5, #12
 8005a06:	4629      	mov	r1, r5
 8005a08:	4638      	mov	r0, r7
 8005a0a:	f7ff ffa5 	bl	8005958 <sbrk_aligned>
 8005a0e:	3001      	adds	r0, #1
 8005a10:	d02b      	beq.n	8005a6a <_malloc_r+0xd2>
 8005a12:	6823      	ldr	r3, [r4, #0]
 8005a14:	442b      	add	r3, r5
 8005a16:	6023      	str	r3, [r4, #0]
 8005a18:	e00e      	b.n	8005a38 <_malloc_r+0xa0>
 8005a1a:	6822      	ldr	r2, [r4, #0]
 8005a1c:	1b52      	subs	r2, r2, r5
 8005a1e:	d41e      	bmi.n	8005a5e <_malloc_r+0xc6>
 8005a20:	2a0b      	cmp	r2, #11
 8005a22:	d916      	bls.n	8005a52 <_malloc_r+0xba>
 8005a24:	1961      	adds	r1, r4, r5
 8005a26:	42a3      	cmp	r3, r4
 8005a28:	6025      	str	r5, [r4, #0]
 8005a2a:	bf18      	it	ne
 8005a2c:	6059      	strne	r1, [r3, #4]
 8005a2e:	6863      	ldr	r3, [r4, #4]
 8005a30:	bf08      	it	eq
 8005a32:	6031      	streq	r1, [r6, #0]
 8005a34:	5162      	str	r2, [r4, r5]
 8005a36:	604b      	str	r3, [r1, #4]
 8005a38:	4638      	mov	r0, r7
 8005a3a:	f104 060b 	add.w	r6, r4, #11
 8005a3e:	f000 f8cf 	bl	8005be0 <__malloc_unlock>
 8005a42:	f026 0607 	bic.w	r6, r6, #7
 8005a46:	1d23      	adds	r3, r4, #4
 8005a48:	1af2      	subs	r2, r6, r3
 8005a4a:	d0b6      	beq.n	80059ba <_malloc_r+0x22>
 8005a4c:	1b9b      	subs	r3, r3, r6
 8005a4e:	50a3      	str	r3, [r4, r2]
 8005a50:	e7b3      	b.n	80059ba <_malloc_r+0x22>
 8005a52:	6862      	ldr	r2, [r4, #4]
 8005a54:	42a3      	cmp	r3, r4
 8005a56:	bf0c      	ite	eq
 8005a58:	6032      	streq	r2, [r6, #0]
 8005a5a:	605a      	strne	r2, [r3, #4]
 8005a5c:	e7ec      	b.n	8005a38 <_malloc_r+0xa0>
 8005a5e:	4623      	mov	r3, r4
 8005a60:	6864      	ldr	r4, [r4, #4]
 8005a62:	e7b2      	b.n	80059ca <_malloc_r+0x32>
 8005a64:	4634      	mov	r4, r6
 8005a66:	6876      	ldr	r6, [r6, #4]
 8005a68:	e7b9      	b.n	80059de <_malloc_r+0x46>
 8005a6a:	230c      	movs	r3, #12
 8005a6c:	603b      	str	r3, [r7, #0]
 8005a6e:	4638      	mov	r0, r7
 8005a70:	f000 f8b6 	bl	8005be0 <__malloc_unlock>
 8005a74:	e7a1      	b.n	80059ba <_malloc_r+0x22>
 8005a76:	6025      	str	r5, [r4, #0]
 8005a78:	e7de      	b.n	8005a38 <_malloc_r+0xa0>
 8005a7a:	bf00      	nop
 8005a7c:	20000748 	.word	0x20000748

08005a80 <_sbrk_r>:
 8005a80:	b538      	push	{r3, r4, r5, lr}
 8005a82:	4d06      	ldr	r5, [pc, #24]	; (8005a9c <_sbrk_r+0x1c>)
 8005a84:	2300      	movs	r3, #0
 8005a86:	4604      	mov	r4, r0
 8005a88:	4608      	mov	r0, r1
 8005a8a:	602b      	str	r3, [r5, #0]
 8005a8c:	f7fb fb20 	bl	80010d0 <_sbrk>
 8005a90:	1c43      	adds	r3, r0, #1
 8005a92:	d102      	bne.n	8005a9a <_sbrk_r+0x1a>
 8005a94:	682b      	ldr	r3, [r5, #0]
 8005a96:	b103      	cbz	r3, 8005a9a <_sbrk_r+0x1a>
 8005a98:	6023      	str	r3, [r4, #0]
 8005a9a:	bd38      	pop	{r3, r4, r5, pc}
 8005a9c:	20000750 	.word	0x20000750

08005aa0 <__sread>:
 8005aa0:	b510      	push	{r4, lr}
 8005aa2:	460c      	mov	r4, r1
 8005aa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005aa8:	f000 f8a0 	bl	8005bec <_read_r>
 8005aac:	2800      	cmp	r0, #0
 8005aae:	bfab      	itete	ge
 8005ab0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005ab2:	89a3      	ldrhlt	r3, [r4, #12]
 8005ab4:	181b      	addge	r3, r3, r0
 8005ab6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005aba:	bfac      	ite	ge
 8005abc:	6563      	strge	r3, [r4, #84]	; 0x54
 8005abe:	81a3      	strhlt	r3, [r4, #12]
 8005ac0:	bd10      	pop	{r4, pc}

08005ac2 <__swrite>:
 8005ac2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ac6:	461f      	mov	r7, r3
 8005ac8:	898b      	ldrh	r3, [r1, #12]
 8005aca:	05db      	lsls	r3, r3, #23
 8005acc:	4605      	mov	r5, r0
 8005ace:	460c      	mov	r4, r1
 8005ad0:	4616      	mov	r6, r2
 8005ad2:	d505      	bpl.n	8005ae0 <__swrite+0x1e>
 8005ad4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ad8:	2302      	movs	r3, #2
 8005ada:	2200      	movs	r2, #0
 8005adc:	f000 f868 	bl	8005bb0 <_lseek_r>
 8005ae0:	89a3      	ldrh	r3, [r4, #12]
 8005ae2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005ae6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005aea:	81a3      	strh	r3, [r4, #12]
 8005aec:	4632      	mov	r2, r6
 8005aee:	463b      	mov	r3, r7
 8005af0:	4628      	mov	r0, r5
 8005af2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005af6:	f000 b817 	b.w	8005b28 <_write_r>

08005afa <__sseek>:
 8005afa:	b510      	push	{r4, lr}
 8005afc:	460c      	mov	r4, r1
 8005afe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b02:	f000 f855 	bl	8005bb0 <_lseek_r>
 8005b06:	1c43      	adds	r3, r0, #1
 8005b08:	89a3      	ldrh	r3, [r4, #12]
 8005b0a:	bf15      	itete	ne
 8005b0c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005b0e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005b12:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005b16:	81a3      	strheq	r3, [r4, #12]
 8005b18:	bf18      	it	ne
 8005b1a:	81a3      	strhne	r3, [r4, #12]
 8005b1c:	bd10      	pop	{r4, pc}

08005b1e <__sclose>:
 8005b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b22:	f000 b813 	b.w	8005b4c <_close_r>
	...

08005b28 <_write_r>:
 8005b28:	b538      	push	{r3, r4, r5, lr}
 8005b2a:	4d07      	ldr	r5, [pc, #28]	; (8005b48 <_write_r+0x20>)
 8005b2c:	4604      	mov	r4, r0
 8005b2e:	4608      	mov	r0, r1
 8005b30:	4611      	mov	r1, r2
 8005b32:	2200      	movs	r2, #0
 8005b34:	602a      	str	r2, [r5, #0]
 8005b36:	461a      	mov	r2, r3
 8005b38:	f7fb fa79 	bl	800102e <_write>
 8005b3c:	1c43      	adds	r3, r0, #1
 8005b3e:	d102      	bne.n	8005b46 <_write_r+0x1e>
 8005b40:	682b      	ldr	r3, [r5, #0]
 8005b42:	b103      	cbz	r3, 8005b46 <_write_r+0x1e>
 8005b44:	6023      	str	r3, [r4, #0]
 8005b46:	bd38      	pop	{r3, r4, r5, pc}
 8005b48:	20000750 	.word	0x20000750

08005b4c <_close_r>:
 8005b4c:	b538      	push	{r3, r4, r5, lr}
 8005b4e:	4d06      	ldr	r5, [pc, #24]	; (8005b68 <_close_r+0x1c>)
 8005b50:	2300      	movs	r3, #0
 8005b52:	4604      	mov	r4, r0
 8005b54:	4608      	mov	r0, r1
 8005b56:	602b      	str	r3, [r5, #0]
 8005b58:	f7fb fa85 	bl	8001066 <_close>
 8005b5c:	1c43      	adds	r3, r0, #1
 8005b5e:	d102      	bne.n	8005b66 <_close_r+0x1a>
 8005b60:	682b      	ldr	r3, [r5, #0]
 8005b62:	b103      	cbz	r3, 8005b66 <_close_r+0x1a>
 8005b64:	6023      	str	r3, [r4, #0]
 8005b66:	bd38      	pop	{r3, r4, r5, pc}
 8005b68:	20000750 	.word	0x20000750

08005b6c <_fstat_r>:
 8005b6c:	b538      	push	{r3, r4, r5, lr}
 8005b6e:	4d07      	ldr	r5, [pc, #28]	; (8005b8c <_fstat_r+0x20>)
 8005b70:	2300      	movs	r3, #0
 8005b72:	4604      	mov	r4, r0
 8005b74:	4608      	mov	r0, r1
 8005b76:	4611      	mov	r1, r2
 8005b78:	602b      	str	r3, [r5, #0]
 8005b7a:	f7fb fa80 	bl	800107e <_fstat>
 8005b7e:	1c43      	adds	r3, r0, #1
 8005b80:	d102      	bne.n	8005b88 <_fstat_r+0x1c>
 8005b82:	682b      	ldr	r3, [r5, #0]
 8005b84:	b103      	cbz	r3, 8005b88 <_fstat_r+0x1c>
 8005b86:	6023      	str	r3, [r4, #0]
 8005b88:	bd38      	pop	{r3, r4, r5, pc}
 8005b8a:	bf00      	nop
 8005b8c:	20000750 	.word	0x20000750

08005b90 <_isatty_r>:
 8005b90:	b538      	push	{r3, r4, r5, lr}
 8005b92:	4d06      	ldr	r5, [pc, #24]	; (8005bac <_isatty_r+0x1c>)
 8005b94:	2300      	movs	r3, #0
 8005b96:	4604      	mov	r4, r0
 8005b98:	4608      	mov	r0, r1
 8005b9a:	602b      	str	r3, [r5, #0]
 8005b9c:	f7fb fa7f 	bl	800109e <_isatty>
 8005ba0:	1c43      	adds	r3, r0, #1
 8005ba2:	d102      	bne.n	8005baa <_isatty_r+0x1a>
 8005ba4:	682b      	ldr	r3, [r5, #0]
 8005ba6:	b103      	cbz	r3, 8005baa <_isatty_r+0x1a>
 8005ba8:	6023      	str	r3, [r4, #0]
 8005baa:	bd38      	pop	{r3, r4, r5, pc}
 8005bac:	20000750 	.word	0x20000750

08005bb0 <_lseek_r>:
 8005bb0:	b538      	push	{r3, r4, r5, lr}
 8005bb2:	4d07      	ldr	r5, [pc, #28]	; (8005bd0 <_lseek_r+0x20>)
 8005bb4:	4604      	mov	r4, r0
 8005bb6:	4608      	mov	r0, r1
 8005bb8:	4611      	mov	r1, r2
 8005bba:	2200      	movs	r2, #0
 8005bbc:	602a      	str	r2, [r5, #0]
 8005bbe:	461a      	mov	r2, r3
 8005bc0:	f7fb fa78 	bl	80010b4 <_lseek>
 8005bc4:	1c43      	adds	r3, r0, #1
 8005bc6:	d102      	bne.n	8005bce <_lseek_r+0x1e>
 8005bc8:	682b      	ldr	r3, [r5, #0]
 8005bca:	b103      	cbz	r3, 8005bce <_lseek_r+0x1e>
 8005bcc:	6023      	str	r3, [r4, #0]
 8005bce:	bd38      	pop	{r3, r4, r5, pc}
 8005bd0:	20000750 	.word	0x20000750

08005bd4 <__malloc_lock>:
 8005bd4:	4801      	ldr	r0, [pc, #4]	; (8005bdc <__malloc_lock+0x8>)
 8005bd6:	f7ff be0b 	b.w	80057f0 <__retarget_lock_acquire_recursive>
 8005bda:	bf00      	nop
 8005bdc:	20000744 	.word	0x20000744

08005be0 <__malloc_unlock>:
 8005be0:	4801      	ldr	r0, [pc, #4]	; (8005be8 <__malloc_unlock+0x8>)
 8005be2:	f7ff be06 	b.w	80057f2 <__retarget_lock_release_recursive>
 8005be6:	bf00      	nop
 8005be8:	20000744 	.word	0x20000744

08005bec <_read_r>:
 8005bec:	b538      	push	{r3, r4, r5, lr}
 8005bee:	4d07      	ldr	r5, [pc, #28]	; (8005c0c <_read_r+0x20>)
 8005bf0:	4604      	mov	r4, r0
 8005bf2:	4608      	mov	r0, r1
 8005bf4:	4611      	mov	r1, r2
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	602a      	str	r2, [r5, #0]
 8005bfa:	461a      	mov	r2, r3
 8005bfc:	f7fb f9fa 	bl	8000ff4 <_read>
 8005c00:	1c43      	adds	r3, r0, #1
 8005c02:	d102      	bne.n	8005c0a <_read_r+0x1e>
 8005c04:	682b      	ldr	r3, [r5, #0]
 8005c06:	b103      	cbz	r3, 8005c0a <_read_r+0x1e>
 8005c08:	6023      	str	r3, [r4, #0]
 8005c0a:	bd38      	pop	{r3, r4, r5, pc}
 8005c0c:	20000750 	.word	0x20000750

08005c10 <_init>:
 8005c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c12:	bf00      	nop
 8005c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c16:	bc08      	pop	{r3}
 8005c18:	469e      	mov	lr, r3
 8005c1a:	4770      	bx	lr

08005c1c <_fini>:
 8005c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1e:	bf00      	nop
 8005c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c22:	bc08      	pop	{r3}
 8005c24:	469e      	mov	lr, r3
 8005c26:	4770      	bx	lr
