INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2019.2/zuchengyuanli/source_code/4_alu/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2019.2/zuchengyuanli/source_code/4_alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2019.2/zuchengyuanli/source_code/4_alu/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2019.2/zuchengyuanli/shiyan4/shiyan4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
