# MUX-Based ALU in Verilog

This is a 4-bit ALU implemented using multiplexer-based logic in Verilog HDL. It performs basic arithmetic and logic operations including ADD, SUB, AND, OR, and XOR.

## Files
- `alu.v`: ALU logic in Verilog
- `testbench.v`: Testbench to simulate and verify ALU operations
- `README.md`: Description of the project

## Tools Used
- Verilog HDL
- Vivado (for simulation and waveform analysis)

## Author
Ankita Nair