Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Fri Jan 26 00:46:06 2018
| Host         : travis-job-timvideos-hdmi2usb-litex-333514845.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
--------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: netsoc_dna_cnt_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 56 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.160        0.000                      0                12159        0.032        0.000                      0                12159        0.264        0.000                       0                  3846  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk100                  {0.000 5.000}        10.000          100.000         
  netsoc_eth_clk        {0.000 20.000}       40.000          25.000          
  netsoc_pll_clk200     {0.000 2.500}        5.000           200.000         
  netsoc_pll_fb         {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys        {0.000 5.000}        10.000          100.000         
  netsoc_pll_sys4x      {0.000 1.250}        2.500           400.000         
  netsoc_pll_sys4x_dqs  {0.625 1.875}        2.500           400.000         
eth_rx_clk              {0.000 20.000}       40.000          25.000          
eth_tx_clk              {0.000 20.000}       40.000          25.000          
sys_clk                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                    3.000        0.000                       0                     2  
  netsoc_eth_clk                                                                                                                                                         37.845        0.000                       0                     1  
  netsoc_pll_clk200           1.223        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  
  netsoc_pll_fb                                                                                                                                                           8.751        0.000                       0                     2  
  netsoc_pll_sys                                                                                                                                                          7.845        0.000                       0                     2  
  netsoc_pll_sys4x                                                                                                                                                        0.345        0.000                       0                    77  
  netsoc_pll_sys4x_dqs                                                                                                                                                    0.345        0.000                       0                     4  
eth_rx_clk                    1.262        0.000                      0                  392        0.090        0.000                      0                  392       18.750        0.000                       0                   154  
eth_tx_clk                    1.262        0.000                      0                  224        0.124        0.000                      0                  224       19.500        0.000                       0                   103  
sys_clk                       0.160        0.000                      0                11529        0.032        0.000                      0                11529        3.750        0.000                       0                  3491  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFR/I            n/a            1.666         10.000      8.334      BUFR_X1Y5       BUFR/I
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_eth_clk
  To Clock:  netsoc_eth_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_eth_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { BUFR/O }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20  BUFG_5/I



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_clk200
  To Clock:  netsoc_pll_clk200

Setup :            0  Failing Endpoints,  Worst Slack        1.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.223ns  (required time - arrival time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.864ns
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.518     6.731 r  FDPE_2/Q
                         net (fo=1, routed)           0.190     6.921    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y32         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     3.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     4.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     4.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     6.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.349 r  BUFG_3/O
                         net (fo=8, routed)           1.514     7.864    clk200_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_3/C
                         clock pessimism              0.349     8.213    
                         clock uncertainty           -0.053     8.160    
    SLICE_X64Y32         FDPE (Setup_fdpe_C_D)       -0.016     8.144    FDPE_3
  -------------------------------------------------------------------
                         required time                          8.144    
                         arrival time                          -6.921    
  -------------------------------------------------------------------
                         slack                                  1.223    

Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        2.581ns  (logic 0.773ns (29.952%)  route 1.808ns (70.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     6.691 r  FDPE_3/Q
                         net (fo=5, routed)           1.808     8.499    clk200_rst
    SLICE_X61Y24         LUT6 (Prop_lut6_I5_O)        0.295     8.794 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     8.794    netsoc_ic_reset_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X61Y24         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism              0.311    11.165    
                         clock uncertainty           -0.053    11.112    
    SLICE_X61Y24         FDRE (Setup_fdre_C_D)        0.029    11.141    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         11.141    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.478ns (29.141%)  route 1.162ns (70.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     6.691 r  FDPE_3/Q
                         net (fo=5, routed)           1.162     7.853    clk200_rst
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.311    11.165    
                         clock uncertainty           -0.053    11.112    
    SLICE_X60Y24         FDSE (Setup_fdse_C_S)       -0.695    10.417    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.478ns (29.141%)  route 1.162ns (70.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     6.691 r  FDPE_3/Q
                         net (fo=5, routed)           1.162     7.853    clk200_rst
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.311    11.165    
                         clock uncertainty           -0.053    11.112    
    SLICE_X60Y24         FDSE (Setup_fdse_C_S)       -0.695    10.417    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.478ns (29.141%)  route 1.162ns (70.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     6.691 r  FDPE_3/Q
                         net (fo=5, routed)           1.162     7.853    clk200_rst
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.311    11.165    
                         clock uncertainty           -0.053    11.112    
    SLICE_X60Y24         FDSE (Setup_fdse_C_S)       -0.695    10.417    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 FDPE_3/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.640ns  (logic 0.478ns (29.141%)  route 1.162ns (70.859%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.213ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.631     6.213    clk200_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.478     6.691 r  FDPE_3/Q
                         net (fo=5, routed)           1.162     7.853    clk200_rst
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.311    11.165    
                         clock uncertainty           -0.053    11.112    
    SLICE_X60Y24         FDSE (Setup_fdse_C_S)       -0.695    10.417    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.417    
                         arrival time                          -7.853    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.619     6.201    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.518     6.719 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.601    netsoc_reset_counter[2]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.725 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.914    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism              0.347    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X60Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.979    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.619     6.201    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.518     6.719 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.601    netsoc_reset_counter[2]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.725 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.914    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism              0.347    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X60Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.979    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.619     6.201    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.518     6.719 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.601    netsoc_reset_counter[2]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.725 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.914    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism              0.347    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X60Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.979    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  3.065    

Slack (MET) :             3.065ns  (required time - arrival time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (netsoc_pll_clk200 rise@5.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.642ns (37.464%)  route 1.072ns (62.536%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.854ns = ( 10.854 - 5.000 ) 
    Source Clock Delay      (SCD):    6.201ns
    Clock Pessimism Removal (CPR):    0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.253     2.742    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.088     2.830 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.655     4.485    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.096     4.581 r  BUFG_3/O
                         net (fo=8, routed)           1.619     6.201    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.518     6.719 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.882     7.601    netsoc_reset_counter[2]
    SLICE_X60Y24         LUT4 (Prop_lut4_I2_O)        0.124     7.725 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.190     7.914    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.418     6.418 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           1.181     7.599    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.083     7.682 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           1.576     9.258    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     9.349 r  BUFG_3/O
                         net (fo=8, routed)           1.504    10.854    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism              0.347    11.201    
                         clock uncertainty           -0.053    11.148    
    SLICE_X60Y24         FDSE (Setup_fdse_C_CE)      -0.169    10.979    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         10.979    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  3.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_2/C
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_3/D
                            (rising edge-triggered cell FDPE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.591     1.864    clk200_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDPE (Prop_fdpe_C_Q)         0.164     2.028 r  FDPE_2/Q
                         net (fo=1, routed)           0.056     2.084    xilinxasyncresetsynchronizerimpl1_rst_meta
    SLICE_X64Y32         FDPE                                         r  FDPE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.860     2.413    clk200_clk
    SLICE_X64Y32         FDPE                                         r  FDPE_3/C
                         clock pessimism             -0.549     1.864    
    SLICE_X64Y32         FDPE (Hold_fdpe_C_D)         0.060     1.924    FDPE_3
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.747%)  route 0.124ns (37.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.534ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.164     2.020 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.124     2.144    netsoc_reset_counter[0]
    SLICE_X61Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.189 r  netsoc_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     2.189    netsoc_ic_reset_i_1_n_0
    SLICE_X61Y24         FDRE                                         r  netsoc_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X61Y24         FDRE                                         r  netsoc_ic_reset_reg/C
                         clock pessimism             -0.534     1.869    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.091     1.960    netsoc_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.927%)  route 0.174ns (45.073%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.164     2.020 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.194    netsoc_reset_counter[2]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.048     2.242 r  netsoc_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     2.242    netsoc_reset_counter[3]_i_2_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X60Y24         FDSE (Hold_fdse_C_D)         0.131     1.987    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.574%)  route 0.174ns (45.426%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.164     2.020 r  netsoc_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.174     2.194    netsoc_reset_counter[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.045     2.239 r  netsoc_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     2.239    netsoc_reset_counter[2]_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X60Y24         FDSE (Hold_fdse_C_D)         0.121     1.977    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.148     2.004 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.128    netsoc_reset_counter[3]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X60Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.840    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.148     2.004 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.128    netsoc_reset_counter[3]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X60Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.840    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.148     2.004 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.128    netsoc_reset_counter[3]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[2]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X60Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.840    netsoc_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.247ns (57.932%)  route 0.179ns (42.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.148     2.004 r  netsoc_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.124     2.128    netsoc_reset_counter[3]
    SLICE_X60Y24         LUT4 (Prop_lut4_I3_O)        0.099     2.227 r  netsoc_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.056     2.283    netsoc_reset_counter[3]_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[3]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X60Y24         FDSE (Hold_fdse_C_CE)       -0.016     1.840    netsoc_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.210ns (33.040%)  route 0.426ns (66.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.164     2.020 r  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.426     2.446    netsoc_reset_counter[0]
    SLICE_X60Y24         LUT2 (Prop_lut2_I0_O)        0.046     2.492 r  netsoc_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.492    netsoc_reset_counter[1]_i_1_n_0
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[1]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X60Y24         FDSE (Hold_fdse_C_D)         0.131     1.987    netsoc_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.492    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 netsoc_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            netsoc_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by netsoc_pll_clk200  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             netsoc_pll_clk200
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (netsoc_pll_clk200 rise@0.000ns - netsoc_pll_clk200 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.209ns (32.934%)  route 0.426ns (67.066%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.856ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.697    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.747 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.501     1.248    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.274 r  BUFG_3/O
                         net (fo=8, routed)           0.583     1.856    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y24         FDSE (Prop_fdse_C_Q)         0.164     2.020 f  netsoc_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.426     2.446    netsoc_reset_counter[0]
    SLICE_X60Y24         LUT1 (Prop_lut1_I0_O)        0.045     2.491 r  netsoc_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     2.491    netsoc_reset_counter0[0]
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock netsoc_pll_clk200 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk100_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.926    clk100_IBUF
    PLLE2_ADV_X1Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.979 r  PLLE2_BASE/CLKOUT3
                         net (fo=1, routed)           0.546     1.524    netsoc_pll_clk200
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.553 r  BUFG_3/O
                         net (fo=8, routed)           0.850     2.403    clk200_clk
    SLICE_X60Y24         FDSE                                         r  netsoc_reset_counter_reg[0]/C
                         clock pessimism             -0.547     1.856    
    SLICE_X60Y24         FDSE (Hold_fdse_C_D)         0.120     1.976    netsoc_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.491    
  -------------------------------------------------------------------
                         slack                                  0.515    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_clk200
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLLE2_BASE/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   BUFG_3/I
Min Period        n/a     PLLE2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y32     FDPE_2/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X64Y32     FDPE_3/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X61Y24     netsoc_ic_reset_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X60Y24     netsoc_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X60Y24     netsoc_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X60Y24     netsoc_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C             n/a            1.000         5.000       4.000      SLICE_X60Y24     netsoc_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y1   PLLE2_BASE/CLKOUT3
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     netsoc_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y32     FDPE_2/C
Low Pulse Width   Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y32     FDPE_3/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     netsoc_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y32     FDPE_2/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X64Y32     FDPE_3/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     netsoc_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X61Y24     netsoc_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         2.500       2.000      SLICE_X60Y24     netsoc_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_fb
  To Clock:  netsoc_pll_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys
  To Clock:  netsoc_pll_sys

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLLE2_BASE/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  BUFG/I
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x
  To Clock:  netsoc_pll_sys4x

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y17  BUFG_1/I
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y40    ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y45    ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y34    ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB     n/a            1.667         2.500       0.833      ILOGIC_X1Y30    ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK      n/a            1.667         2.500       0.833      ILOGIC_X1Y35    ISERDESE2_12/CLK
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  netsoc_pll_sys4x_dqs
  To Clock:  netsoc_pll_sys4x_dqs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         netsoc_pll_sys4x_dqs
Waveform(ns):       { 0.625 1.875 }
Period(ns):         2.500
Sources:            { PLLE2_BASE/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y19  BUFG_2/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y44    OSERDESE2_26/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         2.500       0.833      OLOGIC_X1Y32    OSERDESE2_28/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT2  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2
Max Period  n/a     PLLE2_ADV/CLKOUT2  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y1  PLLE2_BASE/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk
  To Clock:  eth_rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_8/C
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_9/D
                            (rising edge-triggered cell FDPE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.549     1.549    eth_rx_clk
    SLICE_X36Y26         FDPE                                         r  FDPE_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y26         FDPE (Prop_fdpe_C_Q)         0.456     2.005 r  FDPE_8/Q
                         net (fo=1, routed)           0.199     2.205    xilinxasyncresetsynchronizerimpl4_rst_meta
    SLICE_X36Y26         FDPE                                         r  FDPE_9/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y21       BUFG                         0.000     2.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433     3.433    eth_rx_clk
    SLICE_X36Y26         FDPE                                         r  FDPE_9/C
                         clock pessimism              0.116     3.549    
                         clock uncertainty           -0.035     3.514    
    SLICE_X36Y26         FDPE (Setup_fdpe_C_D)       -0.047     3.467    FDPE_9
  -------------------------------------------------------------------
                         required time                          3.467    
                         arrival time                          -2.205    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             31.928ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.886ns  (logic 1.366ns (17.321%)  route 6.520ns (82.679%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.550     1.550    eth_rx_clk
    SLICE_X30Y22         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDSE (Prop_fdse_C_Q)         0.518     2.068 r  ethmac_crc32_checker_crc_reg_reg[25]/Q
                         net (fo=7, routed)           0.910     2.979    p_4_in42_in
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.148     3.127 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.291     4.418    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.328     4.746 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.820     5.566    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.690 r  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           1.335     7.025    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.149 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.664     7.813    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.500     9.437    ethmac_crc32_checker_source_source_payload_error
    SLICE_X40Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X40Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[9]/C
                         clock pessimism              0.007    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)       -0.047    41.365    ethmac_rx_converter_converter_source_payload_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.365    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                 31.928    

Slack (MET) :             31.954ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.807ns  (logic 1.366ns (17.497%)  route 6.441ns (82.503%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.550     1.550    eth_rx_clk
    SLICE_X30Y22         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDSE (Prop_fdse_C_Q)         0.518     2.068 r  ethmac_crc32_checker_crc_reg_reg[25]/Q
                         net (fo=7, routed)           0.910     2.979    p_4_in42_in
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.148     3.127 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.291     4.418    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.328     4.746 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.820     5.566    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.690 r  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           1.335     7.025    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.149 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.664     7.813    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           1.421     9.357    ethmac_crc32_checker_source_source_payload_error
    SLICE_X41Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.440    41.440    eth_rx_clk
    SLICE_X41Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[19]/C
                         clock pessimism              0.007    41.447    
                         clock uncertainty           -0.035    41.412    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)       -0.101    41.311    ethmac_rx_converter_converter_source_payload_data_reg[19]
  -------------------------------------------------------------------
                         required time                         41.311    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                 31.954    

Slack (MET) :             32.472ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 1.366ns (18.639%)  route 5.963ns (81.361%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 41.437 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.550     1.550    eth_rx_clk
    SLICE_X30Y22         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDSE (Prop_fdse_C_Q)         0.518     2.068 r  ethmac_crc32_checker_crc_reg_reg[25]/Q
                         net (fo=7, routed)           0.910     2.979    p_4_in42_in
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.148     3.127 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.291     4.418    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.328     4.746 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.820     5.566    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.690 r  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           1.335     7.025    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.149 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.664     7.813    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.942     8.879    ethmac_crc32_checker_source_source_payload_error
    SLICE_X39Y19         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.437    41.437    eth_rx_clk
    SLICE_X39Y19         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[39]/C
                         clock pessimism              0.007    41.444    
                         clock uncertainty           -0.035    41.409    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)       -0.058    41.351    ethmac_rx_converter_converter_source_payload_data_reg[39]
  -------------------------------------------------------------------
                         required time                         41.351    
                         arrival time                          -8.879    
  -------------------------------------------------------------------
                         slack                                 32.472    

Slack (MET) :             32.485ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_rx_converter_converter_source_payload_data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 1.366ns (18.628%)  route 5.967ns (81.372%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.550     1.550    eth_rx_clk
    SLICE_X30Y22         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDSE (Prop_fdse_C_Q)         0.518     2.068 r  ethmac_crc32_checker_crc_reg_reg[25]/Q
                         net (fo=7, routed)           0.910     2.979    p_4_in42_in
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.148     3.127 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.291     4.418    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.328     4.746 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.820     5.566    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.690 r  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           1.335     7.025    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.149 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.664     7.813    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.947     8.884    ethmac_crc32_checker_source_source_payload_error
    SLICE_X40Y19         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.439    41.439    eth_rx_clk
    SLICE_X40Y19         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[29]/C
                         clock pessimism              0.007    41.446    
                         clock uncertainty           -0.035    41.411    
    SLICE_X40Y19         FDRE (Setup_fdre_C_D)       -0.043    41.368    ethmac_rx_converter_converter_source_payload_data_reg[29]
  -------------------------------------------------------------------
                         required time                         41.368    
                         arrival time                          -8.884    
  -------------------------------------------------------------------
                         slack                                 32.485    

Slack (MET) :             32.636ns  (required time - arrival time)
  Source:                 ethmac_crc32_checker_crc_reg_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_ps_crc_error_toggle_i_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        7.251ns  (logic 1.490ns (20.549%)  route 5.761ns (79.451%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 41.434 - 40.000 ) 
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.550     1.550    eth_rx_clk
    SLICE_X30Y22         FDSE                                         r  ethmac_crc32_checker_crc_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDSE (Prop_fdse_C_Q)         0.518     2.068 r  ethmac_crc32_checker_crc_reg_reg[25]/Q
                         net (fo=7, routed)           0.910     2.979    p_4_in42_in
    SLICE_X30Y23         LUT2 (Prop_lut2_I0_O)        0.148     3.127 r  ethmac_crc32_checker_crc_reg[27]_i_2/O
                         net (fo=8, routed)           1.291     4.418    ethmac_crc32_checker_crc_reg[27]_i_2_n_0
    SLICE_X31Y23         LUT6 (Prop_lut6_I5_O)        0.328     4.746 r  ethmac_crc32_checker_crc_reg[17]_i_1/O
                         net (fo=2, routed)           0.820     5.566    ethmac_crc32_checker_crc_next_reg[17]
    SLICE_X31Y22         LUT6 (Prop_lut6_I0_O)        0.124     5.690 r  ethmac_rx_converter_converter_source_payload_data[39]_i_9/O
                         net (fo=1, routed)           1.335     7.025    ethmac_rx_converter_converter_source_payload_data[39]_i_9_n_0
    SLICE_X33Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.149 r  ethmac_rx_converter_converter_source_payload_data[39]_i_4/O
                         net (fo=1, routed)           0.664     7.813    ethmac_rx_converter_converter_source_payload_data[39]_i_4_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.937 r  ethmac_rx_converter_converter_source_payload_data[39]_i_2/O
                         net (fo=5, routed)           0.740     8.677    ethmac_crc32_checker_source_source_payload_error
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.124     8.801 r  ethmac_ps_crc_error_toggle_i_i_1/O
                         net (fo=1, routed)           0.000     8.801    ethmac_ps_crc_error_toggle_i_i_1_n_0
    SLICE_X36Y22         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.434    41.434    eth_rx_clk
    SLICE_X36Y22         FDRE                                         r  ethmac_ps_crc_error_toggle_i_reg/C
                         clock pessimism              0.007    41.441    
                         clock uncertainty           -0.035    41.406    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)        0.031    41.437    ethmac_ps_crc_error_toggle_i_reg
  -------------------------------------------------------------------
                         required time                         41.437    
                         arrival time                          -8.801    
  -------------------------------------------------------------------
                         slack                                 32.636    

Slack (MET) :             32.955ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 1.076ns (15.894%)  route 5.694ns (84.106%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X31Y25         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/Q
                         net (fo=17, routed)          1.909     3.913    ethphy_liteethphymiirx_converter_converter_strobe_all
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.037 f  ethmac_ps_crc_error_toggle_i_i_3/O
                         net (fo=2, routed)           1.149     5.186    ethmac_ps_crc_error_toggle_i_i_3_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.310 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.700     6.010    p_264_in
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.134 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.822     6.956    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.080 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.750     7.830    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.954 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.364     8.317    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433    41.433    eth_rx_clk
    SLICE_X31Y23         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]/C
                         clock pessimism              0.079    41.512    
                         clock uncertainty           -0.035    41.477    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.205    41.272    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 32.955    

Slack (MET) :             32.955ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 1.076ns (15.894%)  route 5.694ns (84.106%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X31Y25         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/Q
                         net (fo=17, routed)          1.909     3.913    ethphy_liteethphymiirx_converter_converter_strobe_all
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.037 f  ethmac_ps_crc_error_toggle_i_i_3/O
                         net (fo=2, routed)           1.149     5.186    ethmac_ps_crc_error_toggle_i_i_3_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.310 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.700     6.010    p_264_in
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.134 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.822     6.956    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.080 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.750     7.830    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.954 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.364     8.317    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433    41.433    eth_rx_clk
    SLICE_X31Y23         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]/C
                         clock pessimism              0.079    41.512    
                         clock uncertainty           -0.035    41.477    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.205    41.272    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 32.955    

Slack (MET) :             32.955ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 1.076ns (15.894%)  route 5.694ns (84.106%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X31Y25         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/Q
                         net (fo=17, routed)          1.909     3.913    ethphy_liteethphymiirx_converter_converter_strobe_all
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.037 f  ethmac_ps_crc_error_toggle_i_i_3/O
                         net (fo=2, routed)           1.149     5.186    ethmac_ps_crc_error_toggle_i_i_3_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.310 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.700     6.010    p_264_in
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.134 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.822     6.956    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.080 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.750     7.830    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.954 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.364     8.317    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433    41.433    eth_rx_clk
    SLICE_X31Y23         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]/C
                         clock pessimism              0.079    41.512    
                         clock uncertainty           -0.035    41.477    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.205    41.272    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 32.955    

Slack (MET) :             32.955ns  (required time - arrival time)
  Source:                 ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_rx_clk rise@40.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 1.076ns (15.894%)  route 5.694ns (84.106%))
  Logic Levels:           5  (LUT2=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.547     1.547    eth_rx_clk
    SLICE_X31Y25         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y25         FDRE (Prop_fdre_C_Q)         0.456     2.003 r  ethphy_liteethphymiirx_converter_converter_strobe_all_reg/Q
                         net (fo=17, routed)          1.909     3.913    ethphy_liteethphymiirx_converter_converter_strobe_all
    SLICE_X33Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.037 f  ethmac_ps_crc_error_toggle_i_i_3/O
                         net (fo=2, routed)           1.149     5.186    ethmac_ps_crc_error_toggle_i_i_3_n_0
    SLICE_X36Y20         LUT6 (Prop_lut6_I0_O)        0.124     5.310 r  storage_10_reg_0_7_0_5_i_2/O
                         net (fo=15, routed)          0.700     6.010    p_264_in
    SLICE_X36Y22         LUT6 (Prop_lut6_I0_O)        0.124     6.134 r  liteethmaccrc32checker_state[1]_i_2/O
                         net (fo=7, routed)           0.822     6.956    ethmac_crc32_checker_sink_sink_ready
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.124     7.080 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[7]_i_2/O
                         net (fo=4, routed)           0.750     7.830    ethphy_liteethphymiirx_converter_converter_load_part
    SLICE_X30Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.954 r  ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1/O
                         net (fo=4, routed)           0.364     8.317    ethphy_liteethphymiirx_converter_converter_source_payload_data[3]_i_1_n_0
    SLICE_X31Y23         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000    40.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         1.433    41.433    eth_rx_clk
    SLICE_X31Y23         FDRE                                         r  ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]/C
                         clock pessimism              0.079    41.512    
                         clock uncertainty           -0.035    41.477    
    SLICE_X31Y23         FDRE (Setup_fdre_C_CE)      -0.205    41.272    ethphy_liteethphymiirx_converter_converter_source_payload_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.272    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                 32.955    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.146%)  route 0.327ns (69.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X40Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ethmac_rx_converter_converter_source_payload_data_reg[7]/Q
                         net (fo=1, routed)           0.327     1.025    ethmac_rx_converter_converter_source_payload_data[7]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[7])
                                                      0.296     0.935    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.144%)  route 0.327ns (69.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X40Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ethmac_rx_converter_converter_source_payload_data_reg[5]/Q
                         net (fo=1, routed)           0.327     1.025    ethmac_rx_converter_converter_source_payload_data[5]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[5])
                                                      0.296     0.935    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.141ns (29.848%)  route 0.331ns (70.152%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.557     0.557    eth_rx_clk
    SLICE_X40Y19         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  ethmac_rx_converter_converter_source_payload_data_reg[21]/Q
                         net (fo=1, routed)           0.331     1.029    ethmac_rx_converter_converter_source_payload_data[21]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.296     0.935    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 ethmac_rx_converter_converter_source_payload_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_12_reg/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.141ns (29.575%)  route 0.336ns (70.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.558     0.558    eth_rx_clk
    SLICE_X43Y18         FDRE                                         r  ethmac_rx_converter_converter_source_payload_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  ethmac_rx_converter_converter_source_payload_data_reg[28]/Q
                         net (fo=1, routed)           0.336     1.034    ethmac_rx_converter_converter_source_payload_data[28]
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.873     0.873    eth_rx_clk
    RAMB36_X1Y3          RAMB36E1                                     r  storage_12_reg/CLKBWRCLK
                         clock pessimism             -0.234     0.639    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     0.935    storage_12_reg
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.034    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     0.556    eth_rx_clk
    SLICE_X35Y19         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     0.556    eth_rx_clk
    SLICE_X35Y19         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMA_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     0.556    eth_rx_clk
    SLICE_X35Y19         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     0.556    eth_rx_clk
    SLICE_X35Y19         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMB_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     0.556    eth_rx_clk
    SLICE_X35Y19         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ethmac_crc32_checker_syncfifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_10_reg_0_7_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by eth_rx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk rise@0.000ns - eth_rx_clk rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.231%)  route 0.283ns (66.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.556     0.556    eth_rx_clk
    SLICE_X35Y19         FDRE                                         r  ethmac_crc32_checker_syncfifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_crc32_checker_syncfifo_produce_reg[0]/Q
                         net (fo=19, routed)          0.283     0.980    storage_10_reg_0_7_0_5/ADDRD0
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y21       BUFG                         0.000     0.000 r  eth_clocks_rx_IBUF_BUFG_inst/O
                         net (fo=154, routed)         0.823     0.823    storage_10_reg_0_7_0_5/WCLK
    SLICE_X34Y19         RAMD32                                       r  storage_10_reg_0_7_0_5/RAMC_D1/CLK
                         clock pessimism             -0.254     0.569    
    SLICE_X34Y19         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_10_reg_0_7_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_rx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y3   storage_12_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y26  FDPE_8/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y26  FDPE_9/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y15  xilinxmultiregimpl7_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y13  xilinxmultiregimpl7_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y16  xilinxmultiregimpl7_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y13  xilinxmultiregimpl7_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y13  xilinxmultiregimpl7_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y13  xilinxmultiregimpl7_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X37Y15  xilinxmultiregimpl7_regs0_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y18  storage_10_reg_0_7_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y18  storage_10_reg_0_7_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         20.000      18.750     SLICE_X34Y19  storage_10_reg_0_7_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_tx_clk
  To Clock:  eth_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.655ns  (logic 0.456ns (69.583%)  route 0.199ns (30.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.547ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.547     1.547    eth_tx_clk
    SLICE_X36Y25         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDPE (Prop_fdpe_C_Q)         0.456     2.003 r  FDPE_6/Q
                         net (fo=1, routed)           0.199     2.203    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X36Y25         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    BUFGCTRL_X0Y22       BUFG                         0.000     2.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.431     3.431    eth_tx_clk
    SLICE_X36Y25         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.116     3.547    
                         clock uncertainty           -0.035     3.512    
    SLICE_X36Y25         FDPE (Setup_fdpe_C_D)       -0.047     3.465    FDPE_7
  -------------------------------------------------------------------
                         required time                          3.465    
                         arrival time                          -2.203    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             30.025ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 1.820ns (19.396%)  route 7.563ns (80.604%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.961     2.945    xilinxmultiregimpl4_regs1[6]
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.297     3.242 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.708     3.950    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.074 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.844     4.918    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.042 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.616     5.658    ethmac_padding_inserter_source_valid
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.782 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.819     6.600    ethmac_crc32_inserter_source_valid
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.724 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.357    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.986     8.467    ethmac_tx_converter_converter_mux0
    SLICE_X35Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.619 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.915     9.534    ethmac_tx_converter_converter_mux__0
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.332     9.866 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           1.083    10.949    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.949    
  -------------------------------------------------------------------
                         slack                                 30.025    

Slack (MET) :             30.167ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.242ns  (logic 1.820ns (19.694%)  route 7.422ns (80.306%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.961     2.945    xilinxmultiregimpl4_regs1[6]
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.297     3.242 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.708     3.950    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.074 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.844     4.918    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.042 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.616     5.658    ethmac_padding_inserter_source_valid
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.782 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.819     6.600    ethmac_crc32_inserter_source_valid
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.724 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.357    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.986     8.467    ethmac_tx_converter_converter_mux0
    SLICE_X35Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.619 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.917     9.536    ethmac_tx_converter_converter_mux__0
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.332     9.868 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.939    10.807    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.807    
  -------------------------------------------------------------------
                         slack                                 30.167    

Slack (MET) :             30.218ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.190ns  (logic 1.820ns (19.804%)  route 7.370ns (80.196%))
  Logic Levels:           8  (LUT3=4 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.961     2.945    xilinxmultiregimpl4_regs1[6]
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.297     3.242 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.708     3.950    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.074 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.844     4.918    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.042 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.616     5.658    ethmac_padding_inserter_source_valid
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.782 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.819     6.600    ethmac_crc32_inserter_source_valid
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.724 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.357    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.986     8.467    ethmac_tx_converter_converter_mux0
    SLICE_X35Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.619 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.638     9.257    ethmac_tx_converter_converter_mux__0
    SLICE_X37Y7          LUT3 (Prop_lut3_I1_O)        0.332     9.589 r  storage_11_reg_i_6/O
                         net (fo=2, routed)           1.167    10.755    ethmac_tx_cdc_graycounter1_q_next_binary[1]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.755    
  -------------------------------------------------------------------
                         slack                                 30.218    

Slack (MET) :             30.235ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        9.173ns  (logic 1.820ns (19.840%)  route 7.353ns (80.160%))
  Logic Levels:           8  (LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.961     2.945    xilinxmultiregimpl4_regs1[6]
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.297     3.242 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.708     3.950    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.074 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.844     4.918    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.042 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.616     5.658    ethmac_padding_inserter_source_valid
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.782 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.819     6.600    ethmac_crc32_inserter_source_valid
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.724 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.357    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.986     8.467    ethmac_tx_converter_converter_mux0
    SLICE_X35Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.619 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.928     9.547    ethmac_tx_converter_converter_mux__0
    SLICE_X36Y7          LUT2 (Prop_lut2_I1_O)        0.332     9.879 r  storage_11_reg_i_7/O
                         net (fo=2, routed)           0.860    10.739    ethmac_tx_cdc_graycounter1_q_next_binary[0]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.739    
  -------------------------------------------------------------------
                         slack                                 30.235    

Slack (MET) :             30.525ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.883ns  (logic 1.820ns (20.488%)  route 7.063ns (79.512%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.961     2.945    xilinxmultiregimpl4_regs1[6]
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.297     3.242 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.708     3.950    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.074 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.844     4.918    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.042 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.616     5.658    ethmac_padding_inserter_source_valid
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.782 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.819     6.600    ethmac_crc32_inserter_source_valid
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.724 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.357    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.986     8.467    ethmac_tx_converter_converter_mux0
    SLICE_X35Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.619 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.633     9.252    ethmac_tx_converter_converter_mux__0
    SLICE_X37Y7          LUT4 (Prop_lut4_I0_O)        0.332     9.584 r  storage_11_reg_i_5/O
                         net (fo=2, routed)           0.865    10.448    ethmac_tx_cdc_graycounter1_q_next_binary[2]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.448    
  -------------------------------------------------------------------
                         slack                                 30.525    

Slack (MET) :             30.915ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storage_11_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.493ns  (logic 1.584ns (18.651%)  route 6.909ns (81.349%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.961     2.945    xilinxmultiregimpl4_regs1[6]
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.297     3.242 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.708     3.950    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.074 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.844     4.918    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.042 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.616     5.658    ethmac_padding_inserter_source_valid
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.782 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.819     6.600    ethmac_crc32_inserter_source_valid
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.724 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.357    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.752     8.233    ethmac_tx_converter_converter_mux0
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.357 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.675     9.033    storage_11_reg_i_46_n_0
    SLICE_X35Y8          LUT4 (Prop_lut4_I1_O)        0.124     9.157 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.902    10.058    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496    41.496    eth_tx_clk
    RAMB36_X1Y1          RAMB36E1                                     r  storage_11_reg/CLKARDCLK
                         clock pessimism              0.079    41.575    
                         clock uncertainty           -0.035    41.540    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    40.974    storage_11_reg
  -------------------------------------------------------------------
                         required time                         40.974    
                         arrival time                         -10.058    
  -------------------------------------------------------------------
                         slack                                 30.915    

Slack (MET) :             30.971ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.909ns  (logic 1.820ns (20.430%)  route 7.089ns (79.570%))
  Logic Levels:           8  (LUT3=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.961     2.945    xilinxmultiregimpl4_regs1[6]
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.297     3.242 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.708     3.950    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.074 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.844     4.918    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.042 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.616     5.658    ethmac_padding_inserter_source_valid
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.782 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.819     6.600    ethmac_crc32_inserter_source_valid
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.724 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.357    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.986     8.467    ethmac_tx_converter_converter_mux0
    SLICE_X35Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.619 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.915     9.534    ethmac_tx_converter_converter_mux__0
    SLICE_X37Y7          LUT5 (Prop_lut5_I2_O)        0.332     9.866 r  storage_11_reg_i_4/O
                         net (fo=2, routed)           0.608    10.474    ethmac_tx_cdc_graycounter1_q_next_binary[3]
    SLICE_X37Y7          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447    41.447    eth_tx_clk
    SLICE_X37Y7          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[3]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X37Y7          FDRE (Setup_fdre_C_D)       -0.061    41.445    ethmac_tx_cdc_graycounter1_q_binary_reg[3]
  -------------------------------------------------------------------
                         required time                         41.445    
                         arrival time                         -10.474    
  -------------------------------------------------------------------
                         slack                                 30.971    

Slack (MET) :             31.019ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 1.820ns (20.534%)  route 7.043ns (79.466%))
  Logic Levels:           8  (LUT3=3 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.447ns = ( 41.447 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.961     2.945    xilinxmultiregimpl4_regs1[6]
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.297     3.242 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.708     3.950    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.074 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.844     4.918    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.042 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.616     5.658    ethmac_padding_inserter_source_valid
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.782 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.819     6.600    ethmac_crc32_inserter_source_valid
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.724 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.357    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.986     8.467    ethmac_tx_converter_converter_mux0
    SLICE_X35Y8          LUT3 (Prop_lut3_I2_O)        0.152     8.619 r  storage_11_reg_i_47/O
                         net (fo=9, routed)           0.917     9.536    ethmac_tx_converter_converter_mux__0
    SLICE_X37Y7          LUT6 (Prop_lut6_I1_O)        0.332     9.868 r  storage_11_reg_i_3/O
                         net (fo=2, routed)           0.561    10.429    ethmac_tx_cdc_graycounter1_q_next_binary[4]
    SLICE_X37Y7          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.447    41.447    eth_tx_clk
    SLICE_X37Y7          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                         clock pessimism              0.094    41.541    
                         clock uncertainty           -0.035    41.506    
    SLICE_X37Y7          FDRE (Setup_fdre_C_D)       -0.058    41.448    ethmac_tx_cdc_graycounter1_q_binary_reg[4]
  -------------------------------------------------------------------
                         required time                         41.448    
                         arrival time                         -10.429    
  -------------------------------------------------------------------
                         slack                                 31.019    

Slack (MET) :             31.345ns  (required time - arrival time)
  Source:                 xilinxmultiregimpl4_regs1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (eth_tx_clk rise@40.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 1.578ns (19.132%)  route 6.670ns (80.868%))
  Logic Levels:           8  (LUT3=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.565     1.565    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.419     1.984 r  xilinxmultiregimpl4_regs1_reg[6]/Q
                         net (fo=1, routed)           0.961     2.945    xilinxmultiregimpl4_regs1[6]
    SLICE_X35Y10         LUT6 (Prop_lut6_I0_O)        0.297     3.242 f  ethmac_tx_converter_converter_mux[1]_i_5/O
                         net (fo=1, routed)           0.708     3.950    ethmac_tx_converter_converter_mux[1]_i_5_n_0
    SLICE_X36Y10         LUT6 (Prop_lut6_I5_O)        0.124     4.074 f  ethmac_tx_converter_converter_mux[1]_i_3/O
                         net (fo=2, routed)           0.844     4.918    ethmac_tx_cdc_asyncfifo_readable
    SLICE_X34Y10         LUT3 (Prop_lut3_I1_O)        0.124     5.042 f  ethmac_padding_inserter_counter[15]_i_6/O
                         net (fo=5, routed)           0.616     5.658    ethmac_padding_inserter_source_valid
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.124     5.782 f  liteethmacpreambleinserter_state[1]_i_3/O
                         net (fo=6, routed)           0.819     6.600    ethmac_crc32_inserter_source_valid
    SLICE_X31Y13         LUT5 (Prop_lut5_I2_O)        0.124     6.724 r  ethmac_crc32_inserter_cnt[1]_i_2/O
                         net (fo=5, routed)           0.633     7.357    ethmac_preamble_inserter_sink_ready
    SLICE_X34Y10         LUT6 (Prop_lut6_I5_O)        0.124     7.481 r  ethmac_tx_converter_converter_mux[1]_i_2/O
                         net (fo=5, routed)           0.752     8.233    ethmac_tx_converter_converter_mux0
    SLICE_X36Y8          LUT6 (Prop_lut6_I1_O)        0.124     8.357 r  storage_11_reg_i_46/O
                         net (fo=4, routed)           0.577     8.935    storage_11_reg_i_46_n_0
    SLICE_X35Y8          LUT5 (Prop_lut5_I1_O)        0.118     9.053 r  ethmac_tx_cdc_graycounter1_q[6]_i_1/O
                         net (fo=2, routed)           0.761     9.814    ethmac_tx_cdc_rdport_adr[6]
    SLICE_X35Y8          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000    40.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.446    41.446    eth_tx_clk
    SLICE_X35Y8          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[6]/C
                         clock pessimism              0.007    41.453    
                         clock uncertainty           -0.035    41.418    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)       -0.260    41.158    ethmac_tx_cdc_graycounter1_q_reg[6]
  -------------------------------------------------------------------
                         required time                         41.158    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                 31.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl4_regs0_reg[4]/Q
                         net (fo=1, routed)           0.059     0.762    xilinxmultiregimpl4_regs0[4]
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[4]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.076     0.639    xilinxmultiregimpl4_regs1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.589%)  route 0.059ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  xilinxmultiregimpl4_regs0_reg[6]/Q
                         net (fo=1, routed)           0.059     0.763    xilinxmultiregimpl4_regs0[6]
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[6]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.076     0.640    xilinxmultiregimpl4_regs1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.488%)  route 0.297ns (61.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X35Y8          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/Q
                         net (fo=4, routed)           0.297     1.001    ethmac_tx_cdc_graycounter1_q_binary_reg__0[5]
    SLICE_X36Y8          LUT4 (Prop_lut4_I0_O)        0.045     1.046 r  ethmac_tx_cdc_graycounter1_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.046    ethmac_tx_cdc_graycounter1_q_next[4]
    SLICE_X36Y8          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X36Y8          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_reg[4]/C
                         clock pessimism             -0.005     0.828    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.092     0.920    ethmac_tx_cdc_graycounter1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  xilinxmultiregimpl4_regs0_reg[2]/Q
                         net (fo=1, routed)           0.058     0.762    xilinxmultiregimpl4_regs0[2]
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[2]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.071     0.635    xilinxmultiregimpl4_regs1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl4_regs0_reg[3]/Q
                         net (fo=1, routed)           0.058     0.761    xilinxmultiregimpl4_regs0[3]
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[3]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.071     0.634    xilinxmultiregimpl4_regs1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.634    
                         arrival time                           0.761    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.552     0.552    eth_tx_clk
    SLICE_X36Y25         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDPE (Prop_fdpe_C_Q)         0.141     0.693 r  FDPE_6/Q
                         net (fo=1, routed)           0.065     0.758    xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X36Y25         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.818     0.818    eth_tx_clk
    SLICE_X36Y25         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.266     0.552    
    SLICE_X36Y25         FDPE (Hold_fdpe_C_D)         0.075     0.627    FDPE_7
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.758    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     0.563    eth_tx_clk
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y10         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  xilinxmultiregimpl4_regs0_reg[0]/Q
                         net (fo=1, routed)           0.065     0.769    xilinxmultiregimpl4_regs0[0]
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X36Y10         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[0]/C
                         clock pessimism             -0.269     0.563    
    SLICE_X36Y10         FDRE (Hold_fdre_C_D)         0.075     0.638    xilinxmultiregimpl4_regs1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.638    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  xilinxmultiregimpl4_regs0_reg[1]/Q
                         net (fo=1, routed)           0.065     0.770    xilinxmultiregimpl4_regs0[1]
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     0.833    eth_tx_clk
    SLICE_X36Y9          FDRE                                         r  xilinxmultiregimpl4_regs1_reg[1]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.075     0.639    xilinxmultiregimpl4_regs1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.770    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 xilinxmultiregimpl4_regs0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            xilinxmultiregimpl4_regs1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     0.562    eth_tx_clk
    SLICE_X34Y10         FDRE                                         r  xilinxmultiregimpl4_regs0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  xilinxmultiregimpl4_regs0_reg[5]/Q
                         net (fo=1, routed)           0.056     0.781    xilinxmultiregimpl4_regs0[5]
    SLICE_X34Y10         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     0.831    eth_tx_clk
    SLICE_X34Y10         FDRE                                         r  xilinxmultiregimpl4_regs1_reg[5]/C
                         clock pessimism             -0.269     0.562    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.060     0.622    xilinxmultiregimpl4_regs1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.622    
                         arrival time                           0.781    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by eth_tx_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             eth_tx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_tx_clk rise@0.000ns - eth_tx_clk rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.186ns (37.676%)  route 0.308ns (62.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     0.564    eth_tx_clk
    SLICE_X37Y7          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y7          FDRE (Prop_fdre_C_Q)         0.141     0.705 r  ethmac_tx_cdc_graycounter1_q_binary_reg[4]/Q
                         net (fo=6, routed)           0.181     0.885    ethmac_tx_cdc_graycounter1_q_binary_reg__0[4]
    SLICE_X35Y8          LUT4 (Prop_lut4_I2_O)        0.045     0.930 r  storage_11_reg_i_2/O
                         net (fo=2, routed)           0.127     1.057    ethmac_tx_cdc_graycounter1_q_next_binary[5]
    SLICE_X35Y8          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_tx_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y22       BUFG                         0.000     0.000 r  eth_clocks_tx_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     0.832    eth_tx_clk
    SLICE_X35Y8          FDRE                                         r  ethmac_tx_cdc_graycounter1_q_binary_reg[5]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X35Y8          FDRE (Hold_fdre_C_D)         0.070     0.897    ethmac_tx_cdc_graycounter1_q_binary_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_tx_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { eth_clocks_tx_IBUF_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y1   storage_11_reg/CLKARDCLK
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y25  FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X36Y25  FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y10  xilinxmultiregimpl4_regs0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y10  xilinxmultiregimpl4_regs0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y10  xilinxmultiregimpl4_regs0_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y10  xilinxmultiregimpl4_regs0_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[6]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y25  FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y25  FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y10  xilinxmultiregimpl4_regs0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y10  xilinxmultiregimpl4_regs0_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y10  xilinxmultiregimpl4_regs0_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[6]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y25  FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y25  FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y25  FDPE_7/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y25  FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y10  xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y10  xilinxmultiregimpl4_regs0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y9   xilinxmultiregimpl4_regs0_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine4_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_choose_req_grant_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.852ns  (logic 3.216ns (32.644%)  route 6.636ns (67.356%))
  Logic Levels:           10  (CARRY4=2 LUT2=2 LUT3=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.517ns = ( 11.517 - 10.000 ) 
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        1.556     1.556    sys_clk
    SLICE_X43Y19         FDRE                                         r  netsoc_sdram_bankmachine4_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.456     2.012 r  netsoc_sdram_bankmachine4_consume_reg[1]/Q
                         net (fo=26, routed)          1.053     3.065    storage_6_reg_0_7_6_11/ADDRB1
    SLICE_X42Y17         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.152     3.217 r  storage_6_reg_0_7_6_11/RAMB/O
                         net (fo=4, routed)           0.777     3.994    p_0_in2_in[0]
    SLICE_X41Y17         LUT6 (Prop_lut6_I0_O)        0.348     4.342 r  bankmachine4_state[2]_i_14/O
                         net (fo=1, routed)           0.000     4.342    bankmachine4_state[2]_i_14_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.874 r  bankmachine4_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     4.874    bankmachine4_state_reg[2]_i_9_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.145 f  bankmachine4_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           1.156     6.301    netsoc_sdram_bankmachine4_hit
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.373     6.674 f  netsoc_sdram_choose_req_grant[0]_i_22/O
                         net (fo=1, routed)           0.566     7.240    netsoc_sdram_choose_req_grant[0]_i_22_n_0
    SLICE_X58Y17         LUT6 (Prop_lut6_I5_O)        0.124     7.364 r  netsoc_sdram_choose_req_grant[0]_i_13/O
                         net (fo=6, routed)           0.980     8.343    netsoc_sdram_choose_req_grant[0]_i_13_n_0
    SLICE_X59Y13         LUT2 (Prop_lut2_I1_O)        0.152     8.495 r  netsoc_sdram_choose_req_grant[2]_i_10/O
                         net (fo=4, routed)           0.901     9.397    netsoc_sdram_choose_req_grant[2]_i_10_n_0
    SLICE_X58Y12         LUT2 (Prop_lut2_I1_O)        0.352     9.749 f  netsoc_sdram_choose_req_grant[1]_i_7/O
                         net (fo=1, routed)           0.777    10.526    netsoc_sdram_choose_req_grant[1]_i_7_n_0
    SLICE_X58Y12         LUT6 (Prop_lut6_I4_O)        0.332    10.858 r  netsoc_sdram_choose_req_grant[1]_i_2/O
                         net (fo=1, routed)           0.426    11.284    netsoc_sdram_choose_req_grant[1]
    SLICE_X58Y12         LUT3 (Prop_lut3_I0_O)        0.124    11.408 r  netsoc_sdram_choose_req_grant[1]_i_1/O
                         net (fo=1, routed)           0.000    11.408    netsoc_sdram_choose_req_grant[1]_i_1_n_0
    SLICE_X58Y12         FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3492, routed)        1.517    11.517    sys_clk
    SLICE_X58Y12         FDRE                                         r  netsoc_sdram_choose_req_grant_reg[1]/C
                         clock pessimism              0.079    11.596    
                         clock uncertainty           -0.057    11.540    
    SLICE_X58Y12         FDRE (Setup_fdre_C_D)        0.029    11.569    netsoc_sdram_choose_req_grant_reg[1]
  -------------------------------------------------------------------
                         required time                         11.569    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine0_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 2.620ns (28.696%)  route 6.510ns (71.304%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        1.562     1.562    sys_clk
    SLICE_X47Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  netsoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.199     3.217    storage_3_reg_0_7_12_17/ADDRA1
    SLICE_X46Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.363 r  storage_3_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.819     4.182    p_0_in[4]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.510 r  bankmachine1_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.510    bankmachine1_state[2]_i_13_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.060    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.331 f  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.837     6.168    netsoc_sdram_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.373     6.541 r  netsoc_sdram_bankmachine6_consume[2]_i_14/O
                         net (fo=1, routed)           0.409     6.950    netsoc_sdram_bankmachine6_consume[2]_i_14_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.074 f  netsoc_sdram_bankmachine6_consume[2]_i_8/O
                         net (fo=8, routed)           0.816     7.890    netsoc_sdram_bankmachine6_consume[2]_i_8_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.014 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=7, routed)           0.827     8.841    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.965 r  netsoc_sdram_bankmachine6_consume[2]_i_2/O
                         net (fo=36, routed)          1.061    10.026    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.150 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.543    10.693    lm32_cpu_n_132
    SLICE_X39Y20         FDRE                                         r  netsoc_sdram_bankmachine0_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3492, routed)        1.437    11.437    sys_clk
    SLICE_X39Y20         FDRE                                         r  netsoc_sdram_bankmachine0_level_reg[2]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X39Y20         FDRE (Setup_fdre_C_CE)      -0.205    11.255    netsoc_sdram_bankmachine0_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.562ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine0_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 2.620ns (28.696%)  route 6.510ns (71.304%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        1.562     1.562    sys_clk
    SLICE_X47Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  netsoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.199     3.217    storage_3_reg_0_7_12_17/ADDRA1
    SLICE_X46Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.363 r  storage_3_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.819     4.182    p_0_in[4]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.510 r  bankmachine1_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.510    bankmachine1_state[2]_i_13_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.060    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.331 f  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.837     6.168    netsoc_sdram_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.373     6.541 r  netsoc_sdram_bankmachine6_consume[2]_i_14/O
                         net (fo=1, routed)           0.409     6.950    netsoc_sdram_bankmachine6_consume[2]_i_14_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.074 f  netsoc_sdram_bankmachine6_consume[2]_i_8/O
                         net (fo=8, routed)           0.816     7.890    netsoc_sdram_bankmachine6_consume[2]_i_8_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.014 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=7, routed)           0.827     8.841    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.965 r  netsoc_sdram_bankmachine6_consume[2]_i_2/O
                         net (fo=36, routed)          1.061    10.026    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.150 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.543    10.693    lm32_cpu_n_132
    SLICE_X39Y20         FDRE                                         r  netsoc_sdram_bankmachine0_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3492, routed)        1.437    11.437    sys_clk
    SLICE_X39Y20         FDRE                                         r  netsoc_sdram_bankmachine0_level_reg[3]/C
                         clock pessimism              0.079    11.516    
                         clock uncertainty           -0.057    11.460    
    SLICE_X39Y20         FDRE (Setup_fdre_C_CE)      -0.205    11.255    netsoc_sdram_bankmachine0_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                         -10.693    
  -------------------------------------------------------------------
                         slack                                  0.562    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine0_level_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 2.620ns (28.726%)  route 6.501ns (71.274%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        1.562     1.562    sys_clk
    SLICE_X47Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  netsoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.199     3.217    storage_3_reg_0_7_12_17/ADDRA1
    SLICE_X46Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.363 r  storage_3_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.819     4.182    p_0_in[4]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.510 r  bankmachine1_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.510    bankmachine1_state[2]_i_13_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.060    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.331 f  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.837     6.168    netsoc_sdram_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.373     6.541 r  netsoc_sdram_bankmachine6_consume[2]_i_14/O
                         net (fo=1, routed)           0.409     6.950    netsoc_sdram_bankmachine6_consume[2]_i_14_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.074 f  netsoc_sdram_bankmachine6_consume[2]_i_8/O
                         net (fo=8, routed)           0.816     7.890    netsoc_sdram_bankmachine6_consume[2]_i_8_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.014 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=7, routed)           0.827     8.841    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.965 r  netsoc_sdram_bankmachine6_consume[2]_i_2/O
                         net (fo=36, routed)          1.061    10.026    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.150 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.533    10.683    lm32_cpu_n_132
    SLICE_X40Y20         FDRE                                         r  netsoc_sdram_bankmachine0_level_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3492, routed)        1.439    11.439    sys_clk
    SLICE_X40Y20         FDRE                                         r  netsoc_sdram_bankmachine0_level_reg[0]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X40Y20         FDRE (Setup_fdre_C_CE)      -0.205    11.257    netsoc_sdram_bankmachine0_level_reg[0]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine0_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 2.620ns (28.726%)  route 6.501ns (71.274%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        1.562     1.562    sys_clk
    SLICE_X47Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  netsoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.199     3.217    storage_3_reg_0_7_12_17/ADDRA1
    SLICE_X46Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.363 r  storage_3_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.819     4.182    p_0_in[4]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.510 r  bankmachine1_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.510    bankmachine1_state[2]_i_13_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.060    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.331 f  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.837     6.168    netsoc_sdram_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.373     6.541 r  netsoc_sdram_bankmachine6_consume[2]_i_14/O
                         net (fo=1, routed)           0.409     6.950    netsoc_sdram_bankmachine6_consume[2]_i_14_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.074 f  netsoc_sdram_bankmachine6_consume[2]_i_8/O
                         net (fo=8, routed)           0.816     7.890    netsoc_sdram_bankmachine6_consume[2]_i_8_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.014 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=7, routed)           0.827     8.841    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.965 r  netsoc_sdram_bankmachine6_consume[2]_i_2/O
                         net (fo=36, routed)          1.061    10.026    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.150 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine0_level[3]_i_1/O
                         net (fo=4, routed)           0.533    10.683    lm32_cpu_n_132
    SLICE_X40Y20         FDRE                                         r  netsoc_sdram_bankmachine0_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3492, routed)        1.439    11.439    sys_clk
    SLICE_X40Y20         FDRE                                         r  netsoc_sdram_bankmachine0_level_reg[1]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X40Y20         FDRE (Setup_fdre_C_CE)      -0.205    11.257    netsoc_sdram_bankmachine0_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                         -10.683    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_level_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 2.620ns (28.884%)  route 6.451ns (71.116%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        1.562     1.562    sys_clk
    SLICE_X47Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  netsoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.199     3.217    storage_3_reg_0_7_12_17/ADDRA1
    SLICE_X46Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.363 r  storage_3_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.819     4.182    p_0_in[4]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.510 r  bankmachine1_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.510    bankmachine1_state[2]_i_13_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.060    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.331 f  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.837     6.168    netsoc_sdram_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.373     6.541 r  netsoc_sdram_bankmachine6_consume[2]_i_14/O
                         net (fo=1, routed)           0.409     6.950    netsoc_sdram_bankmachine6_consume[2]_i_14_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.074 f  netsoc_sdram_bankmachine6_consume[2]_i_8/O
                         net (fo=8, routed)           0.816     7.890    netsoc_sdram_bankmachine6_consume[2]_i_8_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.014 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=7, routed)           0.827     8.841    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.965 r  netsoc_sdram_bankmachine6_consume[2]_i_2/O
                         net (fo=36, routed)          1.053    10.018    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.142 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.491    10.633    lm32_cpu_n_138
    SLICE_X41Y20         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3492, routed)        1.439    11.439    sys_clk
    SLICE_X41Y20         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[1]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X41Y20         FDRE (Setup_fdre_C_CE)      -0.205    11.257    netsoc_sdram_bankmachine4_level_reg[1]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_level_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 2.620ns (28.884%)  route 6.451ns (71.116%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        1.562     1.562    sys_clk
    SLICE_X47Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  netsoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.199     3.217    storage_3_reg_0_7_12_17/ADDRA1
    SLICE_X46Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.363 r  storage_3_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.819     4.182    p_0_in[4]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.510 r  bankmachine1_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.510    bankmachine1_state[2]_i_13_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.060    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.331 f  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.837     6.168    netsoc_sdram_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.373     6.541 r  netsoc_sdram_bankmachine6_consume[2]_i_14/O
                         net (fo=1, routed)           0.409     6.950    netsoc_sdram_bankmachine6_consume[2]_i_14_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.074 f  netsoc_sdram_bankmachine6_consume[2]_i_8/O
                         net (fo=8, routed)           0.816     7.890    netsoc_sdram_bankmachine6_consume[2]_i_8_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.014 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=7, routed)           0.827     8.841    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.965 r  netsoc_sdram_bankmachine6_consume[2]_i_2/O
                         net (fo=36, routed)          1.053    10.018    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.142 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.491    10.633    lm32_cpu_n_138
    SLICE_X41Y20         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3492, routed)        1.439    11.439    sys_clk
    SLICE_X41Y20         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[2]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X41Y20         FDRE (Setup_fdre_C_CE)      -0.205    11.257    netsoc_sdram_bankmachine4_level_reg[2]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine4_level_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.071ns  (logic 2.620ns (28.884%)  route 6.451ns (71.116%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        1.562     1.562    sys_clk
    SLICE_X47Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  netsoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.199     3.217    storage_3_reg_0_7_12_17/ADDRA1
    SLICE_X46Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.363 r  storage_3_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.819     4.182    p_0_in[4]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.510 r  bankmachine1_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.510    bankmachine1_state[2]_i_13_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.060    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.331 f  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.837     6.168    netsoc_sdram_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.373     6.541 r  netsoc_sdram_bankmachine6_consume[2]_i_14/O
                         net (fo=1, routed)           0.409     6.950    netsoc_sdram_bankmachine6_consume[2]_i_14_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.074 f  netsoc_sdram_bankmachine6_consume[2]_i_8/O
                         net (fo=8, routed)           0.816     7.890    netsoc_sdram_bankmachine6_consume[2]_i_8_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.014 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=7, routed)           0.827     8.841    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.965 r  netsoc_sdram_bankmachine6_consume[2]_i_2/O
                         net (fo=36, routed)          1.053    10.018    lm32_cpu/load_store_unit/netsoc_sdram_choose_req_grant_reg[2]_0
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.142 r  lm32_cpu/load_store_unit/netsoc_sdram_bankmachine4_level[3]_i_1/O
                         net (fo=4, routed)           0.491    10.633    lm32_cpu_n_138
    SLICE_X41Y20         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3492, routed)        1.439    11.439    sys_clk
    SLICE_X41Y20         FDRE                                         r  netsoc_sdram_bankmachine4_level_reg[3]/C
                         clock pessimism              0.079    11.518    
                         clock uncertainty           -0.057    11.462    
    SLICE_X41Y20         FDRE (Setup_fdre_C_CE)      -0.205    11.257    netsoc_sdram_bankmachine4_level_reg[3]
  -------------------------------------------------------------------
                         required time                         11.257    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.625ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.251ns  (logic 2.744ns (29.662%)  route 6.507ns (70.337%))
  Logic Levels:           10  (CARRY4=2 LUT4=1 LUT6=6 RAMD32=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 11.445 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        1.562     1.562    sys_clk
    SLICE_X47Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  netsoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.199     3.217    storage_3_reg_0_7_12_17/ADDRA1
    SLICE_X46Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.363 r  storage_3_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.819     4.182    p_0_in[4]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.510 r  bankmachine1_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.510    bankmachine1_state[2]_i_13_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.060    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.331 f  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.837     6.168    netsoc_sdram_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.373     6.541 r  netsoc_sdram_bankmachine6_consume[2]_i_14/O
                         net (fo=1, routed)           0.409     6.950    netsoc_sdram_bankmachine6_consume[2]_i_14_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.074 f  netsoc_sdram_bankmachine6_consume[2]_i_8/O
                         net (fo=8, routed)           0.816     7.890    netsoc_sdram_bankmachine6_consume[2]_i_8_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.014 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=7, routed)           0.827     8.841    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.965 r  netsoc_sdram_bankmachine6_consume[2]_i_2/O
                         net (fo=36, routed)          0.483     9.449    netsoc_sdram_bankmachine6_consume[2]_i_2_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I5_O)        0.124     9.573 f  netsoc_sdram_bankmachine2_count[2]_i_3/O
                         net (fo=7, routed)           0.927    10.499    netsoc_sdram_bankmachine2_count[2]_i_3_n_0
    SLICE_X57Y19         LUT6 (Prop_lut6_I2_O)        0.124    10.623 r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r_i_1/O
                         net (fo=1, routed)           0.190    10.813    new_master_rdata_valid00
    SLICE_X56Y19         SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3492, routed)        1.445    11.445    sys_clk
    SLICE_X56Y19         SRL16E                                       r  new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r/CLK
                         clock pessimism              0.079    11.524    
                         clock uncertainty           -0.057    11.468    
    SLICE_X56Y19         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030    11.438    new_master_rdata_valid4_reg_srl5___new_master_rdata_valid4_reg_r
  -------------------------------------------------------------------
                         required time                         11.438    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.680ns  (required time - arrival time)
  Source:                 netsoc_sdram_bankmachine1_consume_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            netsoc_sdram_bankmachine7_consume_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        9.191ns  (logic 2.620ns (28.505%)  route 6.571ns (71.495%))
  Logic Levels:           9  (CARRY4=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 11.444 - 10.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        1.562     1.562    sys_clk
    SLICE_X47Y15         FDRE                                         r  netsoc_sdram_bankmachine1_consume_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y15         FDRE (Prop_fdre_C_Q)         0.456     2.018 r  netsoc_sdram_bankmachine1_consume_reg[1]/Q
                         net (fo=26, routed)          1.199     3.217    storage_3_reg_0_7_12_17/ADDRA1
    SLICE_X46Y14         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     3.363 r  storage_3_reg_0_7_12_17/RAMA/O
                         net (fo=3, routed)           0.819     4.182    p_0_in[4]
    SLICE_X45Y14         LUT6 (Prop_lut6_I0_O)        0.328     4.510 r  bankmachine1_state[2]_i_13/O
                         net (fo=1, routed)           0.000     4.510    bankmachine1_state[2]_i_13_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.060 r  bankmachine1_state_reg[2]_i_9/CO[3]
                         net (fo=1, routed)           0.000     5.060    bankmachine1_state_reg[2]_i_9_n_0
    SLICE_X45Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.331 f  bankmachine1_state_reg[2]_i_7/CO[0]
                         net (fo=4, routed)           0.837     6.168    netsoc_sdram_bankmachine1_hit
    SLICE_X55Y15         LUT6 (Prop_lut6_I1_O)        0.373     6.541 r  netsoc_sdram_bankmachine6_consume[2]_i_14/O
                         net (fo=1, routed)           0.409     6.950    netsoc_sdram_bankmachine6_consume[2]_i_14_n_0
    SLICE_X57Y15         LUT6 (Prop_lut6_I2_O)        0.124     7.074 f  netsoc_sdram_bankmachine6_consume[2]_i_8/O
                         net (fo=8, routed)           0.816     7.890    netsoc_sdram_bankmachine6_consume[2]_i_8_n_0
    SLICE_X58Y18         LUT6 (Prop_lut6_I3_O)        0.124     8.014 f  netsoc_sdram_bankmachine6_consume[2]_i_4/O
                         net (fo=7, routed)           0.827     8.841    netsoc_sdram_bankmachine6_consume[2]_i_4_n_0
    SLICE_X57Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.965 r  netsoc_sdram_bankmachine6_consume[2]_i_2/O
                         net (fo=36, routed)          1.190    10.156    netsoc_sdram_bankmachine6_consume[2]_i_2_n_0
    SLICE_X45Y16         LUT5 (Prop_lut5_I3_O)        0.124    10.280 r  netsoc_sdram_bankmachine7_consume[0]_i_1/O
                         net (fo=1, routed)           0.474    10.754    netsoc_sdram_bankmachine7_consume[0]_i_1_n_0
    SLICE_X47Y16         FDRE                                         r  netsoc_sdram_bankmachine7_consume_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  BUFG/O
                         net (fo=3492, routed)        1.444    11.444    sys_clk
    SLICE_X47Y16         FDRE                                         r  netsoc_sdram_bankmachine7_consume_reg[0]/C
                         clock pessimism              0.093    11.537    
                         clock uncertainty           -0.057    11.481    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)       -0.047    11.434    netsoc_sdram_bankmachine7_consume_reg[0]
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  0.680    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 lm32_cpu/write_enable_m_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lm32_cpu/write_enable_w_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.164ns (44.721%)  route 0.203ns (55.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.569     0.569    lm32_cpu/out
    SLICE_X50Y49         FDRE                                         r  lm32_cpu/write_enable_m_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     0.733 r  lm32_cpu/write_enable_m_reg/Q
                         net (fo=4, routed)           0.203     0.935    lm32_cpu/write_enable_m
    SLICE_X51Y50         FDRE                                         r  lm32_cpu/write_enable_w_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.833     0.833    lm32_cpu/out
    SLICE_X51Y50         FDRE                                         r  lm32_cpu/write_enable_w_reg/C
                         clock pessimism              0.000     0.833    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.070     0.903    lm32_cpu/write_enable_w_reg
  -------------------------------------------------------------------
                         required time                         -0.904    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.590     0.590    sys_clk
    SLICE_X61Y55         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.948    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.860     0.860    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.257     0.603    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_1_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.590     0.590    sys_clk
    SLICE_X61Y55         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.948    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.860     0.860    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.257     0.603    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_1_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.590     0.590    sys_clk
    SLICE_X61Y55         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.948    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.860     0.860    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.257     0.603    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_1_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.590     0.590    sys_clk
    SLICE_X61Y55         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.948    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.860     0.860    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.257     0.603    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_1_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.590     0.590    sys_clk
    SLICE_X61Y55         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.948    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.860     0.860    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.257     0.603    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_1_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.590     0.590    sys_clk
    SLICE_X61Y55         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.948    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.860     0.860    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y55         RAMD32                                       r  storage_1_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.257     0.603    
    SLICE_X60Y55         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.913    storage_1_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.590     0.590    sys_clk
    SLICE_X61Y55         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.948    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y55         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.860     0.860    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y55         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.257     0.603    
    SLICE_X60Y55         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.913    storage_1_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_1_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.590     0.590    sys_clk
    SLICE_X61Y55         FDRE                                         r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y55         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  netsoc_netsoc_uart_rx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.217     0.948    storage_1_reg_0_15_6_7/ADDRD0
    SLICE_X60Y55         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.860     0.860    storage_1_reg_0_15_6_7/WCLK
    SLICE_X60Y55         RAMS32                                       r  storage_1_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.257     0.603    
    SLICE_X60Y55         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.913    storage_1_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 ethmac_reader_fifo_produce_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            storage_14_reg_0_1_6_11/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.556     0.556    sys_clk
    SLICE_X47Y28         FDRE                                         r  ethmac_reader_fifo_produce_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  ethmac_reader_fifo_produce_reg/Q
                         net (fo=17, routed)          0.217     0.914    storage_14_reg_0_1_6_11/ADDRD0
    SLICE_X46Y28         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=3492, routed)        0.824     0.824    storage_14_reg_0_1_6_11/WCLK
    SLICE_X46Y28         RAMD32                                       r  storage_14_reg_0_1_6_11/RAMA/CLK
                         clock pessimism             -0.255     0.569    
    SLICE_X46Y28         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.879    storage_14_reg_0_1_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC/DCLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y22   lm32_cpu/multiplier/product_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y20   lm32_cpu/multiplier/product0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y8   mem_3_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_4_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y4   mem_4_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7   memdat_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   storage_12_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y0   mem_grain0_1_reg/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22  storage_13_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22  storage_13_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22  storage_13_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22  storage_13_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22  storage_13_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22  storage_13_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22  storage_13_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y22  storage_13_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  storage_13_reg_0_1_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y23  storage_13_reg_0_1_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y46  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y46  lm32_cpu/registers_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y46  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y46  lm32_cpu/registers_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y46  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y46  lm32_cpu/registers_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y46  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y46  lm32_cpu/registers_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y14  storage_2_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y46  lm32_cpu/registers_reg_r2_0_31_0_5/RAMA/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
Reference  | Input            | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal          |
Clock      | Port             | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock             |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+
clk100     | cpu_reset        | FDPE           | -        |     0.100 (r) | FAST    |     2.139 (r) | SLOW    | netsoc_pll_clk200 |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.662 (r) | FAST    |     4.496 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[0]      | ISERDESE2 (IO) | VARIABLE |    -0.590 (f) | FAST    |     4.496 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.658 (r) | FAST    |     4.492 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[1]      | ISERDESE2 (IO) | VARIABLE |    -0.586 (f) | FAST    |     4.492 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.660 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[2]      | ISERDESE2 (IO) | VARIABLE |    -0.588 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.661 (r) | FAST    |     4.495 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[3]      | ISERDESE2 (IO) | VARIABLE |    -0.589 (f) | FAST    |     4.495 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.494 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[4]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.494 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.644 (r) | FAST    |     4.478 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[5]      | ISERDESE2 (IO) | VARIABLE |    -0.572 (f) | FAST    |     4.478 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[6]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.659 (r) | FAST    |     4.493 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[7]      | ISERDESE2 (IO) | VARIABLE |    -0.587 (f) | FAST    |     4.493 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.606 (r) | FAST    |     4.434 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[8]      | ISERDESE2 (IO) | VARIABLE |    -0.534 (f) | FAST    |     4.434 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.628 (r) | FAST    |     4.454 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[9]      | ISERDESE2 (IO) | VARIABLE |    -0.556 (f) | FAST    |     4.454 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.600 (r) | FAST    |     4.432 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[10]     | ISERDESE2 (IO) | VARIABLE |    -0.528 (f) | FAST    |     4.432 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.612 (r) | FAST    |     4.439 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[11]     | ISERDESE2 (IO) | VARIABLE |    -0.540 (f) | FAST    |     4.439 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.613 (r) | FAST    |     4.446 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[12]     | ISERDESE2 (IO) | VARIABLE |    -0.541 (f) | FAST    |     4.446 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.632 (r) | FAST    |     4.460 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[13]     | ISERDESE2 (IO) | VARIABLE |    -0.560 (f) | FAST    |     4.460 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.601 (r) | FAST    |     4.433 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[14]     | ISERDESE2 (IO) | VARIABLE |    -0.529 (f) | FAST    |     4.433 (f) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.633 (r) | FAST    |     4.461 (r) | SLOW    | netsoc_pll_sys4x  |
clk100     | ddram_dq[15]     | ISERDESE2 (IO) | VARIABLE |    -0.561 (f) | FAST    |     4.461 (f) | SLOW    | netsoc_pll_sys4x  |
eth_rx_clk | eth_dv           | FDRE           | -        |     4.571 (r) | SLOW    |    -0.971 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[0]   | FDRE           | -        |     2.651 (r) | SLOW    |    -0.524 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[1]   | FDRE           | -        |     2.857 (r) | SLOW    |    -0.663 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[2]   | FDRE           | -        |     2.772 (r) | SLOW    |    -0.621 (r) | FAST    |                   |
eth_rx_clk | eth_rx_data[3]   | FDRE           | -        |     3.078 (r) | SLOW    |    -0.724 (r) | FAST    |                   |
sys_clk    | cpu_reset        | FDPE           | -        |     3.278 (r) | SLOW    |    -0.642 (r) | FAST    |                   |
sys_clk    | eth_mdio         | FDRE           | -        |     2.354 (r) | SLOW    |    -0.353 (r) | FAST    |                   |
sys_clk    | serial_rx        | FDRE           | -        |     4.746 (r) | SLOW    |    -1.584 (r) | FAST    |                   |
sys_clk    | spiflash_1x_miso | FDRE           | -        |     3.744 (r) | SLOW    |    -0.512 (r) | FAST    |                   |
-----------+------------------+----------------+----------+---------------+---------+---------------+---------+-------------------+


Output Ports Clock-to-out

-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
Reference  | Output           | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal             |
Clock      | Port             | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (r) | SLOW    |      2.981 (r) | FAST    | netsoc_eth_clk       |
clk100     | eth_ref_clk      | BUFR           | -     |     10.330 (f) | SLOW    |      2.981 (f) | FAST    | netsoc_eth_clk       |
clk100     | ddram_a[0]       | OSERDESE2 (IO) | -     |      8.351 (r) | SLOW    |      2.462 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[1]       | OSERDESE2 (IO) | -     |      8.354 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[2]       | OSERDESE2 (IO) | -     |      8.344 (r) | SLOW    |      2.453 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[3]       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[4]       | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.455 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[5]       | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[6]       | OSERDESE2 (IO) | -     |      8.380 (r) | SLOW    |      2.485 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[7]       | OSERDESE2 (IO) | -     |      8.377 (r) | SLOW    |      2.481 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[8]       | OSERDESE2 (IO) | -     |      8.368 (r) | SLOW    |      2.473 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[9]       | OSERDESE2 (IO) | -     |      8.383 (r) | SLOW    |      2.488 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[10]      | OSERDESE2 (IO) | -     |      8.367 (r) | SLOW    |      2.472 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[11]      | OSERDESE2 (IO) | -     |      8.376 (r) | SLOW    |      2.480 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[12]      | OSERDESE2 (IO) | -     |      8.374 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_a[13]      | OSERDESE2 (IO) | -     |      8.364 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[0]      | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.464 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[1]      | OSERDESE2 (IO) | -     |      8.349 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ba[2]      | OSERDESE2 (IO) | -     |      8.352 (r) | SLOW    |      2.463 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cas_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.454 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cke        | OSERDESE2 (IO) | -     |      8.337 (r) | SLOW    |      2.449 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_n      | OSERDESE2 (IO) | -     |      8.501 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_clk_p      | OSERDESE2 (IO) | -     |      8.508 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_cs_n       | OSERDESE2 (IO) | -     |      8.356 (r) | SLOW    |      2.460 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[0]      | OSERDESE2 (IO) | -     |      8.375 (r) | SLOW    |      2.479 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dm[1]      | OSERDESE2 (IO) | -     |      8.397 (r) | SLOW    |      2.503 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[0]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.143 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[1]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.150 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[2]      | OSERDESE2 (IO) | -     |      9.300 (r) | SLOW    |      2.148 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[3]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.144 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[4]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[5]      | OSERDESE2 (IO) | -     |      9.301 (r) | SLOW    |      2.166 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[6]      | OSERDESE2 (IO) | -     |      9.298 (r) | SLOW    |      2.146 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[7]      | OSERDESE2 (IO) | -     |      9.299 (r) | SLOW    |      2.147 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[8]      | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.189 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[9]      | OSERDESE2 (IO) | -     |      9.284 (r) | SLOW    |      2.164 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[10]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.201 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[11]     | OSERDESE2 (IO) | -     |      9.287 (r) | SLOW    |      2.183 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[12]     | OSERDESE2 (IO) | -     |      9.295 (r) | SLOW    |      2.188 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[13]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.161 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[14]     | OSERDESE2 (IO) | -     |      9.294 (r) | SLOW    |      2.200 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dq[15]     | OSERDESE2 (IO) | -     |      9.286 (r) | SLOW    |      2.160 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_odt        | OSERDESE2 (IO) | -     |      8.363 (r) | SLOW    |      2.468 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_ras_n      | OSERDESE2 (IO) | -     |      8.345 (r) | SLOW    |      2.457 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_reset_n    | OSERDESE2 (IO) | -     |      8.335 (r) | SLOW    |      2.440 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_we_n       | OSERDESE2 (IO) | -     |      8.338 (r) | SLOW    |      2.450 (r) | FAST    | netsoc_pll_sys4x     |
clk100     | ddram_dqs_n[0]   | OSERDESE2 (IO) | -     |      9.923 (r) | SLOW    |      2.754 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_n[1]   | OSERDESE2 (IO) | -     |      9.916 (r) | SLOW    |      2.780 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[0]   | OSERDESE2 (IO) | -     |      9.924 (r) | SLOW    |      2.761 (r) | FAST    | netsoc_pll_sys4x_dqs |
clk100     | ddram_dqs_p[1]   | OSERDESE2 (IO) | -     |      9.917 (r) | SLOW    |      2.776 (r) | FAST    | netsoc_pll_sys4x_dqs |
eth_tx_clk | eth_tx_data[0]   | FDRE           | -     |      9.746 (r) | SLOW    |      3.442 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[1]   | FDRE           | -     |      9.383 (r) | SLOW    |      3.265 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[2]   | FDRE           | -     |      9.571 (r) | SLOW    |      3.339 (r) | FAST    |                      |
eth_tx_clk | eth_tx_data[3]   | FDRE           | -     |      9.246 (r) | SLOW    |      3.149 (r) | FAST    |                      |
eth_tx_clk | eth_tx_en        | FDRE           | -     |      9.643 (r) | SLOW    |      3.390 (r) | FAST    |                      |
sys_clk    | ddram_dq[0]      | FDRE           | -     |      7.420 (r) | SLOW    |      1.957 (r) | FAST    |                      |
sys_clk    | ddram_dq[1]      | FDRE           | -     |      7.876 (r) | SLOW    |      2.166 (r) | FAST    |                      |
sys_clk    | ddram_dq[2]      | FDRE           | -     |      8.016 (r) | SLOW    |      2.220 (r) | FAST    |                      |
sys_clk    | ddram_dq[3]      | FDRE           | -     |      7.268 (r) | SLOW    |      1.888 (r) | FAST    |                      |
sys_clk    | ddram_dq[4]      | FDRE           | -     |      7.573 (r) | SLOW    |      2.029 (r) | FAST    |                      |
sys_clk    | ddram_dq[5]      | FDRE           | -     |      8.018 (r) | SLOW    |      2.241 (r) | FAST    |                      |
sys_clk    | ddram_dq[6]      | FDRE           | -     |      7.418 (r) | SLOW    |      1.955 (r) | FAST    |                      |
sys_clk    | ddram_dq[7]      | FDRE           | -     |      7.560 (r) | SLOW    |      2.015 (r) | FAST    |                      |
sys_clk    | ddram_dq[8]      | FDRE           | -     |      6.349 (r) | SLOW    |      1.523 (r) | FAST    |                      |
sys_clk    | ddram_dq[9]      | FDRE           | -     |      6.502 (r) | SLOW    |      1.547 (r) | FAST    |                      |
sys_clk    | ddram_dq[10]     | FDRE           | -     |      6.815 (r) | SLOW    |      1.747 (r) | FAST    |                      |
sys_clk    | ddram_dq[11]     | FDRE           | -     |      6.661 (r) | SLOW    |      1.654 (r) | FAST    |                      |
sys_clk    | ddram_dq[12]     | FDRE           | -     |      6.965 (r) | SLOW    |      1.799 (r) | FAST    |                      |
sys_clk    | ddram_dq[13]     | FDRE           | -     |      6.349 (r) | SLOW    |      1.495 (r) | FAST    |                      |
sys_clk    | ddram_dq[14]     | FDRE           | -     |      6.665 (r) | SLOW    |      1.681 (r) | FAST    |                      |
sys_clk    | ddram_dq[15]     | FDRE           | -     |      6.199 (r) | SLOW    |      1.430 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[0]   | FDRE           | -     |      7.872 (r) | SLOW    |      2.142 (r) | FAST    |                      |
sys_clk    | ddram_dqs_n[1]   | FDRE           | -     |      6.651 (r) | SLOW    |      1.623 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[0]   | FDRE           | -     |      7.873 (r) | SLOW    |      2.150 (r) | FAST    |                      |
sys_clk    | ddram_dqs_p[1]   | FDRE           | -     |      6.652 (r) | SLOW    |      1.618 (r) | FAST    |                      |
sys_clk    | eth_mdc          | FDRE           | -     |      9.577 (r) | SLOW    |      3.235 (r) | FAST    |                      |
sys_clk    | eth_mdio         | FDRE           | -     |      9.644 (r) | SLOW    |      3.053 (r) | FAST    |                      |
sys_clk    | eth_rst_n        | FDRE           | -     |     11.265 (r) | SLOW    |      3.277 (r) | FAST    |                      |
sys_clk    | serial_tx        | FDSE           | -     |     10.641 (r) | SLOW    |      3.700 (r) | FAST    |                      |
sys_clk    | spiflash_1x_cs_n | FDRE           | -     |     10.664 (r) | SLOW    |      3.341 (r) | FAST    |                      |
sys_clk    | spiflash_1x_mosi | FDRE           | -     |     10.928 (r) | SLOW    |      3.392 (r) | FAST    |                      |
-----------+------------------+----------------+-------+----------------+---------+----------------+---------+----------------------+


Setup between Clocks

-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source     | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock      | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100     | clk100      |         2.652 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | eth_rx_clk  |         8.072 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_rx_clk  |         4.481 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | eth_tx_clk  |         9.975 | SLOW    |               |         |               |         |               |         |
sys_clk    | eth_tx_clk  |         4.192 | SLOW    |               |         |               |         |               |         |
eth_rx_clk | sys_clk     |         1.765 | SLOW    |               |         |               |         |               |         |
eth_tx_clk | sys_clk     |         1.538 | SLOW    |               |         |               |         |               |         |
sys_clk    | sys_clk     |         9.840 | SLOW    |               |         |               |         |               |         |
-----------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 3.968 ns
Ideal Clock Offset to Actual Clock: 2.512 ns
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
                   |            | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |  Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        | -0.662 (r) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        | -0.590 (f) | FAST    |   4.496 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.658 (r) | FAST    |   4.492 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        | -0.586 (f) | FAST    |   4.492 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.660 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        | -0.588 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.661 (r) | FAST    |   4.495 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        | -0.589 (f) | FAST    |   4.495 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.659 (r) | FAST    |   4.494 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        | -0.587 (f) | FAST    |   4.494 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.644 (r) | FAST    |   4.478 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        | -0.572 (f) | FAST    |   4.478 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.659 (r) | FAST    |   4.493 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        | -0.587 (f) | FAST    |   4.493 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.606 (r) | FAST    |   4.434 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        | -0.534 (f) | FAST    |   4.434 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.628 (r) | FAST    |   4.454 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        | -0.556 (f) | FAST    |   4.454 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.600 (r) | FAST    |   4.432 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       | -0.528 (f) | FAST    |   4.432 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.612 (r) | FAST    |   4.439 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       | -0.540 (f) | FAST    |   4.439 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.613 (r) | FAST    |   4.446 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       | -0.541 (f) | FAST    |   4.446 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.632 (r) | FAST    |   4.460 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       | -0.560 (f) | FAST    |   4.460 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.601 (r) | FAST    |   4.433 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       | -0.529 (f) | FAST    |   4.433 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.633 (r) | FAST    |   4.461 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       | -0.561 (f) | FAST    |   4.461 (f) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary | -0.528 (f) | FAST    |   4.496 (r) | SLOW    |       inf |       inf |             - |
-------------------+------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: eth_rx_clk
Worst Case Data Window: 2.554 ns
Ideal Clock Offset to Actual Clock: -1.801 ns
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
                   |             | Process |            | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |   Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
eth_rx_data[0]     |   2.651 (r) | SLOW    | -0.524 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[1]     |   2.857 (r) | SLOW    | -0.663 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[2]     |   2.772 (r) | SLOW    | -0.621 (r) | FAST    |       inf |       inf |             - |
eth_rx_data[3]     |   3.078 (r) | SLOW    | -0.724 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+
Worst Case Summary |   3.078 (r) | SLOW    | -0.524 (r) | FAST    |       inf |       inf |             - |
-------------------+-------------+---------+------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.039 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_a[0]         |   8.351 (r) | SLOW    |   2.462 (r) | FAST    |    0.009 |
ddram_a[1]         |   8.354 (r) | SLOW    |   2.460 (r) | FAST    |    0.009 |
ddram_a[2]         |   8.344 (r) | SLOW    |   2.453 (r) | FAST    |    0.000 |
ddram_a[3]         |   8.356 (r) | SLOW    |   2.463 (r) | FAST    |    0.011 |
ddram_a[4]         |   8.349 (r) | SLOW    |   2.455 (r) | FAST    |    0.004 |
ddram_a[5]         |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.031 |
ddram_a[6]         |   8.380 (r) | SLOW    |   2.485 (r) | FAST    |    0.036 |
ddram_a[7]         |   8.377 (r) | SLOW    |   2.481 (r) | FAST    |    0.033 |
ddram_a[8]         |   8.368 (r) | SLOW    |   2.473 (r) | FAST    |    0.024 |
ddram_a[9]         |   8.383 (r) | SLOW    |   2.488 (r) | FAST    |    0.039 |
ddram_a[10]        |   8.367 (r) | SLOW    |   2.472 (r) | FAST    |    0.022 |
ddram_a[11]        |   8.376 (r) | SLOW    |   2.480 (r) | FAST    |    0.032 |
ddram_a[12]        |   8.374 (r) | SLOW    |   2.479 (r) | FAST    |    0.030 |
ddram_a[13]        |   8.364 (r) | SLOW    |   2.468 (r) | FAST    |    0.020 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.383 (r) | SLOW    |   2.453 (r) | FAST    |    0.039 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.008 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_ba[0]        |   8.356 (r) | SLOW    |   2.464 (r) | FAST    |    0.008 |
ddram_ba[1]        |   8.349 (r) | SLOW    |   2.460 (r) | FAST    |    0.000 |
ddram_ba[2]        |   8.352 (r) | SLOW    |   2.463 (r) | FAST    |    0.003 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.356 (r) | SLOW    |   2.460 (r) | FAST    |    0.008 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.023 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dm[0]        |   8.375 (r) | SLOW    |   2.479 (r) | FAST    |    0.000 |
ddram_dm[1]        |   8.397 (r) | SLOW    |   2.503 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.397 (r) | SLOW    |   2.479 (r) | FAST    |    0.023 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.058 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   9.298 (r) | SLOW    |   2.143 (r) | FAST    |    0.014 |
ddram_dq[1]        |   9.300 (r) | SLOW    |   2.150 (r) | FAST    |    0.016 |
ddram_dq[2]        |   9.300 (r) | SLOW    |   2.148 (r) | FAST    |    0.016 |
ddram_dq[3]        |   9.298 (r) | SLOW    |   2.144 (r) | FAST    |    0.014 |
ddram_dq[4]        |   9.299 (r) | SLOW    |   2.146 (r) | FAST    |    0.015 |
ddram_dq[5]        |   9.301 (r) | SLOW    |   2.166 (r) | FAST    |    0.022 |
ddram_dq[6]        |   9.298 (r) | SLOW    |   2.146 (r) | FAST    |    0.014 |
ddram_dq[7]        |   9.299 (r) | SLOW    |   2.147 (r) | FAST    |    0.015 |
ddram_dq[8]        |   9.287 (r) | SLOW    |   2.189 (r) | FAST    |    0.045 |
ddram_dq[9]        |   9.284 (r) | SLOW    |   2.164 (r) | FAST    |    0.020 |
ddram_dq[10]       |   9.294 (r) | SLOW    |   2.201 (r) | FAST    |    0.058 |
ddram_dq[11]       |   9.287 (r) | SLOW    |   2.183 (r) | FAST    |    0.040 |
ddram_dq[12]       |   9.295 (r) | SLOW    |   2.188 (r) | FAST    |    0.045 |
ddram_dq[13]       |   9.286 (r) | SLOW    |   2.161 (r) | FAST    |    0.018 |
ddram_dq[14]       |   9.294 (r) | SLOW    |   2.200 (r) | FAST    |    0.057 |
ddram_dq[15]       |   9.286 (r) | SLOW    |   2.160 (r) | FAST    |    0.017 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.301 (r) | SLOW    |   2.143 (r) | FAST    |    0.058 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.819 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dq[0]        |   7.420 (r) | SLOW    |   1.957 (r) | FAST    |    1.221 |
ddram_dq[1]        |   7.876 (r) | SLOW    |   2.166 (r) | FAST    |    1.676 |
ddram_dq[2]        |   8.016 (r) | SLOW    |   2.220 (r) | FAST    |    1.816 |
ddram_dq[3]        |   7.268 (r) | SLOW    |   1.888 (r) | FAST    |    1.069 |
ddram_dq[4]        |   7.573 (r) | SLOW    |   2.029 (r) | FAST    |    1.373 |
ddram_dq[5]        |   8.018 (r) | SLOW    |   2.241 (r) | FAST    |    1.819 |
ddram_dq[6]        |   7.418 (r) | SLOW    |   1.955 (r) | FAST    |    1.219 |
ddram_dq[7]        |   7.560 (r) | SLOW    |   2.015 (r) | FAST    |    1.361 |
ddram_dq[8]        |   6.349 (r) | SLOW    |   1.523 (r) | FAST    |    0.150 |
ddram_dq[9]        |   6.502 (r) | SLOW    |   1.547 (r) | FAST    |    0.303 |
ddram_dq[10]       |   6.815 (r) | SLOW    |   1.747 (r) | FAST    |    0.615 |
ddram_dq[11]       |   6.661 (r) | SLOW    |   1.654 (r) | FAST    |    0.462 |
ddram_dq[12]       |   6.965 (r) | SLOW    |   1.799 (r) | FAST    |    0.765 |
ddram_dq[13]       |   6.349 (r) | SLOW    |   1.495 (r) | FAST    |    0.150 |
ddram_dq[14]       |   6.665 (r) | SLOW    |   1.681 (r) | FAST    |    0.466 |
ddram_dq[15]       |   6.199 (r) | SLOW    |   1.430 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   8.018 (r) | SLOW    |   1.430 (r) | FAST    |    1.819 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.027 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   9.923 (r) | SLOW    |   2.754 (r) | FAST    |    0.007 |
ddram_dqs_n[1]     |   9.916 (r) | SLOW    |   2.780 (r) | FAST    |    0.027 |
ddram_dqs_p[0]     |   9.924 (r) | SLOW    |   2.761 (r) | FAST    |    0.008 |
ddram_dqs_p[1]     |   9.917 (r) | SLOW    |   2.776 (r) | FAST    |    0.022 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.924 (r) | SLOW    |   2.754 (r) | FAST    |    0.027 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: sys_clk
Bus Skew: 1.222 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   7.872 (r) | SLOW    |   2.142 (r) | FAST    |    1.221 |
ddram_dqs_n[1]     |   6.651 (r) | SLOW    |   1.623 (r) | FAST    |    0.005 |
ddram_dqs_p[0]     |   7.873 (r) | SLOW    |   2.150 (r) | FAST    |    1.222 |
ddram_dqs_p[1]     |   6.652 (r) | SLOW    |   1.618 (r) | FAST    |    0.001 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   7.873 (r) | SLOW    |   1.618 (r) | FAST    |    1.222 |
-------------------+-------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: eth_tx_clk
Bus Skew: 0.499 ns
-------------------+-------------+---------+-------------+---------+----------+
                   |     Max     | Process |     Min     | Process | Edge     |
Pad                |   Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+-------------+---------+-------------+---------+----------+
eth_tx_data[0]     |   9.746 (r) | SLOW    |   3.442 (r) | FAST    |    0.499 |
eth_tx_data[1]     |   9.383 (r) | SLOW    |   3.265 (r) | FAST    |    0.137 |
eth_tx_data[2]     |   9.571 (r) | SLOW    |   3.339 (r) | FAST    |    0.325 |
eth_tx_data[3]     |   9.246 (r) | SLOW    |   3.149 (r) | FAST    |    0.000 |
-------------------+-------------+---------+-------------+---------+----------+
Worst Case Summary |   9.746 (r) | SLOW    |   3.149 (r) | FAST    |    0.499 |
-------------------+-------------+---------+-------------+---------+----------+




