Layer Pairs Export File for PCB: C:\Users\Aleksa\Documents\Altium\FPGA_Module\FPGA_Module_Panel.PcbDoc
LayersSetName=Top_Bot_Thru_Holes|DrillFile=fpga_module_panel.txt|DrillLayers=gtl,g1,g2,g3,g4,gbl
