<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - uz_resolver_mech_rev_calc_src_nfp_mul_single.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../uz_resolver_mech_rev_calc_src_nfp_mul_single.vhd" target="rtwreport_document_frame" id="linkToText_plain">uz_resolver_mech_rev_calc_src_nfp_mul_single.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj\hdlsrc\uz_resolver_mech_revolution_float\uz_resolver_mech_rev_calc_src_nfp_mul_single.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2023-01-18 10:32:37</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 9.10 and HDL Coder 3.18</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: uz_resolver_mech_rev_calc_src_nfp_mul_single</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: uz_resolver_mech_revolution_float/uz_resolver_mech_rev_calc/nfp_mul_single</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- {Latency Strategy = "Max", Denormal Handling = "off"}</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- {Mantissa Multiply Strategy = "PartMultiplierPartAddShift"}</span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">-- {Part Add Shift Multiplier Size = "18x24"}</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">-- </span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="22">   22   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="23">   23   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="24">   24   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="25">   25   </a><span class="KW">USE</span> work.uz_resolver_mech_rev_calc_src_uz_resolver_mech_rev_calc_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" name="26">   26   </a>
</span><span><a class="LN" name="27">   27   </a><span class="KW">ENTITY</span> uz_resolver_mech_rev_calc_src_nfp_mul_single <span class="KW">IS</span>
</span><span><a class="LN" name="28">   28   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="29">   29   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="30">   30   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" name="31">   31   </a>        nfp_in1                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="32">   32   </a>        nfp_in2                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="33">   33   </a>        nfp_out                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="34">   34   </a>        );
</span><span><a class="LN" name="35">   35   </a><span class="KW">END</span> uz_resolver_mech_rev_calc_src_nfp_mul_single;
</span><span><a class="LN" name="36">   36   </a>
</span><span><a class="LN" name="37">   37   </a>
</span><span><a class="LN" name="38">   38   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> uz_resolver_mech_rev_calc_src_nfp_mul_single <span class="KW">IS</span>
</span><span><a class="LN" name="39">   39   </a>
</span><span><a class="LN" name="40">   40   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">SIGNAL</span> nfp_in2_unsigned                 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="42">   42   </a>  <span class="KW">SIGNAL</span> BS                               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="43">   43   </a>  <span class="KW">SIGNAL</span> BE                               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">SIGNAL</span> BM                               : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1        : std_logic;
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">SIGNAL</span> Delay16_out1                     : std_logic;
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero3_out1            : std_logic;
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">SIGNAL</span> Delay14_out1                     : std_logic;
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1           : std_logic;
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">SIGNAL</span> nfp_in1_unsigned                 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">SIGNAL</span> AS                               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">SIGNAL</span> AE                               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="53">   53   </a>  <span class="KW">SIGNAL</span> AM                               : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="54">   54   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">SIGNAL</span> Delay21_out1                     : std_logic;
</span><span><a class="LN" name="56">   56   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero2_out1            : std_logic;
</span><span><a class="LN" name="57">   57   </a>  <span class="KW">SIGNAL</span> Delay19_out1                     : std_logic;
</span><span><a class="LN" name="58">   58   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1            : std_logic;
</span><span><a class="LN" name="59">   59   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : std_logic;
</span><span><a class="LN" name="60">   60   </a>  <span class="KW">SIGNAL</span> Delay7_out1                      : std_logic;
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_1          : std_logic;
</span><span><a class="LN" name="62">   62   </a>  <span class="KW">SIGNAL</span> Switch_out1                      : std_logic;
</span><span><a class="LN" name="63">   63   </a>  <span class="KW">SIGNAL</span> Switch1_out1                     : std_logic;
</span><span><a class="LN" name="64">   64   </a>  <span class="KW">SIGNAL</span> Delay_reg                        : std_logic_vector(0 <span class="KW">TO</span> 6);  <span class="CT">-- ufix1 [7]</span>
</span><span><a class="LN" name="65">   65   </a>  <span class="KW">SIGNAL</span> Delay_reg_next                   : std_logic_vector(0 <span class="KW">TO</span> 6);  <span class="CT">-- ufix1 [7]</span>
</span><span><a class="LN" name="66">   66   </a>  <span class="KW">SIGNAL</span> Delay_out1                       : std_logic;
</span><span><a class="LN" name="67">   67   </a>  <span class="KW">SIGNAL</span> Constant8_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="68">   68   </a>  <span class="KW">SIGNAL</span> Constant7_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="69">   69   </a>  <span class="KW">SIGNAL</span> Relational_Operator_relop1       : std_logic;
</span><span><a class="LN" name="70">   70   </a>  <span class="KW">SIGNAL</span> Delay4_out1                      : std_logic;
</span><span><a class="LN" name="71">   71   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1           : std_logic;
</span><span><a class="LN" name="72">   72   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_2          : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="73">   73   </a>  <span class="KW">SIGNAL</span> Add_out1                         : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="74">   74   </a>  <span class="KW">SIGNAL</span> Delay3_out1_1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="75">   75   </a>  <span class="KW">SIGNAL</span> Add_add_cast                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="76">   76   </a>  <span class="KW">SIGNAL</span> Constant6_out1                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="77">   77   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1           : std_logic;
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero1_out1            : std_logic;
</span><span><a class="LN" name="79">   79   </a>  <span class="KW">SIGNAL</span> Delay20_out1                     : std_logic;
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">SIGNAL</span> Constant3_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="81">   81   </a>  <span class="KW">SIGNAL</span> Constant2_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">SIGNAL</span> Switch2_out1                     : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="83">   83   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_3          : std_logic;
</span><span><a class="LN" name="84">   84   </a>  <span class="KW">SIGNAL</span> Delay8_out1                      : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="85">   85   </a>  <span class="KW">SIGNAL</span> Bit_Concat1_out1                 : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="86">   86   </a>  <span class="KW">SIGNAL</span> Constant4_out1                   : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="87">   87   </a>  <span class="KW">SIGNAL</span> Switch3_out1                     : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="88">   88   </a>  <span class="KW">SIGNAL</span> BitSlice9_out1                   : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" name="89">   89   </a>  <span class="KW">SIGNAL</span> Delay24_out1                     : unsigned(17 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix18</span>
</span><span><a class="LN" name="90">   90   </a>  <span class="KW">SIGNAL</span> Compare_To_Zero_out1             : std_logic;
</span><span><a class="LN" name="91">   91   </a>  <span class="KW">SIGNAL</span> Delay23_out1                     : std_logic;
</span><span><a class="LN" name="92">   92   </a>  <span class="KW">SIGNAL</span> Constant1_out1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="93">   93   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">SIGNAL</span> Switch1_out1_1                   : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="95">   95   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1                  : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="97">   97   </a>  <span class="KW">SIGNAL</span> Constant5_out1                   : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">SIGNAL</span> Switch_out1_1                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="99">   99   </a>  <span class="KW">SIGNAL</span> M_to_1_M_out1                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">SIGNAL</span> Product_out1                     : unsigned(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix42</span>
</span><span><a class="LN" name="101">  101   </a>  <span class="KW">SIGNAL</span> Delay8_reg                       : vector_of_unsigned42(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix42 [2]</span>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">SIGNAL</span> Delay8_reg_next                  : vector_of_unsigned42(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix42 [2]</span>
</span><span><a class="LN" name="103">  103   </a>  <span class="KW">SIGNAL</span> Delay8_out1_1                    : unsigned(41 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix42</span>
</span><span><a class="LN" name="104">  104   </a>  <span class="KW">SIGNAL</span> BitSlice5_out1                   : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="105">  105   </a>  <span class="KW">SIGNAL</span> Delay14_out1_1                   : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="106">  106   </a>  <span class="KW">SIGNAL</span> DTC6_out1                        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="107">  107   </a>  <span class="KW">SIGNAL</span> C1_out1                          : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="108">  108   </a>  <span class="KW">SIGNAL</span> Constant1_out1_1                 : std_logic;
</span><span><a class="LN" name="109">  109   </a>  <span class="KW">SIGNAL</span> Bit_Concat2_out1                 : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="110">  110   </a>  <span class="KW">SIGNAL</span> DTC6_out1_1                      : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="111">  111   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="112">  112   </a>  <span class="KW">SIGNAL</span> DTC4_out1                        : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="113">  113   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1                   : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">SIGNAL</span> Sum1_out1                        : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="115">  115   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">SIGNAL</span> Bit_Concat1_out1_1               : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="117">  117   </a>  <span class="KW">SIGNAL</span> Delay3_out1_2                    : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="118">  118   </a>  <span class="KW">SIGNAL</span> Mux1_out1                        : vector_of_unsigned26(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix26 [4]</span>
</span><span><a class="LN" name="119">  119   </a>  <span class="KW">SIGNAL</span> Selector5_out1                   : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="120">  120   </a>  <span class="KW">SIGNAL</span> Delay6_reg                       : vector_of_unsigned26(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix26 [2]</span>
</span><span><a class="LN" name="121">  121   </a>  <span class="KW">SIGNAL</span> Delay6_reg_next                  : vector_of_unsigned26(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix26 [2]</span>
</span><span><a class="LN" name="122">  122   </a>  <span class="KW">SIGNAL</span> Delay6_out1_1                    : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="123">  123   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1                  : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="124">  124   </a>  <span class="KW">SIGNAL</span> Sum2_out1                        : unsigned(42 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix43</span>
</span><span><a class="LN" name="125">  125   </a>  <span class="KW">SIGNAL</span> Bit_Slice4_out1                  : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="126">  126   </a>  <span class="KW">SIGNAL</span> Bit_Concat4_out1                 : unsigned(44 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix45</span>
</span><span><a class="LN" name="127">  127   </a>  <span class="KW">SIGNAL</span> Delay4_out1_1                    : unsigned(44 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix45</span>
</span><span><a class="LN" name="128">  128   </a>  <span class="KW">SIGNAL</span> BitSlice4_out1                   : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="129">  129   </a>  <span class="KW">SIGNAL</span> Delay13_out1                     : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="130">  130   </a>  <span class="KW">SIGNAL</span> DTC7_out1                        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="131">  131   </a>  <span class="KW">SIGNAL</span> Selector4_out1                   : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="132">  132   </a>  <span class="KW">SIGNAL</span> Delay5_reg                       : vector_of_unsigned26(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix26 [2]</span>
</span><span><a class="LN" name="133">  133   </a>  <span class="KW">SIGNAL</span> Delay5_reg_next                  : vector_of_unsigned26(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix26 [2]</span>
</span><span><a class="LN" name="134">  134   </a>  <span class="KW">SIGNAL</span> Delay5_out1                      : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="135">  135   </a>  <span class="KW">SIGNAL</span> BitSlice1_out1                   : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="136">  136   </a>  <span class="KW">SIGNAL</span> Delay12_out1                     : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="137">  137   </a>  <span class="KW">SIGNAL</span> DTC8_out1                        : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="138">  138   </a>  <span class="KW">SIGNAL</span> Selector3_out1                   : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="139">  139   </a>  <span class="KW">SIGNAL</span> Delay3_reg                       : vector_of_unsigned26(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix26 [2]</span>
</span><span><a class="LN" name="140">  140   </a>  <span class="KW">SIGNAL</span> Delay3_reg_next                  : vector_of_unsigned26(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix26 [2]</span>
</span><span><a class="LN" name="141">  141   </a>  <span class="KW">SIGNAL</span> Delay3_out1_3                    : unsigned(25 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix26</span>
</span><span><a class="LN" name="142">  142   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_1                : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="143">  143   </a>  <span class="KW">SIGNAL</span> Sum31_out1                       : unsigned(26 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix27</span>
</span><span><a class="LN" name="144">  144   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1                  : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="145">  145   </a>  <span class="KW">SIGNAL</span> Bit_Concat3_out1                 : unsigned(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix29</span>
</span><span><a class="LN" name="146">  146   </a>  <span class="KW">SIGNAL</span> Delay19_out1_1                   : unsigned(28 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix29</span>
</span><span><a class="LN" name="147">  147   </a>  <span class="KW">SIGNAL</span> Bit_Slice5_out1                  : unsigned(24 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix25</span>
</span><span><a class="LN" name="148">  148   </a>  <span class="KW">SIGNAL</span> FinalSum1_out1                   : unsigned(45 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix46</span>
</span><span><a class="LN" name="149">  149   </a>  <span class="KW">SIGNAL</span> Bit_Slice6_out1                  : unsigned(3 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix4</span>
</span><span><a class="LN" name="150">  150   </a>  <span class="KW">SIGNAL</span> Bit_Concat1_out1_2               : unsigned(49 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix50</span>
</span><span><a class="LN" name="151">  151   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion_out1        : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" name="152">  152   </a>  <span class="KW">SIGNAL</span> Constant1_out1_2                 : std_logic;
</span><span><a class="LN" name="153">  153   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_1                : unsigned(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="154">  154   </a>  <span class="KW">SIGNAL</span> Delay3_out1_4                    : unsigned(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="155">  155   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_2                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="156">  156   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_1         : std_logic;
</span><span><a class="LN" name="157">  157   </a>  <span class="KW">SIGNAL</span> Delay3_out1_5                    : std_logic;
</span><span><a class="LN" name="158">  158   </a>  <span class="KW">SIGNAL</span> Logical_Operator3_out1_1         : std_logic;
</span><span><a class="LN" name="159">  159   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_4          : std_logic;
</span><span><a class="LN" name="160">  160   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : std_logic;
</span><span><a class="LN" name="161">  161   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1_1         : std_logic;
</span><span><a class="LN" name="162">  162   </a>  <span class="KW">SIGNAL</span> Delay8_reg_1                     : std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" name="163">  163   </a>  <span class="KW">SIGNAL</span> Delay8_reg_next_1                : std_logic_vector(0 <span class="KW">TO</span> 3);  <span class="CT">-- ufix1 [4]</span>
</span><span><a class="LN" name="164">  164   </a>  <span class="KW">SIGNAL</span> Delay8_out1_2                    : std_logic;
</span><span><a class="LN" name="165">  165   </a>  <span class="KW">SIGNAL</span> Delay4_out1_2                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="166">  166   </a>  <span class="KW">SIGNAL</span> Delay5_out1_1                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="167">  167   </a>  <span class="KW">SIGNAL</span> Subtract_out1                    : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" name="168">  168   </a>  <span class="KW">SIGNAL</span> Delay_out1_1                     : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" name="169">  169   </a>  <span class="KW">SIGNAL</span> Constant2_out1_1                 : unsigned(6 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix7</span>
</span><span><a class="LN" name="170">  170   </a>  <span class="KW">SIGNAL</span> Constant1_out1_3                 : std_logic;
</span><span><a class="LN" name="171">  171   </a>  <span class="KW">SIGNAL</span> Constant3_out1_1                 : std_logic;
</span><span><a class="LN" name="172">  172   </a>  <span class="KW">SIGNAL</span> Switch_out1_2                    : std_logic;
</span><span><a class="LN" name="173">  173   </a>  <span class="KW">SIGNAL</span> Bit_Concat1_out1_3               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="174">  174   </a>  <span class="KW">SIGNAL</span> Switch1_out1_2                   : std_logic;
</span><span><a class="LN" name="175">  175   </a>  <span class="KW">SIGNAL</span> Bit_Concat_out1_2                : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="176">  176   </a>  <span class="KW">SIGNAL</span> Add1_out1                        : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" name="177">  177   </a>  <span class="KW">SIGNAL</span> Delay2_out1_1                    : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" name="178">  178   </a>  <span class="KW">SIGNAL</span> Subtract2_sub_cast               : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="179">  179   </a>  <span class="KW">SIGNAL</span> Subtract2_sub_cast_1             : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="180">  180   </a>  <span class="KW">SIGNAL</span> Subtract2_sub_temp               : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="181">  181   </a>  <span class="KW">SIGNAL</span> Subtract2_out1                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="182">  182   </a>  <span class="KW">SIGNAL</span> Constant4_out1_1                 : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="183">  183   </a>  <span class="KW">SIGNAL</span> Switch2_out1_1                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="184">  184   </a>  <span class="KW">SIGNAL</span> Delay4_reg                       : vector_of_signed10(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix10 [4]</span>
</span><span><a class="LN" name="185">  185   </a>  <span class="KW">SIGNAL</span> Delay4_reg_next                  : vector_of_signed10(0 <span class="KW">TO</span> 3);  <span class="CT">-- sfix10 [4]</span>
</span><span><a class="LN" name="186">  186   </a>  <span class="KW">SIGNAL</span> Delay4_out1_3                    : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="187">  187   </a>  <span class="KW">SIGNAL</span> Constant_out1_1                  : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="188">  188   </a>  <span class="KW">SIGNAL</span> Switch1_out1_3                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="189">  189   </a>  <span class="KW">SIGNAL</span> Add_add_cast_1                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="190">  190   </a>  <span class="KW">SIGNAL</span> Add_add_temp                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="191">  191   </a>  <span class="KW">SIGNAL</span> Add_out1_1                       : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="192">  192   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1_1       : std_logic;
</span><span><a class="LN" name="193">  193   </a>  <span class="KW">SIGNAL</span> Constant1_out1_4                 : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="194">  194   </a>  <span class="KW">SIGNAL</span> Switch2_out1_2                   : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="195">  195   </a>  <span class="KW">SIGNAL</span> Delay18_out1                     : signed(9 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix10</span>
</span><span><a class="LN" name="196">  196   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant1_out1_1      : std_logic;
</span><span><a class="LN" name="197">  197   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_2         : std_logic;
</span><span><a class="LN" name="198">  198   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1           : std_logic;
</span><span><a class="LN" name="199">  199   </a>  <span class="KW">SIGNAL</span> Logical_Operator7_out1           : std_logic;
</span><span><a class="LN" name="200">  200   </a>  <span class="KW">SIGNAL</span> Logical_Operator5_out1           : std_logic;
</span><span><a class="LN" name="201">  201   </a>  <span class="KW">SIGNAL</span> Logical_Operator6_out1           : std_logic;
</span><span><a class="LN" name="202">  202   </a>  <span class="KW">SIGNAL</span> Logical_Operator8_out1           : std_logic;
</span><span><a class="LN" name="203">  203   </a>  <span class="KW">SIGNAL</span> Inf_Zero_out1                    : std_logic;
</span><span><a class="LN" name="204">  204   </a>  <span class="KW">SIGNAL</span> Logical_Operator2_out1_2         : std_logic;
</span><span><a class="LN" name="205">  205   </a>  <span class="KW">SIGNAL</span> Logical_Operator10_out1          : std_logic;
</span><span><a class="LN" name="206">  206   </a>  <span class="KW">SIGNAL</span> Delay13_reg                      : std_logic_vector(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix1 [6]</span>
</span><span><a class="LN" name="207">  207   </a>  <span class="KW">SIGNAL</span> Delay13_reg_next                 : std_logic_vector(0 <span class="KW">TO</span> 5);  <span class="CT">-- ufix1 [6]</span>
</span><span><a class="LN" name="208">  208   </a>  <span class="KW">SIGNAL</span> Delay13_out1_1                   : std_logic;
</span><span><a class="LN" name="209">  209   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_5          : std_logic;
</span><span><a class="LN" name="210">  210   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1_2       : std_logic;
</span><span><a class="LN" name="211">  211   </a>  <span class="KW">SIGNAL</span> Constant1_out1_5                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="212">  212   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1                   : unsigned(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="213">  213   </a>  <span class="KW">SIGNAL</span> Switch_out1_3                    : unsigned(48 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix49</span>
</span><span><a class="LN" name="214">  214   </a>  <span class="KW">SIGNAL</span> Bit_Slice_out1_1                 : unsigned(47 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix48</span>
</span><span><a class="LN" name="215">  215   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_1                : unsigned(1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix2</span>
</span><span><a class="LN" name="216">  216   </a>  <span class="KW">SIGNAL</span> Bit_Slice4_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="217">  217   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_3                : unsigned(21 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix22</span>
</span><span><a class="LN" name="218">  218   </a>  <span class="KW">SIGNAL</span> Bit_Reduce_out1                  : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="219">  219   </a>  <span class="KW">SIGNAL</span> Bit_Slice5_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="220">  220   </a>  <span class="KW">SIGNAL</span> Bit_Slice3_out1_1                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="221">  221   </a>  <span class="KW">SIGNAL</span> Logical_Operator1_out1_3         : std_logic;
</span><span><a class="LN" name="222">  222   </a>  <span class="KW">SIGNAL</span> Logical_Operator_out1_6          : std_logic;
</span><span><a class="LN" name="223">  223   </a>  <span class="KW">SIGNAL</span> Bit_Slice1_out1_4                : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="224">  224   </a>  <span class="KW">SIGNAL</span> Delay1_out1_1                    : std_logic;
</span><span><a class="LN" name="225">  225   </a>  <span class="KW">SIGNAL</span> Delay2_out1_2                    : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="226">  226   </a>  <span class="KW">SIGNAL</span> Delay2_out1_dtc                  : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="227">  227   </a>  <span class="KW">SIGNAL</span> Constant_out1_2                  : std_logic;
</span><span><a class="LN" name="228">  228   </a>  <span class="KW">SIGNAL</span> Add_add_cast_2                   : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="229">  229   </a>  <span class="KW">SIGNAL</span> Add_out1_2                       : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="230">  230   </a>  <span class="KW">SIGNAL</span> Delay_out1_2                     : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="231">  231   </a>  <span class="KW">SIGNAL</span> Switch_out1_4                    : unsigned(23 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix24</span>
</span><span><a class="LN" name="232">  232   </a>  <span class="KW">SIGNAL</span> Bit_Slice2_out1_2                : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="233">  233   </a>  <span class="KW">SIGNAL</span> Add1_add_cast                    : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="234">  234   </a>  <span class="KW">SIGNAL</span> Add1_out1_1                      : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="235">  235   </a>  <span class="KW">SIGNAL</span> Add_add_cast_3                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="236">  236   </a>  <span class="KW">SIGNAL</span> Add_add_temp_1                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32</span>
</span><span><a class="LN" name="237">  237   </a>  <span class="KW">SIGNAL</span> Add_out1_3                       : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="238">  238   </a>  <span class="KW">SIGNAL</span> Constant1_out1_6                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="239">  239   </a>  <span class="KW">SIGNAL</span> Switch1_out1_4                   : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="240">  240   </a>  <span class="KW">SIGNAL</span> Constant4_out1_2                 : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="241">  241   </a>  <span class="KW">SIGNAL</span> Switch4_out1                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="242">  242   </a>  <span class="KW">SIGNAL</span> Switch6_out1                     : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="243">  243   </a>  <span class="KW">SIGNAL</span> Delay1_out1_2                    : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint8</span>
</span><span><a class="LN" name="244">  244   </a>  <span class="KW">SIGNAL</span> Bit_Slice4_out1_2                : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="245">  245   </a>  <span class="KW">SIGNAL</span> Bit_Shift_out1_1                 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="246">  246   </a>  <span class="KW">SIGNAL</span> Switch1_out1_5                   : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="247">  247   </a>  <span class="KW">SIGNAL</span> Constant2_out1_2                 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="248">  248   </a>  <span class="KW">SIGNAL</span> Switch2_out1_3                   : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="249">  249   </a>  <span class="KW">SIGNAL</span> Constant5_out1_1                 : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="250">  250   </a>  <span class="KW">SIGNAL</span> Bit_Set_out1                     : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="251">  251   </a>  <span class="KW">SIGNAL</span> Switch7_out1                     : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="252">  252   </a>  <span class="KW">SIGNAL</span> Switch5_out1                     : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="253">  253   </a>  <span class="KW">SIGNAL</span> Delay2_out1_3                    : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="254">  254   </a>  <span class="KW">SIGNAL</span> nfp_out_pack                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="255">  255   </a>
</span><span><a class="LN" name="256">  256   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="257">  257   </a>  nfp_in2_unsigned &lt;= unsigned(nfp_in2);
</span><span><a class="LN" name="258">  258   </a>
</span><span><a class="LN" name="259">  259   </a>  <span class="CT">-- Split 32 bit word into FP sign, exponent, mantissa</span>
</span><span><a class="LN" name="260">  260   </a>  BS &lt;= nfp_in2_unsigned(31);
</span><span><a class="LN" name="261">  261   </a>  BE &lt;= nfp_in2_unsigned(30 <span class="KW">DOWNTO</span> 23);
</span><span><a class="LN" name="262">  262   </a>  BM &lt;= nfp_in2_unsigned(22 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="263">  263   </a>
</span><span><a class="LN" name="264">  264   </a>  
</span><span><a class="LN" name="265">  265   </a>  Compare_To_Constant1_out1 &lt;= '1' <span class="KW">WHEN</span> BE = to_unsigned(16#FF#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="266">  266   </a>      '0';
</span><span><a class="LN" name="267">  267   </a>
</span><span><a class="LN" name="268">  268   </a>  Delay16_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="269">  269   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="270">  270   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="271">  271   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="272">  272   </a>        Delay16_out1 &lt;= '0';
</span><span><a class="LN" name="273">  273   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="274">  274   </a>        Delay16_out1 &lt;= Compare_To_Constant1_out1;
</span><span><a class="LN" name="275">  275   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="276">  276   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="277">  277   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay16_process;
</span><span><a class="LN" name="278">  278   </a>
</span><span><a class="LN" name="279">  279   </a>
</span><span><a class="LN" name="280">  280   </a>  
</span><span><a class="LN" name="281">  281   </a>  Compare_To_Zero3_out1 &lt;= '1' <span class="KW">WHEN</span> BM /= to_unsigned(16#000000#, 23) <span class="KW">ELSE</span>
</span><span><a class="LN" name="282">  282   </a>      '0';
</span><span><a class="LN" name="283">  283   </a>
</span><span><a class="LN" name="284">  284   </a>  Delay14_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="285">  285   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="286">  286   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="287">  287   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="288">  288   </a>        Delay14_out1 &lt;= '0';
</span><span><a class="LN" name="289">  289   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="290">  290   </a>        Delay14_out1 &lt;= Compare_To_Zero3_out1;
</span><span><a class="LN" name="291">  291   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="292">  292   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="293">  293   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay14_process;
</span><span><a class="LN" name="294">  294   </a>
</span><span><a class="LN" name="295">  295   </a>
</span><span><a class="LN" name="296">  296   </a>  Logical_Operator1_out1 &lt;= Delay16_out1 <span class="KW">AND</span> Delay14_out1;
</span><span><a class="LN" name="297">  297   </a>
</span><span><a class="LN" name="298">  298   </a>  nfp_in1_unsigned &lt;= unsigned(nfp_in1);
</span><span><a class="LN" name="299">  299   </a>
</span><span><a class="LN" name="300">  300   </a>  <span class="CT">-- Split 32 bit word into FP sign, exponent, mantissa</span>
</span><span><a class="LN" name="301">  301   </a>  AS &lt;= nfp_in1_unsigned(31);
</span><span><a class="LN" name="302">  302   </a>  AE &lt;= nfp_in1_unsigned(30 <span class="KW">DOWNTO</span> 23);
</span><span><a class="LN" name="303">  303   </a>  AM &lt;= nfp_in1_unsigned(22 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="304">  304   </a>
</span><span><a class="LN" name="305">  305   </a>  
</span><span><a class="LN" name="306">  306   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> AE = to_unsigned(16#FF#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="307">  307   </a>      '0';
</span><span><a class="LN" name="308">  308   </a>
</span><span><a class="LN" name="309">  309   </a>  Delay21_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="310">  310   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="311">  311   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="312">  312   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="313">  313   </a>        Delay21_out1 &lt;= '0';
</span><span><a class="LN" name="314">  314   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="315">  315   </a>        Delay21_out1 &lt;= Compare_To_Constant_out1;
</span><span><a class="LN" name="316">  316   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="317">  317   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="318">  318   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay21_process;
</span><span><a class="LN" name="319">  319   </a>
</span><span><a class="LN" name="320">  320   </a>
</span><span><a class="LN" name="321">  321   </a>  
</span><span><a class="LN" name="322">  322   </a>  Compare_To_Zero2_out1 &lt;= '1' <span class="KW">WHEN</span> AM /= to_unsigned(16#000000#, 23) <span class="KW">ELSE</span>
</span><span><a class="LN" name="323">  323   </a>      '0';
</span><span><a class="LN" name="324">  324   </a>
</span><span><a class="LN" name="325">  325   </a>  Delay19_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="326">  326   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="327">  327   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="328">  328   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="329">  329   </a>        Delay19_out1 &lt;= '0';
</span><span><a class="LN" name="330">  330   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="331">  331   </a>        Delay19_out1 &lt;= Compare_To_Zero2_out1;
</span><span><a class="LN" name="332">  332   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="333">  333   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="334">  334   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay19_process;
</span><span><a class="LN" name="335">  335   </a>
</span><span><a class="LN" name="336">  336   </a>
</span><span><a class="LN" name="337">  337   </a>  Logical_Operator_out1 &lt;= Delay21_out1 <span class="KW">AND</span> Delay19_out1;
</span><span><a class="LN" name="338">  338   </a>
</span><span><a class="LN" name="339">  339   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="340">  340   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="341">  341   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="342">  342   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="343">  343   </a>        Delay3_out1 &lt;= '0';
</span><span><a class="LN" name="344">  344   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="345">  345   </a>        Delay3_out1 &lt;= AS;
</span><span><a class="LN" name="346">  346   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="347">  347   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="348">  348   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" name="349">  349   </a>
</span><span><a class="LN" name="350">  350   </a>
</span><span><a class="LN" name="351">  351   </a>  Delay7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="352">  352   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="353">  353   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="354">  354   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="355">  355   </a>        Delay7_out1 &lt;= '0';
</span><span><a class="LN" name="356">  356   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="357">  357   </a>        Delay7_out1 &lt;= BS;
</span><span><a class="LN" name="358">  358   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="359">  359   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="360">  360   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_process;
</span><span><a class="LN" name="361">  361   </a>
</span><span><a class="LN" name="362">  362   </a>
</span><span><a class="LN" name="363">  363   </a>  Logical_Operator_out1_1 &lt;= Delay3_out1 <span class="KW">XOR</span> Delay7_out1;
</span><span><a class="LN" name="364">  364   </a>
</span><span><a class="LN" name="365">  365   </a>  
</span><span><a class="LN" name="366">  366   </a>  Switch_out1 &lt;= Logical_Operator_out1_1 <span class="KW">WHEN</span> Logical_Operator_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="367">  367   </a>      Delay3_out1;
</span><span><a class="LN" name="368">  368   </a>
</span><span><a class="LN" name="369">  369   </a>  
</span><span><a class="LN" name="370">  370   </a>  Switch1_out1 &lt;= Switch_out1 <span class="KW">WHEN</span> Logical_Operator1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="371">  371   </a>      Delay7_out1;
</span><span><a class="LN" name="372">  372   </a>
</span><span><a class="LN" name="373">  373   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="374">  374   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="375">  375   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="376">  376   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="377">  377   </a>        Delay_reg(0) &lt;= '0';
</span><span><a class="LN" name="378">  378   </a>        Delay_reg(1) &lt;= '0';
</span><span><a class="LN" name="379">  379   </a>        Delay_reg(2) &lt;= '0';
</span><span><a class="LN" name="380">  380   </a>        Delay_reg(3) &lt;= '0';
</span><span><a class="LN" name="381">  381   </a>        Delay_reg(4) &lt;= '0';
</span><span><a class="LN" name="382">  382   </a>        Delay_reg(5) &lt;= '0';
</span><span><a class="LN" name="383">  383   </a>        Delay_reg(6) &lt;= '0';
</span><span><a class="LN" name="384">  384   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="385">  385   </a>        Delay_reg(0) &lt;= Delay_reg_next(0);
</span><span><a class="LN" name="386">  386   </a>        Delay_reg(1) &lt;= Delay_reg_next(1);
</span><span><a class="LN" name="387">  387   </a>        Delay_reg(2) &lt;= Delay_reg_next(2);
</span><span><a class="LN" name="388">  388   </a>        Delay_reg(3) &lt;= Delay_reg_next(3);
</span><span><a class="LN" name="389">  389   </a>        Delay_reg(4) &lt;= Delay_reg_next(4);
</span><span><a class="LN" name="390">  390   </a>        Delay_reg(5) &lt;= Delay_reg_next(5);
</span><span><a class="LN" name="391">  391   </a>        Delay_reg(6) &lt;= Delay_reg_next(6);
</span><span><a class="LN" name="392">  392   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="393">  393   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="394">  394   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" name="395">  395   </a>
</span><span><a class="LN" name="396">  396   </a>  Delay_out1 &lt;= Delay_reg(6);
</span><span><a class="LN" name="397">  397   </a>  Delay_reg_next(0) &lt;= Switch1_out1;
</span><span><a class="LN" name="398">  398   </a>  Delay_reg_next(1) &lt;= Delay_reg(0);
</span><span><a class="LN" name="399">  399   </a>  Delay_reg_next(2) &lt;= Delay_reg(1);
</span><span><a class="LN" name="400">  400   </a>  Delay_reg_next(3) &lt;= Delay_reg(2);
</span><span><a class="LN" name="401">  401   </a>  Delay_reg_next(4) &lt;= Delay_reg(3);
</span><span><a class="LN" name="402">  402   </a>  Delay_reg_next(5) &lt;= Delay_reg(4);
</span><span><a class="LN" name="403">  403   </a>  Delay_reg_next(6) &lt;= Delay_reg(5);
</span><span><a class="LN" name="404">  404   </a>
</span><span><a class="LN" name="405">  405   </a>  Constant8_out1 &lt;= '1';
</span><span><a class="LN" name="406">  406   </a>
</span><span><a class="LN" name="407">  407   </a>  Constant7_out1 &lt;= to_unsigned(16#08#, 8);
</span><span><a class="LN" name="408">  408   </a>
</span><span><a class="LN" name="409">  409   </a>  Delay4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="410">  410   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="411">  411   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="412">  412   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="413">  413   </a>        Delay4_out1 &lt;= '0';
</span><span><a class="LN" name="414">  414   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="415">  415   </a>        Delay4_out1 &lt;= Relational_Operator_relop1;
</span><span><a class="LN" name="416">  416   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="417">  417   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="418">  418   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_process;
</span><span><a class="LN" name="419">  419   </a>
</span><span><a class="LN" name="420">  420   </a>
</span><span><a class="LN" name="421">  421   </a>  Logical_Operator2_out1 &lt;=  <span class="KW">NOT</span> Delay4_out1;
</span><span><a class="LN" name="422">  422   </a>
</span><span><a class="LN" name="423">  423   </a>  Logical_Operator_out1_2 &lt;= Constant8_out1 <span class="KW">AND</span> Logical_Operator2_out1;
</span><span><a class="LN" name="424">  424   </a>
</span><span><a class="LN" name="425">  425   </a>  Delay3_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="426">  426   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="427">  427   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="428">  428   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="429">  429   </a>        Delay3_out1_1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="430">  430   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="431">  431   </a>        Delay3_out1_1 &lt;= Add_out1;
</span><span><a class="LN" name="432">  432   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="433">  433   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="434">  434   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_1_process;
</span><span><a class="LN" name="435">  435   </a>
</span><span><a class="LN" name="436">  436   </a>
</span><span><a class="LN" name="437">  437   </a>  Add_add_cast &lt;= '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; Logical_Operator_out1_2;
</span><span><a class="LN" name="438">  438   </a>  Add_out1 &lt;= Delay3_out1_1 + Add_add_cast;
</span><span><a class="LN" name="439">  439   </a>
</span><span><a class="LN" name="440">  440   </a>  
</span><span><a class="LN" name="441">  441   </a>  Relational_Operator_relop1 &lt;= '1' <span class="KW">WHEN</span> Add_out1 &gt;= Constant7_out1 <span class="KW">ELSE</span>
</span><span><a class="LN" name="442">  442   </a>      '0';
</span><span><a class="LN" name="443">  443   </a>
</span><span><a class="LN" name="444">  444   </a>  Constant6_out1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="445">  445   </a>
</span><span><a class="LN" name="446">  446   </a>  Logical_Operator3_out1 &lt;=  <span class="KW">NOT</span> Logical_Operator1_out1;
</span><span><a class="LN" name="447">  447   </a>
</span><span><a class="LN" name="448">  448   </a>  
</span><span><a class="LN" name="449">  449   </a>  Compare_To_Zero1_out1 &lt;= '1' <span class="KW">WHEN</span> BE = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="450">  450   </a>      '0';
</span><span><a class="LN" name="451">  451   </a>
</span><span><a class="LN" name="452">  452   </a>  Delay20_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="453">  453   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="454">  454   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="455">  455   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="456">  456   </a>        Delay20_out1 &lt;= '0';
</span><span><a class="LN" name="457">  457   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="458">  458   </a>        Delay20_out1 &lt;= Compare_To_Zero1_out1;
</span><span><a class="LN" name="459">  459   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="460">  460   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="461">  461   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay20_process;
</span><span><a class="LN" name="462">  462   </a>
</span><span><a class="LN" name="463">  463   </a>
</span><span><a class="LN" name="464">  464   </a>  Constant3_out1 &lt;= '1';
</span><span><a class="LN" name="465">  465   </a>
</span><span><a class="LN" name="466">  466   </a>  Constant2_out1 &lt;= '0';
</span><span><a class="LN" name="467">  467   </a>
</span><span><a class="LN" name="468">  468   </a>  
</span><span><a class="LN" name="469">  469   </a>  Switch2_out1 &lt;= Constant3_out1 <span class="KW">WHEN</span> Delay20_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="470">  470   </a>      Constant2_out1;
</span><span><a class="LN" name="471">  471   </a>
</span><span><a class="LN" name="472">  472   </a>  Logical_Operator_out1_3 &lt;= Logical_Operator_out1 <span class="KW">AND</span> Logical_Operator3_out1;
</span><span><a class="LN" name="473">  473   </a>
</span><span><a class="LN" name="474">  474   </a>  Delay8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="475">  475   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="476">  476   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="477">  477   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="478">  478   </a>        Delay8_out1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="479">  479   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="480">  480   </a>        Delay8_out1 &lt;= BM;
</span><span><a class="LN" name="481">  481   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="482">  482   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="483">  483   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_process;
</span><span><a class="LN" name="484">  484   </a>
</span><span><a class="LN" name="485">  485   </a>
</span><span><a class="LN" name="486">  486   </a>  Bit_Concat1_out1 &lt;= Switch2_out1 &amp; Delay8_out1;
</span><span><a class="LN" name="487">  487   </a>
</span><span><a class="LN" name="488">  488   </a>  Constant4_out1 &lt;= to_unsigned(16#800000#, 24);
</span><span><a class="LN" name="489">  489   </a>
</span><span><a class="LN" name="490">  490   </a>  
</span><span><a class="LN" name="491">  491   </a>  Switch3_out1 &lt;= Bit_Concat1_out1 <span class="KW">WHEN</span> Logical_Operator_out1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="492">  492   </a>      Constant4_out1;
</span><span><a class="LN" name="493">  493   </a>
</span><span><a class="LN" name="494">  494   </a>  BitSlice9_out1 &lt;= Switch3_out1(23 <span class="KW">DOWNTO</span> 6);
</span><span><a class="LN" name="495">  495   </a>
</span><span><a class="LN" name="496">  496   </a>  Delay24_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="497">  497   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="498">  498   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="499">  499   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="500">  500   </a>        Delay24_out1 &lt;= to_unsigned(16#00000#, 18);
</span><span><a class="LN" name="501">  501   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="502">  502   </a>        Delay24_out1 &lt;= BitSlice9_out1;
</span><span><a class="LN" name="503">  503   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="504">  504   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="505">  505   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay24_process;
</span><span><a class="LN" name="506">  506   </a>
</span><span><a class="LN" name="507">  507   </a>
</span><span><a class="LN" name="508">  508   </a>  
</span><span><a class="LN" name="509">  509   </a>  Compare_To_Zero_out1 &lt;= '1' <span class="KW">WHEN</span> AE = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="510">  510   </a>      '0';
</span><span><a class="LN" name="511">  511   </a>
</span><span><a class="LN" name="512">  512   </a>  Delay23_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="513">  513   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="514">  514   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="515">  515   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="516">  516   </a>        Delay23_out1 &lt;= '0';
</span><span><a class="LN" name="517">  517   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="518">  518   </a>        Delay23_out1 &lt;= Compare_To_Zero_out1;
</span><span><a class="LN" name="519">  519   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="520">  520   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="521">  521   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay23_process;
</span><span><a class="LN" name="522">  522   </a>
</span><span><a class="LN" name="523">  523   </a>
</span><span><a class="LN" name="524">  524   </a>  Constant1_out1 &lt;= '1';
</span><span><a class="LN" name="525">  525   </a>
</span><span><a class="LN" name="526">  526   </a>  Constant_out1 &lt;= '0';
</span><span><a class="LN" name="527">  527   </a>
</span><span><a class="LN" name="528">  528   </a>  
</span><span><a class="LN" name="529">  529   </a>  Switch1_out1_1 &lt;= Constant1_out1 <span class="KW">WHEN</span> Delay23_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="530">  530   </a>      Constant_out1;
</span><span><a class="LN" name="531">  531   </a>
</span><span><a class="LN" name="532">  532   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="533">  533   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="534">  534   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="535">  535   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="536">  536   </a>        Delay6_out1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="537">  537   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="538">  538   </a>        Delay6_out1 &lt;= AM;
</span><span><a class="LN" name="539">  539   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="540">  540   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="541">  541   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" name="542">  542   </a>
</span><span><a class="LN" name="543">  543   </a>
</span><span><a class="LN" name="544">  544   </a>  Bit_Concat_out1 &lt;= Switch1_out1_1 &amp; Delay6_out1;
</span><span><a class="LN" name="545">  545   </a>
</span><span><a class="LN" name="546">  546   </a>  Constant5_out1 &lt;= to_unsigned(16#800000#, 24);
</span><span><a class="LN" name="547">  547   </a>
</span><span><a class="LN" name="548">  548   </a>  
</span><span><a class="LN" name="549">  549   </a>  Switch_out1_1 &lt;= Bit_Concat_out1 <span class="KW">WHEN</span> Logical_Operator1_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="550">  550   </a>      Constant5_out1;
</span><span><a class="LN" name="551">  551   </a>
</span><span><a class="LN" name="552">  552   </a>  reduced_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="553">  553   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="554">  554   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="555">  555   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="556">  556   </a>        M_to_1_M_out1 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" name="557">  557   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="558">  558   </a>        M_to_1_M_out1 &lt;= Switch_out1_1;
</span><span><a class="LN" name="559">  559   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="560">  560   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="561">  561   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> reduced_process;
</span><span><a class="LN" name="562">  562   </a>
</span><span><a class="LN" name="563">  563   </a>
</span><span><a class="LN" name="564">  564   </a>  Product_out1 &lt;= Delay24_out1 * M_to_1_M_out1;
</span><span><a class="LN" name="565">  565   </a>
</span><span><a class="LN" name="566">  566   </a>  Delay8_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="567">  567   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="568">  568   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="569">  569   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="570">  570   </a>        Delay8_reg(0) &lt;= to_unsigned(0, 42);
</span><span><a class="LN" name="571">  571   </a>        Delay8_reg(1) &lt;= to_unsigned(0, 42);
</span><span><a class="LN" name="572">  572   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="573">  573   </a>        Delay8_reg(0) &lt;= Delay8_reg_next(0);
</span><span><a class="LN" name="574">  574   </a>        Delay8_reg(1) &lt;= Delay8_reg_next(1);
</span><span><a class="LN" name="575">  575   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="576">  576   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="577">  577   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_1_process;
</span><span><a class="LN" name="578">  578   </a>
</span><span><a class="LN" name="579">  579   </a>  Delay8_out1_1 &lt;= Delay8_reg(1);
</span><span><a class="LN" name="580">  580   </a>  Delay8_reg_next(0) &lt;= Product_out1;
</span><span><a class="LN" name="581">  581   </a>  Delay8_reg_next(1) &lt;= Delay8_reg(0);
</span><span><a class="LN" name="582">  582   </a>
</span><span><a class="LN" name="583">  583   </a>  BitSlice5_out1 &lt;= Switch3_out1(5 <span class="KW">DOWNTO</span> 4);
</span><span><a class="LN" name="584">  584   </a>
</span><span><a class="LN" name="585">  585   </a>  Delay14_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="586">  586   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="587">  587   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="588">  588   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="589">  589   </a>        Delay14_out1_1 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="590">  590   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="591">  591   </a>        Delay14_out1_1 &lt;= BitSlice5_out1;
</span><span><a class="LN" name="592">  592   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="593">  593   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="594">  594   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay14_1_process;
</span><span><a class="LN" name="595">  595   </a>
</span><span><a class="LN" name="596">  596   </a>
</span><span><a class="LN" name="597">  597   </a>  DTC6_out1 &lt;= resize(Delay14_out1_1, 8);
</span><span><a class="LN" name="598">  598   </a>
</span><span><a class="LN" name="599">  599   </a>  C1_out1 &lt;= to_unsigned(16#0000000#, 26);
</span><span><a class="LN" name="600">  600   </a>
</span><span><a class="LN" name="601">  601   </a>  Constant1_out1_1 &lt;= '0';
</span><span><a class="LN" name="602">  602   </a>
</span><span><a class="LN" name="603">  603   </a>  Bit_Concat2_out1 &lt;= Switch_out1_1 &amp; Constant1_out1_1;
</span><span><a class="LN" name="604">  604   </a>
</span><span><a class="LN" name="605">  605   </a>  DTC6_out1_1 &lt;= resize(M_to_1_M_out1, 26);
</span><span><a class="LN" name="606">  606   </a>
</span><span><a class="LN" name="607">  607   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="608">  608   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="609">  609   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="610">  610   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="611">  611   </a>        Delay2_out1 &lt;= to_unsigned(16#0000000#, 25);
</span><span><a class="LN" name="612">  612   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="613">  613   </a>        Delay2_out1 &lt;= Bit_Concat2_out1;
</span><span><a class="LN" name="614">  614   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="615">  615   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="616">  616   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" name="617">  617   </a>
</span><span><a class="LN" name="618">  618   </a>
</span><span><a class="LN" name="619">  619   </a>  DTC4_out1 &lt;= resize(Delay2_out1, 26);
</span><span><a class="LN" name="620">  620   </a>
</span><span><a class="LN" name="621">  621   </a>  Bit_Slice_out1 &lt;= Switch_out1_1(23 <span class="KW">DOWNTO</span> 1);
</span><span><a class="LN" name="622">  622   </a>
</span><span><a class="LN" name="623">  623   </a>  Sum1_out1 &lt;= resize(resize(Switch_out1_1, 32) + resize(Bit_Slice_out1, 32), 25);
</span><span><a class="LN" name="624">  624   </a>
</span><span><a class="LN" name="625">  625   </a>  Bit_Slice1_out1 &lt;= Switch_out1_1(0);
</span><span><a class="LN" name="626">  626   </a>
</span><span><a class="LN" name="627">  627   </a>  Bit_Concat1_out1_1 &lt;= Sum1_out1 &amp; Bit_Slice1_out1;
</span><span><a class="LN" name="628">  628   </a>
</span><span><a class="LN" name="629">  629   </a>  Delay3_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="630">  630   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="631">  631   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="632">  632   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="633">  633   </a>        Delay3_out1_2 &lt;= to_unsigned(16#0000000#, 26);
</span><span><a class="LN" name="634">  634   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="635">  635   </a>        Delay3_out1_2 &lt;= Bit_Concat1_out1_1;
</span><span><a class="LN" name="636">  636   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="637">  637   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="638">  638   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_2_process;
</span><span><a class="LN" name="639">  639   </a>
</span><span><a class="LN" name="640">  640   </a>
</span><span><a class="LN" name="641">  641   </a>  Mux1_out1(0) &lt;= C1_out1;
</span><span><a class="LN" name="642">  642   </a>  Mux1_out1(1) &lt;= DTC6_out1_1;
</span><span><a class="LN" name="643">  643   </a>  Mux1_out1(2) &lt;= DTC4_out1;
</span><span><a class="LN" name="644">  644   </a>  Mux1_out1(3) &lt;= Delay3_out1_2;
</span><span><a class="LN" name="645">  645   </a>
</span><span><a class="LN" name="646">  646   </a>  
</span><span><a class="LN" name="647">  647   </a>  Selector5_out1 &lt;= Mux1_out1(0) <span class="KW">WHEN</span> DTC6_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="648">  648   </a>      Mux1_out1(1) <span class="KW">WHEN</span> DTC6_out1 = to_unsigned(16#01#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="649">  649   </a>      Mux1_out1(2) <span class="KW">WHEN</span> DTC6_out1 = to_unsigned(16#02#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="650">  650   </a>      Mux1_out1(3);
</span><span><a class="LN" name="651">  651   </a>
</span><span><a class="LN" name="652">  652   </a>  Delay6_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="653">  653   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="654">  654   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="655">  655   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="656">  656   </a>        Delay6_reg(0) &lt;= to_unsigned(16#0000000#, 26);
</span><span><a class="LN" name="657">  657   </a>        Delay6_reg(1) &lt;= to_unsigned(16#0000000#, 26);
</span><span><a class="LN" name="658">  658   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="659">  659   </a>        Delay6_reg(0) &lt;= Delay6_reg_next(0);
</span><span><a class="LN" name="660">  660   </a>        Delay6_reg(1) &lt;= Delay6_reg_next(1);
</span><span><a class="LN" name="661">  661   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="662">  662   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="663">  663   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_1_process;
</span><span><a class="LN" name="664">  664   </a>
</span><span><a class="LN" name="665">  665   </a>  Delay6_out1_1 &lt;= Delay6_reg(1);
</span><span><a class="LN" name="666">  666   </a>  Delay6_reg_next(0) &lt;= Selector5_out1;
</span><span><a class="LN" name="667">  667   </a>  Delay6_reg_next(1) &lt;= Delay6_reg(0);
</span><span><a class="LN" name="668">  668   </a>
</span><span><a class="LN" name="669">  669   </a>  Bit_Slice3_out1 &lt;= Delay6_out1_1(25 <span class="KW">DOWNTO</span> 2);
</span><span><a class="LN" name="670">  670   </a>
</span><span><a class="LN" name="671">  671   </a>  Sum2_out1 &lt;= resize(Delay8_out1_1, 43) + resize(Bit_Slice3_out1, 43);
</span><span><a class="LN" name="672">  672   </a>
</span><span><a class="LN" name="673">  673   </a>  Bit_Slice4_out1 &lt;= Delay6_out1_1(1 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="674">  674   </a>
</span><span><a class="LN" name="675">  675   </a>  Bit_Concat4_out1 &lt;= Sum2_out1 &amp; Bit_Slice4_out1;
</span><span><a class="LN" name="676">  676   </a>
</span><span><a class="LN" name="677">  677   </a>  Delay4_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="678">  678   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="679">  679   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="680">  680   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="681">  681   </a>        Delay4_out1_1 &lt;= to_unsigned(0, 45);
</span><span><a class="LN" name="682">  682   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="683">  683   </a>        Delay4_out1_1 &lt;= Bit_Concat4_out1;
</span><span><a class="LN" name="684">  684   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="685">  685   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="686">  686   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_1_process;
</span><span><a class="LN" name="687">  687   </a>
</span><span><a class="LN" name="688">  688   </a>
</span><span><a class="LN" name="689">  689   </a>  BitSlice4_out1 &lt;= Switch3_out1(3 <span class="KW">DOWNTO</span> 2);
</span><span><a class="LN" name="690">  690   </a>
</span><span><a class="LN" name="691">  691   </a>  Delay13_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="692">  692   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="693">  693   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="694">  694   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="695">  695   </a>        Delay13_out1 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="696">  696   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="697">  697   </a>        Delay13_out1 &lt;= BitSlice4_out1;
</span><span><a class="LN" name="698">  698   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="699">  699   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="700">  700   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay13_process;
</span><span><a class="LN" name="701">  701   </a>
</span><span><a class="LN" name="702">  702   </a>
</span><span><a class="LN" name="703">  703   </a>  DTC7_out1 &lt;= resize(Delay13_out1, 8);
</span><span><a class="LN" name="704">  704   </a>
</span><span><a class="LN" name="705">  705   </a>  
</span><span><a class="LN" name="706">  706   </a>  Selector4_out1 &lt;= Mux1_out1(0) <span class="KW">WHEN</span> DTC7_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="707">  707   </a>      Mux1_out1(1) <span class="KW">WHEN</span> DTC7_out1 = to_unsigned(16#01#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="708">  708   </a>      Mux1_out1(2) <span class="KW">WHEN</span> DTC7_out1 = to_unsigned(16#02#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="709">  709   </a>      Mux1_out1(3);
</span><span><a class="LN" name="710">  710   </a>
</span><span><a class="LN" name="711">  711   </a>  Delay5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="712">  712   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="713">  713   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="714">  714   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="715">  715   </a>        Delay5_reg(0) &lt;= to_unsigned(16#0000000#, 26);
</span><span><a class="LN" name="716">  716   </a>        Delay5_reg(1) &lt;= to_unsigned(16#0000000#, 26);
</span><span><a class="LN" name="717">  717   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="718">  718   </a>        Delay5_reg(0) &lt;= Delay5_reg_next(0);
</span><span><a class="LN" name="719">  719   </a>        Delay5_reg(1) &lt;= Delay5_reg_next(1);
</span><span><a class="LN" name="720">  720   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="721">  721   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="722">  722   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_process;
</span><span><a class="LN" name="723">  723   </a>
</span><span><a class="LN" name="724">  724   </a>  Delay5_out1 &lt;= Delay5_reg(1);
</span><span><a class="LN" name="725">  725   </a>  Delay5_reg_next(0) &lt;= Selector4_out1;
</span><span><a class="LN" name="726">  726   </a>  Delay5_reg_next(1) &lt;= Delay5_reg(0);
</span><span><a class="LN" name="727">  727   </a>
</span><span><a class="LN" name="728">  728   </a>  BitSlice1_out1 &lt;= Switch3_out1(1 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="729">  729   </a>
</span><span><a class="LN" name="730">  730   </a>  Delay12_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="731">  731   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="732">  732   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="733">  733   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="734">  734   </a>        Delay12_out1 &lt;= to_unsigned(16#0#, 2);
</span><span><a class="LN" name="735">  735   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="736">  736   </a>        Delay12_out1 &lt;= BitSlice1_out1;
</span><span><a class="LN" name="737">  737   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="738">  738   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="739">  739   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_process;
</span><span><a class="LN" name="740">  740   </a>
</span><span><a class="LN" name="741">  741   </a>
</span><span><a class="LN" name="742">  742   </a>  DTC8_out1 &lt;= resize(Delay12_out1, 8);
</span><span><a class="LN" name="743">  743   </a>
</span><span><a class="LN" name="744">  744   </a>  
</span><span><a class="LN" name="745">  745   </a>  Selector3_out1 &lt;= Mux1_out1(0) <span class="KW">WHEN</span> DTC8_out1 = to_unsigned(16#00#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="746">  746   </a>      Mux1_out1(1) <span class="KW">WHEN</span> DTC8_out1 = to_unsigned(16#01#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="747">  747   </a>      Mux1_out1(2) <span class="KW">WHEN</span> DTC8_out1 = to_unsigned(16#02#, 8) <span class="KW">ELSE</span>
</span><span><a class="LN" name="748">  748   </a>      Mux1_out1(3);
</span><span><a class="LN" name="749">  749   </a>
</span><span><a class="LN" name="750">  750   </a>  Delay3_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="751">  751   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="752">  752   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="753">  753   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="754">  754   </a>        Delay3_reg(0) &lt;= to_unsigned(16#0000000#, 26);
</span><span><a class="LN" name="755">  755   </a>        Delay3_reg(1) &lt;= to_unsigned(16#0000000#, 26);
</span><span><a class="LN" name="756">  756   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="757">  757   </a>        Delay3_reg(0) &lt;= Delay3_reg_next(0);
</span><span><a class="LN" name="758">  758   </a>        Delay3_reg(1) &lt;= Delay3_reg_next(1);
</span><span><a class="LN" name="759">  759   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="760">  760   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="761">  761   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_3_process;
</span><span><a class="LN" name="762">  762   </a>
</span><span><a class="LN" name="763">  763   </a>  Delay3_out1_3 &lt;= Delay3_reg(1);
</span><span><a class="LN" name="764">  764   </a>  Delay3_reg_next(0) &lt;= Selector3_out1;
</span><span><a class="LN" name="765">  765   </a>  Delay3_reg_next(1) &lt;= Delay3_reg(0);
</span><span><a class="LN" name="766">  766   </a>
</span><span><a class="LN" name="767">  767   </a>  Bit_Slice1_out1_1 &lt;= Delay3_out1_3(25 <span class="KW">DOWNTO</span> 2);
</span><span><a class="LN" name="768">  768   </a>
</span><span><a class="LN" name="769">  769   </a>  Sum31_out1 &lt;= resize(resize(Delay5_out1, 32) + resize(Bit_Slice1_out1_1, 32), 27);
</span><span><a class="LN" name="770">  770   </a>
</span><span><a class="LN" name="771">  771   </a>  Bit_Slice2_out1 &lt;= Delay3_out1_3(1 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="772">  772   </a>
</span><span><a class="LN" name="773">  773   </a>  Bit_Concat3_out1 &lt;= Sum31_out1 &amp; Bit_Slice2_out1;
</span><span><a class="LN" name="774">  774   </a>
</span><span><a class="LN" name="775">  775   </a>  Delay19_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="776">  776   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="777">  777   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="778">  778   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="779">  779   </a>        Delay19_out1_1 &lt;= to_unsigned(16#00000000#, 29);
</span><span><a class="LN" name="780">  780   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="781">  781   </a>        Delay19_out1_1 &lt;= Bit_Concat3_out1;
</span><span><a class="LN" name="782">  782   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="783">  783   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="784">  784   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay19_1_process;
</span><span><a class="LN" name="785">  785   </a>
</span><span><a class="LN" name="786">  786   </a>
</span><span><a class="LN" name="787">  787   </a>  Bit_Slice5_out1 &lt;= Delay19_out1_1(28 <span class="KW">DOWNTO</span> 4);
</span><span><a class="LN" name="788">  788   </a>
</span><span><a class="LN" name="789">  789   </a>  FinalSum1_out1 &lt;= resize(Delay4_out1_1, 46) + resize(Bit_Slice5_out1, 46);
</span><span><a class="LN" name="790">  790   </a>
</span><span><a class="LN" name="791">  791   </a>  Bit_Slice6_out1 &lt;= Delay19_out1_1(3 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="792">  792   </a>
</span><span><a class="LN" name="793">  793   </a>  Bit_Concat1_out1_2 &lt;= FinalSum1_out1 &amp; Bit_Slice6_out1;
</span><span><a class="LN" name="794">  794   </a>
</span><span><a class="LN" name="795">  795   </a>  Data_Type_Conversion_out1 &lt;= Bit_Concat1_out1_2(47 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="796">  796   </a>
</span><span><a class="LN" name="797">  797   </a>  Constant1_out1_2 &lt;= '0';
</span><span><a class="LN" name="798">  798   </a>
</span><span><a class="LN" name="799">  799   </a>  Bit_Concat_out1_1 &lt;= Data_Type_Conversion_out1 &amp; Constant1_out1_2;
</span><span><a class="LN" name="800">  800   </a>
</span><span><a class="LN" name="801">  801   </a>  Delay3_4_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="802">  802   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="803">  803   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="804">  804   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="805">  805   </a>        Delay3_out1_4 &lt;= to_unsigned(0, 49);
</span><span><a class="LN" name="806">  806   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="807">  807   </a>        Delay3_out1_4 &lt;= Bit_Concat_out1_1;
</span><span><a class="LN" name="808">  808   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="809">  809   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="810">  810   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_4_process;
</span><span><a class="LN" name="811">  811   </a>
</span><span><a class="LN" name="812">  812   </a>
</span><span><a class="LN" name="813">  813   </a>  Bit_Slice1_out1_2 &lt;= Delay3_out1_4(48);
</span><span><a class="LN" name="814">  814   </a>
</span><span><a class="LN" name="815">  815   </a>  Logical_Operator1_out1_1 &lt;= Delay21_out1 <span class="KW">OR</span> Delay16_out1;
</span><span><a class="LN" name="816">  816   </a>
</span><span><a class="LN" name="817">  817   </a>  Delay3_5_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="818">  818   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="819">  819   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="820">  820   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="821">  821   </a>        Delay3_out1_5 &lt;= '0';
</span><span><a class="LN" name="822">  822   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="823">  823   </a>        Delay3_out1_5 &lt;= Logical_Operator1_out1_1;
</span><span><a class="LN" name="824">  824   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="825">  825   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="826">  826   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_5_process;
</span><span><a class="LN" name="827">  827   </a>
</span><span><a class="LN" name="828">  828   </a>
</span><span><a class="LN" name="829">  829   </a>  Logical_Operator3_out1_1 &lt;=  <span class="KW">NOT</span> Delay3_out1_5;
</span><span><a class="LN" name="830">  830   </a>
</span><span><a class="LN" name="831">  831   </a>  Logical_Operator_out1_4 &lt;= Delay23_out1 <span class="KW">OR</span> Delay20_out1;
</span><span><a class="LN" name="832">  832   </a>
</span><span><a class="LN" name="833">  833   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="834">  834   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="835">  835   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="836">  836   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="837">  837   </a>        Delay1_out1 &lt;= '0';
</span><span><a class="LN" name="838">  838   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="839">  839   </a>        Delay1_out1 &lt;= Logical_Operator_out1_4;
</span><span><a class="LN" name="840">  840   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="841">  841   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="842">  842   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" name="843">  843   </a>
</span><span><a class="LN" name="844">  844   </a>
</span><span><a class="LN" name="845">  845   </a>  Logical_Operator2_out1_1 &lt;= Logical_Operator3_out1_1 <span class="KW">AND</span> Delay1_out1;
</span><span><a class="LN" name="846">  846   </a>
</span><span><a class="LN" name="847">  847   </a>  Delay8_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="848">  848   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="849">  849   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="850">  850   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="851">  851   </a>        Delay8_reg_1(0) &lt;= '0';
</span><span><a class="LN" name="852">  852   </a>        Delay8_reg_1(1) &lt;= '0';
</span><span><a class="LN" name="853">  853   </a>        Delay8_reg_1(2) &lt;= '0';
</span><span><a class="LN" name="854">  854   </a>        Delay8_reg_1(3) &lt;= '0';
</span><span><a class="LN" name="855">  855   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="856">  856   </a>        Delay8_reg_1(0) &lt;= Delay8_reg_next_1(0);
</span><span><a class="LN" name="857">  857   </a>        Delay8_reg_1(1) &lt;= Delay8_reg_next_1(1);
</span><span><a class="LN" name="858">  858   </a>        Delay8_reg_1(2) &lt;= Delay8_reg_next_1(2);
</span><span><a class="LN" name="859">  859   </a>        Delay8_reg_1(3) &lt;= Delay8_reg_next_1(3);
</span><span><a class="LN" name="860">  860   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="861">  861   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="862">  862   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_2_process;
</span><span><a class="LN" name="863">  863   </a>
</span><span><a class="LN" name="864">  864   </a>  Delay8_out1_2 &lt;= Delay8_reg_1(3);
</span><span><a class="LN" name="865">  865   </a>  Delay8_reg_next_1(0) &lt;= Logical_Operator2_out1_1;
</span><span><a class="LN" name="866">  866   </a>  Delay8_reg_next_1(1) &lt;= Delay8_reg_1(0);
</span><span><a class="LN" name="867">  867   </a>  Delay8_reg_next_1(2) &lt;= Delay8_reg_1(1);
</span><span><a class="LN" name="868">  868   </a>  Delay8_reg_next_1(3) &lt;= Delay8_reg_1(2);
</span><span><a class="LN" name="869">  869   </a>
</span><span><a class="LN" name="870">  870   </a>  Delay4_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="871">  871   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="872">  872   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="873">  873   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="874">  874   </a>        Delay4_out1_2 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="875">  875   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="876">  876   </a>        Delay4_out1_2 &lt;= AE;
</span><span><a class="LN" name="877">  877   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="878">  878   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="879">  879   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_2_process;
</span><span><a class="LN" name="880">  880   </a>
</span><span><a class="LN" name="881">  881   </a>
</span><span><a class="LN" name="882">  882   </a>  Delay5_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="883">  883   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="884">  884   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="885">  885   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="886">  886   </a>        Delay5_out1_1 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="887">  887   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="888">  888   </a>        Delay5_out1_1 &lt;= BE;
</span><span><a class="LN" name="889">  889   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="890">  890   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="891">  891   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay5_1_process;
</span><span><a class="LN" name="892">  892   </a>
</span><span><a class="LN" name="893">  893   </a>
</span><span><a class="LN" name="894">  894   </a>  Subtract_out1 &lt;= resize(resize(Delay4_out1_2, 32) + resize(Delay5_out1_1, 32), 9);
</span><span><a class="LN" name="895">  895   </a>
</span><span><a class="LN" name="896">  896   </a>  Delay_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="897">  897   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="898">  898   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="899">  899   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="900">  900   </a>        Delay_out1_1 &lt;= to_unsigned(16#000#, 9);
</span><span><a class="LN" name="901">  901   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="902">  902   </a>        Delay_out1_1 &lt;= Subtract_out1;
</span><span><a class="LN" name="903">  903   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="904">  904   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="905">  905   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_1_process;
</span><span><a class="LN" name="906">  906   </a>
</span><span><a class="LN" name="907">  907   </a>
</span><span><a class="LN" name="908">  908   </a>  Constant2_out1_1 &lt;= to_unsigned(16#3F#, 7);
</span><span><a class="LN" name="909">  909   </a>
</span><span><a class="LN" name="910">  910   </a>  Constant1_out1_3 &lt;= '1';
</span><span><a class="LN" name="911">  911   </a>
</span><span><a class="LN" name="912">  912   </a>  Constant3_out1_1 &lt;= '0';
</span><span><a class="LN" name="913">  913   </a>
</span><span><a class="LN" name="914">  914   </a>  
</span><span><a class="LN" name="915">  915   </a>  Switch_out1_2 &lt;= Constant1_out1_3 <span class="KW">WHEN</span> Delay23_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="916">  916   </a>      Constant3_out1_1;
</span><span><a class="LN" name="917">  917   </a>
</span><span><a class="LN" name="918">  918   </a>  Bit_Concat1_out1_3 &lt;= Constant2_out1_1 &amp; Switch_out1_2;
</span><span><a class="LN" name="919">  919   </a>
</span><span><a class="LN" name="920">  920   </a>  
</span><span><a class="LN" name="921">  921   </a>  Switch1_out1_2 &lt;= Constant1_out1_3 <span class="KW">WHEN</span> Delay20_out1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="922">  922   </a>      Constant3_out1_1;
</span><span><a class="LN" name="923">  923   </a>
</span><span><a class="LN" name="924">  924   </a>  Bit_Concat_out1_2 &lt;= Constant2_out1_1 &amp; Switch1_out1_2;
</span><span><a class="LN" name="925">  925   </a>
</span><span><a class="LN" name="926">  926   </a>  Add1_out1 &lt;= resize(resize(Bit_Concat1_out1_3, 32) + resize(Bit_Concat_out1_2, 32), 9);
</span><span><a class="LN" name="927">  927   </a>
</span><span><a class="LN" name="928">  928   </a>  Delay2_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="929">  929   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="930">  930   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="931">  931   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="932">  932   </a>        Delay2_out1_1 &lt;= to_unsigned(16#000#, 9);
</span><span><a class="LN" name="933">  933   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="934">  934   </a>        Delay2_out1_1 &lt;= Add1_out1;
</span><span><a class="LN" name="935">  935   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="936">  936   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="937">  937   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_1_process;
</span><span><a class="LN" name="938">  938   </a>
</span><span><a class="LN" name="939">  939   </a>
</span><span><a class="LN" name="940">  940   </a>  Subtract2_sub_cast &lt;= signed(resize(Delay_out1_1, 32));
</span><span><a class="LN" name="941">  941   </a>  Subtract2_sub_cast_1 &lt;= signed(resize(Delay2_out1_1, 32));
</span><span><a class="LN" name="942">  942   </a>  Subtract2_sub_temp &lt;= Subtract2_sub_cast - Subtract2_sub_cast_1;
</span><span><a class="LN" name="943">  943   </a>  Subtract2_out1 &lt;= Subtract2_sub_temp(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="944">  944   </a>
</span><span><a class="LN" name="945">  945   </a>  Constant4_out1_1 &lt;= to_signed(16#0FF#, 10);
</span><span><a class="LN" name="946">  946   </a>
</span><span><a class="LN" name="947">  947   </a>  
</span><span><a class="LN" name="948">  948   </a>  Switch2_out1_1 &lt;= Subtract2_out1 <span class="KW">WHEN</span> Delay3_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="949">  949   </a>      Constant4_out1_1;
</span><span><a class="LN" name="950">  950   </a>
</span><span><a class="LN" name="951">  951   </a>  Delay4_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="952">  952   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="953">  953   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="954">  954   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="955">  955   </a>        Delay4_reg(0) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="956">  956   </a>        Delay4_reg(1) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="957">  957   </a>        Delay4_reg(2) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="958">  958   </a>        Delay4_reg(3) &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="959">  959   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="960">  960   </a>        Delay4_reg(0) &lt;= Delay4_reg_next(0);
</span><span><a class="LN" name="961">  961   </a>        Delay4_reg(1) &lt;= Delay4_reg_next(1);
</span><span><a class="LN" name="962">  962   </a>        Delay4_reg(2) &lt;= Delay4_reg_next(2);
</span><span><a class="LN" name="963">  963   </a>        Delay4_reg(3) &lt;= Delay4_reg_next(3);
</span><span><a class="LN" name="964">  964   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="965">  965   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="966">  966   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay4_3_process;
</span><span><a class="LN" name="967">  967   </a>
</span><span><a class="LN" name="968">  968   </a>  Delay4_out1_3 &lt;= Delay4_reg(3);
</span><span><a class="LN" name="969">  969   </a>  Delay4_reg_next(0) &lt;= Switch2_out1_1;
</span><span><a class="LN" name="970">  970   </a>  Delay4_reg_next(1) &lt;= Delay4_reg(0);
</span><span><a class="LN" name="971">  971   </a>  Delay4_reg_next(2) &lt;= Delay4_reg(1);
</span><span><a class="LN" name="972">  972   </a>  Delay4_reg_next(3) &lt;= Delay4_reg(2);
</span><span><a class="LN" name="973">  973   </a>
</span><span><a class="LN" name="974">  974   </a>  Constant_out1_1 &lt;= to_signed(-16#1FF#, 10);
</span><span><a class="LN" name="975">  975   </a>
</span><span><a class="LN" name="976">  976   </a>  
</span><span><a class="LN" name="977">  977   </a>  Switch1_out1_3 &lt;= Delay4_out1_3 <span class="KW">WHEN</span> Delay8_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="978">  978   </a>      Constant_out1_1;
</span><span><a class="LN" name="979">  979   </a>
</span><span><a class="LN" name="980">  980   </a>  Add_add_cast_1 &lt;= '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; Bit_Slice1_out1_2;
</span><span><a class="LN" name="981">  981   </a>  Add_add_temp &lt;= Add_add_cast_1 + resize(Switch1_out1_3, 32);
</span><span><a class="LN" name="982">  982   </a>  Add_out1_1 &lt;= Add_add_temp(9 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="983">  983   </a>
</span><span><a class="LN" name="984">  984   </a>  
</span><span><a class="LN" name="985">  985   </a>  Compare_To_Constant_out1_1 &lt;= '1' <span class="KW">WHEN</span> Add_out1_1 &gt; to_signed(-16#07F#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="986">  986   </a>      '0';
</span><span><a class="LN" name="987">  987   </a>
</span><span><a class="LN" name="988">  988   </a>  Constant1_out1_4 &lt;= to_signed(-16#080#, 10);
</span><span><a class="LN" name="989">  989   </a>
</span><span><a class="LN" name="990">  990   </a>  
</span><span><a class="LN" name="991">  991   </a>  Switch2_out1_2 &lt;= Constant1_out1_4 <span class="KW">WHEN</span> Compare_To_Constant_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="992">  992   </a>      Add_out1_1;
</span><span><a class="LN" name="993">  993   </a>
</span><span><a class="LN" name="994">  994   </a>  Delay18_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="995">  995   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="996">  996   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="997">  997   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="998">  998   </a>        Delay18_out1 &lt;= to_signed(16#000#, 10);
</span><span><a class="LN" name="999">  999   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1000"> 1000   </a>        Delay18_out1 &lt;= Switch2_out1_2;
</span><span><a class="LN" name="1001"> 1001   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1002"> 1002   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1003"> 1003   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay18_process;
</span><span><a class="LN" name="1004"> 1004   </a>
</span><span><a class="LN" name="1005"> 1005   </a>
</span><span><a class="LN" name="1006"> 1006   </a>  
</span><span><a class="LN" name="1007"> 1007   </a>  Compare_To_Constant1_out1_1 &lt;= '1' <span class="KW">WHEN</span> Delay18_out1 &gt; to_signed(16#07F#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1008"> 1008   </a>      '0';
</span><span><a class="LN" name="1009"> 1009   </a>
</span><span><a class="LN" name="1010"> 1010   </a>  Logical_Operator1_out1_2 &lt;=  <span class="KW">NOT</span> Delay14_out1;
</span><span><a class="LN" name="1011"> 1011   </a>
</span><span><a class="LN" name="1012"> 1012   </a>  Logical_Operator4_out1 &lt;= Logical_Operator1_out1_2 <span class="KW">AND</span> Delay20_out1;
</span><span><a class="LN" name="1013"> 1013   </a>
</span><span><a class="LN" name="1014"> 1014   </a>  Logical_Operator7_out1 &lt;= Logical_Operator4_out1 <span class="KW">AND</span> Delay21_out1;
</span><span><a class="LN" name="1015"> 1015   </a>
</span><span><a class="LN" name="1016"> 1016   </a>  Logical_Operator5_out1 &lt;=  <span class="KW">NOT</span> Delay19_out1;
</span><span><a class="LN" name="1017"> 1017   </a>
</span><span><a class="LN" name="1018"> 1018   </a>  Logical_Operator6_out1 &lt;= Logical_Operator5_out1 <span class="KW">AND</span> Delay23_out1;
</span><span><a class="LN" name="1019"> 1019   </a>
</span><span><a class="LN" name="1020"> 1020   </a>  Logical_Operator8_out1 &lt;= Logical_Operator6_out1 <span class="KW">AND</span> Delay16_out1;
</span><span><a class="LN" name="1021"> 1021   </a>
</span><span><a class="LN" name="1022"> 1022   </a>  Inf_Zero_out1 &lt;= Logical_Operator7_out1 <span class="KW">OR</span> Logical_Operator8_out1;
</span><span><a class="LN" name="1023"> 1023   </a>
</span><span><a class="LN" name="1024"> 1024   </a>  Logical_Operator2_out1_2 &lt;= Logical_Operator_out1 <span class="KW">OR</span> Logical_Operator1_out1;
</span><span><a class="LN" name="1025"> 1025   </a>
</span><span><a class="LN" name="1026"> 1026   </a>  Logical_Operator10_out1 &lt;= Inf_Zero_out1 <span class="KW">OR</span> Logical_Operator2_out1_2;
</span><span><a class="LN" name="1027"> 1027   </a>
</span><span><a class="LN" name="1028"> 1028   </a>  Delay13_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1029"> 1029   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1030"> 1030   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1031"> 1031   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1032"> 1032   </a>        Delay13_reg(0) &lt;= '0';
</span><span><a class="LN" name="1033"> 1033   </a>        Delay13_reg(1) &lt;= '0';
</span><span><a class="LN" name="1034"> 1034   </a>        Delay13_reg(2) &lt;= '0';
</span><span><a class="LN" name="1035"> 1035   </a>        Delay13_reg(3) &lt;= '0';
</span><span><a class="LN" name="1036"> 1036   </a>        Delay13_reg(4) &lt;= '0';
</span><span><a class="LN" name="1037"> 1037   </a>        Delay13_reg(5) &lt;= '0';
</span><span><a class="LN" name="1038"> 1038   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1039"> 1039   </a>        Delay13_reg(0) &lt;= Delay13_reg_next(0);
</span><span><a class="LN" name="1040"> 1040   </a>        Delay13_reg(1) &lt;= Delay13_reg_next(1);
</span><span><a class="LN" name="1041"> 1041   </a>        Delay13_reg(2) &lt;= Delay13_reg_next(2);
</span><span><a class="LN" name="1042"> 1042   </a>        Delay13_reg(3) &lt;= Delay13_reg_next(3);
</span><span><a class="LN" name="1043"> 1043   </a>        Delay13_reg(4) &lt;= Delay13_reg_next(4);
</span><span><a class="LN" name="1044"> 1044   </a>        Delay13_reg(5) &lt;= Delay13_reg_next(5);
</span><span><a class="LN" name="1045"> 1045   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1046"> 1046   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1047"> 1047   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay13_1_process;
</span><span><a class="LN" name="1048"> 1048   </a>
</span><span><a class="LN" name="1049"> 1049   </a>  Delay13_out1_1 &lt;= Delay13_reg(5);
</span><span><a class="LN" name="1050"> 1050   </a>  Delay13_reg_next(0) &lt;= Logical_Operator10_out1;
</span><span><a class="LN" name="1051"> 1051   </a>  Delay13_reg_next(1) &lt;= Delay13_reg(0);
</span><span><a class="LN" name="1052"> 1052   </a>  Delay13_reg_next(2) &lt;= Delay13_reg(1);
</span><span><a class="LN" name="1053"> 1053   </a>  Delay13_reg_next(3) &lt;= Delay13_reg(2);
</span><span><a class="LN" name="1054"> 1054   </a>  Delay13_reg_next(4) &lt;= Delay13_reg(3);
</span><span><a class="LN" name="1055"> 1055   </a>  Delay13_reg_next(5) &lt;= Delay13_reg(4);
</span><span><a class="LN" name="1056"> 1056   </a>
</span><span><a class="LN" name="1057"> 1057   </a>  Logical_Operator_out1_5 &lt;= Compare_To_Constant1_out1_1 <span class="KW">OR</span> Delay13_out1_1;
</span><span><a class="LN" name="1058"> 1058   </a>
</span><span><a class="LN" name="1059"> 1059   </a>  
</span><span><a class="LN" name="1060"> 1060   </a>  Compare_To_Constant_out1_2 &lt;= '1' <span class="KW">WHEN</span> Delay18_out1 &lt; to_signed(-16#07F#, 10) <span class="KW">ELSE</span>
</span><span><a class="LN" name="1061"> 1061   </a>      '0';
</span><span><a class="LN" name="1062"> 1062   </a>
</span><span><a class="LN" name="1063"> 1063   </a>  Constant1_out1_5 &lt;= to_unsigned(16#7F#, 8);
</span><span><a class="LN" name="1064"> 1064   </a>
</span><span><a class="LN" name="1065"> 1065   </a>  Bit_Shift_out1 &lt;= Delay3_out1_4 <span class="KW">srl</span> 1;
</span><span><a class="LN" name="1066"> 1066   </a>
</span><span><a class="LN" name="1067"> 1067   </a>  
</span><span><a class="LN" name="1068"> 1068   </a>  Switch_out1_3 &lt;= Delay3_out1_4 <span class="KW">WHEN</span> Bit_Slice1_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1069"> 1069   </a>      Bit_Shift_out1;
</span><span><a class="LN" name="1070"> 1070   </a>
</span><span><a class="LN" name="1071"> 1071   </a>  Bit_Slice_out1_1 &lt;= Switch_out1_3(47 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="1072"> 1072   </a>
</span><span><a class="LN" name="1073"> 1073   </a>  Bit_Slice2_out1_1 &lt;= Bit_Slice_out1_1(23 <span class="KW">DOWNTO</span> 22);
</span><span><a class="LN" name="1074"> 1074   </a>
</span><span><a class="LN" name="1075"> 1075   </a>  Bit_Slice4_out1_1 &lt;= Bit_Slice2_out1_1(0);
</span><span><a class="LN" name="1076"> 1076   </a>
</span><span><a class="LN" name="1077"> 1077   </a>  Bit_Slice1_out1_3 &lt;= Bit_Slice_out1_1(21 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="1078"> 1078   </a>
</span><span><a class="LN" name="1079"> 1079   </a>  Bit_Reduce_out1 &lt;= (Bit_Slice1_out1_3(21) <span class="KW">OR</span> Bit_Slice1_out1_3(20) <span class="KW">OR</span> Bit_Slice1_out1_3(19) <span class="KW">OR</span> Bit_Slice1_out1_3(18) <span class="KW">OR</span> Bit_Slice1_out1_3(17) <span class="KW">OR</span> Bit_Slice1_out1_3(16) <span class="KW">OR</span> Bit_Slice1_out1_3(15) <span class="KW">OR</span> Bit_Slice1_out1_3(14) <span class="KW">OR</span> Bit_Slice1_out1_3(13) <span class="KW">OR</span> Bit_Slice1_out1_3(12) <span class="KW">OR</span> Bit_Slice1_out1_3(11) <span class="KW">OR</span> Bit_Slice1_out1_3(10) <span class="KW">OR</span> Bit_Slice1_out1_3(9) <span class="KW">OR</span> Bit_Slice1_out1_3(8) <span class="KW">OR</span> Bit_Slice1_out1_3(7) <span class="KW">OR</span> Bit_Slice1_out1_3(6) <span class="KW">OR</span> Bit_Slice1_out1_3(5) <span class="KW">OR</span> Bit_Slice1_out1_3(4) <span class="KW">OR</span> Bit_Slice1_out1_3(3) <span class="KW">OR</span> Bit_Slice1_out1_3(2) <span class="KW">OR</span> Bit_Slice1_out1_3(1) <span class="KW">OR</span> Bit_Slice1_out1_3(0));
</span><span><a class="LN" name="1080"> 1080   </a>
</span><span><a class="LN" name="1081"> 1081   </a>  Bit_Slice5_out1_1 &lt;= Bit_Slice2_out1_1(1);
</span><span><a class="LN" name="1082"> 1082   </a>
</span><span><a class="LN" name="1083"> 1083   </a>  Bit_Slice3_out1_1 &lt;= Bit_Slice_out1_1(24);
</span><span><a class="LN" name="1084"> 1084   </a>
</span><span><a class="LN" name="1085"> 1085   </a>  Logical_Operator1_out1_3 &lt;= Bit_Slice3_out1_1 <span class="KW">OR</span> (Bit_Slice4_out1_1 <span class="KW">OR</span> Bit_Reduce_out1);
</span><span><a class="LN" name="1086"> 1086   </a>
</span><span><a class="LN" name="1087"> 1087   </a>  Logical_Operator_out1_6 &lt;= Bit_Slice5_out1_1 <span class="KW">AND</span> Logical_Operator1_out1_3;
</span><span><a class="LN" name="1088"> 1088   </a>
</span><span><a class="LN" name="1089"> 1089   </a>  Bit_Slice1_out1_4 &lt;= Bit_Slice_out1_1(46 <span class="KW">DOWNTO</span> 24);
</span><span><a class="LN" name="1090"> 1090   </a>
</span><span><a class="LN" name="1091"> 1091   </a>  Delay1_1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1092"> 1092   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1093"> 1093   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1094"> 1094   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1095"> 1095   </a>        Delay1_out1_1 &lt;= '0';
</span><span><a class="LN" name="1096"> 1096   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1097"> 1097   </a>        Delay1_out1_1 &lt;= Logical_Operator_out1_6;
</span><span><a class="LN" name="1098"> 1098   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1099"> 1099   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1100"> 1100   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_1_process;
</span><span><a class="LN" name="1101"> 1101   </a>
</span><span><a class="LN" name="1102"> 1102   </a>
</span><span><a class="LN" name="1103"> 1103   </a>  Delay2_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1104"> 1104   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1105"> 1105   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1106"> 1106   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1107"> 1107   </a>        Delay2_out1_2 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1108"> 1108   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1109"> 1109   </a>        Delay2_out1_2 &lt;= Bit_Slice1_out1_4;
</span><span><a class="LN" name="1110"> 1110   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1111"> 1111   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1112"> 1112   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_2_process;
</span><span><a class="LN" name="1113"> 1113   </a>
</span><span><a class="LN" name="1114"> 1114   </a>
</span><span><a class="LN" name="1115"> 1115   </a>  Delay2_out1_dtc &lt;= resize(Delay2_out1_2, 24);
</span><span><a class="LN" name="1116"> 1116   </a>
</span><span><a class="LN" name="1117"> 1117   </a>  Constant_out1_2 &lt;= '1';
</span><span><a class="LN" name="1118"> 1118   </a>
</span><span><a class="LN" name="1119"> 1119   </a>  Add_add_cast_2 &lt;= '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; Constant_out1_2;
</span><span><a class="LN" name="1120"> 1120   </a>  Add_out1_2 &lt;= resize(resize(Bit_Slice1_out1_4, 32) + Add_add_cast_2, 24);
</span><span><a class="LN" name="1121"> 1121   </a>
</span><span><a class="LN" name="1122"> 1122   </a>  Delay_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1123"> 1123   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1124"> 1124   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1125"> 1125   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1126"> 1126   </a>        Delay_out1_2 &lt;= to_unsigned(16#000000#, 24);
</span><span><a class="LN" name="1127"> 1127   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1128"> 1128   </a>        Delay_out1_2 &lt;= Add_out1_2;
</span><span><a class="LN" name="1129"> 1129   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1130"> 1130   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1131"> 1131   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_2_process;
</span><span><a class="LN" name="1132"> 1132   </a>
</span><span><a class="LN" name="1133"> 1133   </a>
</span><span><a class="LN" name="1134"> 1134   </a>  
</span><span><a class="LN" name="1135"> 1135   </a>  Switch_out1_4 &lt;= Delay2_out1_dtc <span class="KW">WHEN</span> Delay1_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1136"> 1136   </a>      Delay_out1_2;
</span><span><a class="LN" name="1137"> 1137   </a>
</span><span><a class="LN" name="1138"> 1138   </a>  Bit_Slice2_out1_2 &lt;= Switch_out1_4(23);
</span><span><a class="LN" name="1139"> 1139   </a>
</span><span><a class="LN" name="1140"> 1140   </a>  Add1_add_cast &lt;= '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; Bit_Slice2_out1_2;
</span><span><a class="LN" name="1141"> 1141   </a>  Add1_out1_1 &lt;= resize(resize(Constant1_out1_5, 32) + Add1_add_cast, 8);
</span><span><a class="LN" name="1142"> 1142   </a>
</span><span><a class="LN" name="1143"> 1143   </a>  Add_add_cast_3 &lt;= signed(resize(Add1_out1_1, 32));
</span><span><a class="LN" name="1144"> 1144   </a>  Add_add_temp_1 &lt;= Add_add_cast_3 + resize(Delay18_out1, 32);
</span><span><a class="LN" name="1145"> 1145   </a>  Add_out1_3 &lt;= unsigned(Add_add_temp_1(7 <span class="KW">DOWNTO</span> 0));
</span><span><a class="LN" name="1146"> 1146   </a>
</span><span><a class="LN" name="1147"> 1147   </a>  Constant1_out1_6 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1148"> 1148   </a>
</span><span><a class="LN" name="1149"> 1149   </a>  
</span><span><a class="LN" name="1150"> 1150   </a>  Switch1_out1_4 &lt;= Add_out1_3 <span class="KW">WHEN</span> Compare_To_Constant_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1151"> 1151   </a>      Constant1_out1_6;
</span><span><a class="LN" name="1152"> 1152   </a>
</span><span><a class="LN" name="1153"> 1153   </a>  Constant4_out1_2 &lt;= to_unsigned(16#FF#, 8);
</span><span><a class="LN" name="1154"> 1154   </a>
</span><span><a class="LN" name="1155"> 1155   </a>  
</span><span><a class="LN" name="1156"> 1156   </a>  Switch4_out1 &lt;= Switch1_out1_4 <span class="KW">WHEN</span> Logical_Operator_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1157"> 1157   </a>      Constant4_out1_2;
</span><span><a class="LN" name="1158"> 1158   </a>
</span><span><a class="LN" name="1159"> 1159   </a>  
</span><span><a class="LN" name="1160"> 1160   </a>  Switch6_out1 &lt;= Constant6_out1 <span class="KW">WHEN</span> Relational_Operator_relop1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1161"> 1161   </a>      Switch4_out1;
</span><span><a class="LN" name="1162"> 1162   </a>
</span><span><a class="LN" name="1163"> 1163   </a>  Delay1_2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1164"> 1164   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1165"> 1165   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1166"> 1166   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1167"> 1167   </a>        Delay1_out1_2 &lt;= to_unsigned(16#00#, 8);
</span><span><a class="LN" name="1168"> 1168   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1169"> 1169   </a>        Delay1_out1_2 &lt;= Switch6_out1;
</span><span><a class="LN" name="1170"> 1170   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1171"> 1171   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1172"> 1172   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_2_process;
</span><span><a class="LN" name="1173"> 1173   </a>
</span><span><a class="LN" name="1174"> 1174   </a>
</span><span><a class="LN" name="1175"> 1175   </a>  Bit_Slice4_out1_2 &lt;= Switch_out1_4(22 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="1176"> 1176   </a>
</span><span><a class="LN" name="1177"> 1177   </a>  Bit_Shift_out1_1 &lt;= Bit_Slice4_out1_2 <span class="KW">srl</span> 1;
</span><span><a class="LN" name="1178"> 1178   </a>
</span><span><a class="LN" name="1179"> 1179   </a>  
</span><span><a class="LN" name="1180"> 1180   </a>  Switch1_out1_5 &lt;= Bit_Slice4_out1_2 <span class="KW">WHEN</span> Bit_Slice2_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1181"> 1181   </a>      Bit_Shift_out1_1;
</span><span><a class="LN" name="1182"> 1182   </a>
</span><span><a class="LN" name="1183"> 1183   </a>  Constant2_out1_2 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1184"> 1184   </a>
</span><span><a class="LN" name="1185"> 1185   </a>  
</span><span><a class="LN" name="1186"> 1186   </a>  Switch2_out1_3 &lt;= Switch1_out1_5 <span class="KW">WHEN</span> Compare_To_Constant_out1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1187"> 1187   </a>      Constant2_out1_2;
</span><span><a class="LN" name="1188"> 1188   </a>
</span><span><a class="LN" name="1189"> 1189   </a>  Constant5_out1_1 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1190"> 1190   </a>
</span><span><a class="LN" name="1191"> 1191   </a>  Bit_Set_out1 &lt;= Switch2_out1_3 <span class="KW">OR</span> to_unsigned(16#400000#, 23);
</span><span><a class="LN" name="1192"> 1192   </a>
</span><span><a class="LN" name="1193"> 1193   </a>  
</span><span><a class="LN" name="1194"> 1194   </a>  Switch7_out1 &lt;= Constant5_out1_1 <span class="KW">WHEN</span> Delay13_out1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1195"> 1195   </a>      Bit_Set_out1;
</span><span><a class="LN" name="1196"> 1196   </a>
</span><span><a class="LN" name="1197"> 1197   </a>  
</span><span><a class="LN" name="1198"> 1198   </a>  Switch5_out1 &lt;= Switch2_out1_3 <span class="KW">WHEN</span> Logical_Operator_out1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" name="1199"> 1199   </a>      Switch7_out1;
</span><span><a class="LN" name="1200"> 1200   </a>
</span><span><a class="LN" name="1201"> 1201   </a>  Delay2_3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" name="1202"> 1202   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" name="1203"> 1203   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1204"> 1204   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1205"> 1205   </a>        Delay2_out1_3 &lt;= to_unsigned(16#000000#, 23);
</span><span><a class="LN" name="1206"> 1206   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" name="1207"> 1207   </a>        Delay2_out1_3 &lt;= Switch5_out1;
</span><span><a class="LN" name="1208"> 1208   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1209"> 1209   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" name="1210"> 1210   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_3_process;
</span><span><a class="LN" name="1211"> 1211   </a>
</span><span><a class="LN" name="1212"> 1212   </a>
</span><span><a class="LN" name="1213"> 1213   </a>  <span class="CT">-- Combine FP sign, exponent, mantissa into 32 bit word</span>
</span><span><a class="LN" name="1214"> 1214   </a>  nfp_out_pack &lt;= Delay_out1 &amp; Delay1_out1_2 &amp; Delay2_out1_3;
</span><span><a class="LN" name="1215"> 1215   </a>
</span><span><a class="LN" name="1216"> 1216   </a>  nfp_out &lt;= std_logic_vector(nfp_out_pack);
</span><span><a class="LN" name="1217"> 1217   </a>
</span><span><a class="LN" name="1218"> 1218   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="1219"> 1219   </a>
</span><span><a class="LN" name="1220"> 1220   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>