// Seed: 2347802940
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_7;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wor   id_3,
    input  tri1  id_4
);
  supply1 id_6 = id_1 == |id_3;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6
  );
  wire id_8;
  or (id_0, id_3, id_2, id_1, id_6, id_7, id_4);
endmodule
