#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Aug 16 13:49:19 2020
# Process ID: 12332
# Current directory: C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9372 C:\Users\Simone Ruffini\VivadoProjects\NVMEF-FPGA\vivado\NVA_EMULATOR.xpr
# Log file: C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/vivado.log
# Journal file: C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.xpr}
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fsm_nv_reg_db_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode None [current_project]
set_property is_enabled true [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/top_level_testbench.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/intermittency_emulator_testbench.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/instant_pwr_calc_testbench.vhd}}]
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property is_enabled true [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.wcfg}}]
set_property is_enabled false [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.wcfg}}]
set_property is_enabled false [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/vol_arc_testbench.wcfg}}]
set_property is_enabled true [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.wcfg}}]
launch_simulation
open_wave_config {C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.wcfg}
source fsm_nv_reg_db_testbench.tcl
run 800 ns
restart
run 800 ns
save_wave_config {C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.wcfg}
close_sim
