--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml final_project_working.twx final_project_working.ncd -o
final_project_working.twr final_project_working.pcf -ucf final_constraints.ucf

Design file:              final_project_working.ncd
Physical constraint file: final_project_working.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clock_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2939 paths analyzed, 224 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.573ns.
--------------------------------------------------------------------------------

Paths for end point count_50M_0 (SLICE_X23Y76.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_50M_9 (FF)
  Destination:          count_50M_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.568ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.019 - 0.024)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_50M_9 to count_50M_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y80.YQ      Tcko                  0.587   count_50M<8>
                                                       count_50M_9
    SLICE_X21Y83.G1      net (fanout=2)        1.145   count_50M<9>
    SLICE_X21Y83.COUT    Topcyg                1.001   Mcompar_count_50M_cmp_lt0000_cy<1>
                                                       Mcompar_count_50M_cmp_lt0000_lut<1>
                                                       Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<3>
                                                       Mcompar_count_50M_cmp_lt0000_cy<2>
                                                       Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<5>
                                                       Mcompar_count_50M_cmp_lt0000_cy<4>
                                                       Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<7>
                                                       Mcompar_count_50M_cmp_lt0000_cy<6>
                                                       Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<9>
                                                       Mcompar_count_50M_cmp_lt0000_cy<8>
                                                       Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<11>
                                                       Mcompar_count_50M_cmp_lt0000_cy<10>
                                                       Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.XB      Tcinxb                0.404   Mcompar_count_50M_cmp_lt0000_cy<12>
                                                       Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.SR      net (fanout=17)       1.931   Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.CLK     Tsrck                 0.910   count_50M<0>
                                                       count_50M_0
    -------------------------------------------------  ---------------------------
    Total                                      6.568ns (3.492ns logic, 3.076ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_50M_7 (FF)
  Destination:          count_50M_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_50M_7 to count_50M_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y79.YQ      Tcko                  0.587   count_50M<6>
                                                       count_50M_7
    SLICE_X21Y83.G2      net (fanout=2)        1.013   count_50M<7>
    SLICE_X21Y83.COUT    Topcyg                1.001   Mcompar_count_50M_cmp_lt0000_cy<1>
                                                       Mcompar_count_50M_cmp_lt0000_lut<1>
                                                       Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<3>
                                                       Mcompar_count_50M_cmp_lt0000_cy<2>
                                                       Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<5>
                                                       Mcompar_count_50M_cmp_lt0000_cy<4>
                                                       Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<7>
                                                       Mcompar_count_50M_cmp_lt0000_cy<6>
                                                       Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<9>
                                                       Mcompar_count_50M_cmp_lt0000_cy<8>
                                                       Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<11>
                                                       Mcompar_count_50M_cmp_lt0000_cy<10>
                                                       Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.XB      Tcinxb                0.404   Mcompar_count_50M_cmp_lt0000_cy<12>
                                                       Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.SR      net (fanout=17)       1.931   Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.CLK     Tsrck                 0.910   count_50M<0>
                                                       count_50M_0
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (3.492ns logic, 2.944ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_50M_6 (FF)
  Destination:          count_50M_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_50M_6 to count_50M_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y79.XQ      Tcko                  0.591   count_50M<6>
                                                       count_50M_6
    SLICE_X21Y83.F3      net (fanout=2)        0.671   count_50M<6>
    SLICE_X21Y83.COUT    Topcyf                1.162   Mcompar_count_50M_cmp_lt0000_cy<1>
                                                       count_50M<6>_rt.1
                                                       Mcompar_count_50M_cmp_lt0000_cy<0>
                                                       Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<3>
                                                       Mcompar_count_50M_cmp_lt0000_cy<2>
                                                       Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<5>
                                                       Mcompar_count_50M_cmp_lt0000_cy<4>
                                                       Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<7>
                                                       Mcompar_count_50M_cmp_lt0000_cy<6>
                                                       Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<9>
                                                       Mcompar_count_50M_cmp_lt0000_cy<8>
                                                       Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<11>
                                                       Mcompar_count_50M_cmp_lt0000_cy<10>
                                                       Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.XB      Tcinxb                0.404   Mcompar_count_50M_cmp_lt0000_cy<12>
                                                       Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.SR      net (fanout=17)       1.931   Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.CLK     Tsrck                 0.910   count_50M<0>
                                                       count_50M_0
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (3.657ns logic, 2.602ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point count_50M_1 (SLICE_X23Y76.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_50M_9 (FF)
  Destination:          count_50M_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.568ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.019 - 0.024)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_50M_9 to count_50M_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y80.YQ      Tcko                  0.587   count_50M<8>
                                                       count_50M_9
    SLICE_X21Y83.G1      net (fanout=2)        1.145   count_50M<9>
    SLICE_X21Y83.COUT    Topcyg                1.001   Mcompar_count_50M_cmp_lt0000_cy<1>
                                                       Mcompar_count_50M_cmp_lt0000_lut<1>
                                                       Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<3>
                                                       Mcompar_count_50M_cmp_lt0000_cy<2>
                                                       Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<5>
                                                       Mcompar_count_50M_cmp_lt0000_cy<4>
                                                       Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<7>
                                                       Mcompar_count_50M_cmp_lt0000_cy<6>
                                                       Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<9>
                                                       Mcompar_count_50M_cmp_lt0000_cy<8>
                                                       Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<11>
                                                       Mcompar_count_50M_cmp_lt0000_cy<10>
                                                       Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.XB      Tcinxb                0.404   Mcompar_count_50M_cmp_lt0000_cy<12>
                                                       Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.SR      net (fanout=17)       1.931   Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.CLK     Tsrck                 0.910   count_50M<0>
                                                       count_50M_1
    -------------------------------------------------  ---------------------------
    Total                                      6.568ns (3.492ns logic, 3.076ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_50M_7 (FF)
  Destination:          count_50M_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_50M_7 to count_50M_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y79.YQ      Tcko                  0.587   count_50M<6>
                                                       count_50M_7
    SLICE_X21Y83.G2      net (fanout=2)        1.013   count_50M<7>
    SLICE_X21Y83.COUT    Topcyg                1.001   Mcompar_count_50M_cmp_lt0000_cy<1>
                                                       Mcompar_count_50M_cmp_lt0000_lut<1>
                                                       Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<3>
                                                       Mcompar_count_50M_cmp_lt0000_cy<2>
                                                       Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<5>
                                                       Mcompar_count_50M_cmp_lt0000_cy<4>
                                                       Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<7>
                                                       Mcompar_count_50M_cmp_lt0000_cy<6>
                                                       Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<9>
                                                       Mcompar_count_50M_cmp_lt0000_cy<8>
                                                       Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<11>
                                                       Mcompar_count_50M_cmp_lt0000_cy<10>
                                                       Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.XB      Tcinxb                0.404   Mcompar_count_50M_cmp_lt0000_cy<12>
                                                       Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.SR      net (fanout=17)       1.931   Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.CLK     Tsrck                 0.910   count_50M<0>
                                                       count_50M_1
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (3.492ns logic, 2.944ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_50M_6 (FF)
  Destination:          count_50M_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_50M_6 to count_50M_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y79.XQ      Tcko                  0.591   count_50M<6>
                                                       count_50M_6
    SLICE_X21Y83.F3      net (fanout=2)        0.671   count_50M<6>
    SLICE_X21Y83.COUT    Topcyf                1.162   Mcompar_count_50M_cmp_lt0000_cy<1>
                                                       count_50M<6>_rt.1
                                                       Mcompar_count_50M_cmp_lt0000_cy<0>
                                                       Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<3>
                                                       Mcompar_count_50M_cmp_lt0000_cy<2>
                                                       Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<5>
                                                       Mcompar_count_50M_cmp_lt0000_cy<4>
                                                       Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<7>
                                                       Mcompar_count_50M_cmp_lt0000_cy<6>
                                                       Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<9>
                                                       Mcompar_count_50M_cmp_lt0000_cy<8>
                                                       Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<11>
                                                       Mcompar_count_50M_cmp_lt0000_cy<10>
                                                       Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.XB      Tcinxb                0.404   Mcompar_count_50M_cmp_lt0000_cy<12>
                                                       Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.SR      net (fanout=17)       1.931   Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y76.CLK     Tsrck                 0.910   count_50M<0>
                                                       count_50M_1
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (3.657ns logic, 2.602ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point count_50M_2 (SLICE_X23Y77.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_50M_9 (FF)
  Destination:          count_50M_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.568ns (Levels of Logic = 7)
  Clock Path Skew:      -0.005ns (0.019 - 0.024)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_50M_9 to count_50M_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y80.YQ      Tcko                  0.587   count_50M<8>
                                                       count_50M_9
    SLICE_X21Y83.G1      net (fanout=2)        1.145   count_50M<9>
    SLICE_X21Y83.COUT    Topcyg                1.001   Mcompar_count_50M_cmp_lt0000_cy<1>
                                                       Mcompar_count_50M_cmp_lt0000_lut<1>
                                                       Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<3>
                                                       Mcompar_count_50M_cmp_lt0000_cy<2>
                                                       Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<5>
                                                       Mcompar_count_50M_cmp_lt0000_cy<4>
                                                       Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<7>
                                                       Mcompar_count_50M_cmp_lt0000_cy<6>
                                                       Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<9>
                                                       Mcompar_count_50M_cmp_lt0000_cy<8>
                                                       Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<11>
                                                       Mcompar_count_50M_cmp_lt0000_cy<10>
                                                       Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.XB      Tcinxb                0.404   Mcompar_count_50M_cmp_lt0000_cy<12>
                                                       Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y77.SR      net (fanout=17)       1.931   Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y77.CLK     Tsrck                 0.910   count_50M<2>
                                                       count_50M_2
    -------------------------------------------------  ---------------------------
    Total                                      6.568ns (3.492ns logic, 3.076ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_50M_7 (FF)
  Destination:          count_50M_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_50M_7 to count_50M_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y79.YQ      Tcko                  0.587   count_50M<6>
                                                       count_50M_7
    SLICE_X21Y83.G2      net (fanout=2)        1.013   count_50M<7>
    SLICE_X21Y83.COUT    Topcyg                1.001   Mcompar_count_50M_cmp_lt0000_cy<1>
                                                       Mcompar_count_50M_cmp_lt0000_lut<1>
                                                       Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<3>
                                                       Mcompar_count_50M_cmp_lt0000_cy<2>
                                                       Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<5>
                                                       Mcompar_count_50M_cmp_lt0000_cy<4>
                                                       Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<7>
                                                       Mcompar_count_50M_cmp_lt0000_cy<6>
                                                       Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<9>
                                                       Mcompar_count_50M_cmp_lt0000_cy<8>
                                                       Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<11>
                                                       Mcompar_count_50M_cmp_lt0000_cy<10>
                                                       Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.XB      Tcinxb                0.404   Mcompar_count_50M_cmp_lt0000_cy<12>
                                                       Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y77.SR      net (fanout=17)       1.931   Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y77.CLK     Tsrck                 0.910   count_50M<2>
                                                       count_50M_2
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (3.492ns logic, 2.944ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               count_50M_6 (FF)
  Destination:          count_50M_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.259ns (Levels of Logic = 7)
  Clock Path Skew:      -0.003ns (0.019 - 0.022)
  Source Clock:         clock_BUFGP rising at 0.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: count_50M_6 to count_50M_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y79.XQ      Tcko                  0.591   count_50M<6>
                                                       count_50M_6
    SLICE_X21Y83.F3      net (fanout=2)        0.671   count_50M<6>
    SLICE_X21Y83.COUT    Topcyf                1.162   Mcompar_count_50M_cmp_lt0000_cy<1>
                                                       count_50M<6>_rt.1
                                                       Mcompar_count_50M_cmp_lt0000_cy<0>
                                                       Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<1>
    SLICE_X21Y84.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<3>
                                                       Mcompar_count_50M_cmp_lt0000_cy<2>
                                                       Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<3>
    SLICE_X21Y85.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<5>
                                                       Mcompar_count_50M_cmp_lt0000_cy<4>
                                                       Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<5>
    SLICE_X21Y86.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<7>
                                                       Mcompar_count_50M_cmp_lt0000_cy<6>
                                                       Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<7>
    SLICE_X21Y87.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<9>
                                                       Mcompar_count_50M_cmp_lt0000_cy<8>
                                                       Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<9>
    SLICE_X21Y88.COUT    Tbyp                  0.118   Mcompar_count_50M_cmp_lt0000_cy<11>
                                                       Mcompar_count_50M_cmp_lt0000_cy<10>
                                                       Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.CIN     net (fanout=1)        0.000   Mcompar_count_50M_cmp_lt0000_cy<11>
    SLICE_X21Y89.XB      Tcinxb                0.404   Mcompar_count_50M_cmp_lt0000_cy<12>
                                                       Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y77.SR      net (fanout=17)       1.931   Mcompar_count_50M_cmp_lt0000_cy<12>
    SLICE_X23Y77.CLK     Tsrck                 0.910   count_50M<2>
                                                       count_50M_2
    -------------------------------------------------  ---------------------------
    Total                                      6.259ns (3.657ns logic, 2.602ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clock_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_0 (SLICE_X48Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_0 (FF)
  Destination:          clk_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_0 to clk_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y83.YQ      Tcko                  0.522   clk_0
                                                       clk_0
    SLICE_X48Y83.BY      net (fanout=24)       0.428   clk_0
    SLICE_X48Y83.CLK     Tckdi       (-Th)    -0.152   clk_0
                                                       clk_0
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.674ns logic, 0.428ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point clk_1 (SLICE_X22Y87.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_1 (FF)
  Destination:          clk_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: clk_1 to clk_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y87.YQ      Tcko                  0.522   clk_1
                                                       clk_1
    SLICE_X22Y87.BY      net (fanout=10)       0.597   clk_1
    SLICE_X22Y87.CLK     Tckdi       (-Th)    -0.152   clk_1
                                                       clk_1
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.674ns logic, 0.597ns route)
                                                       (53.0% logic, 47.0% route)

--------------------------------------------------------------------------------

Paths for end point count_50M_20 (SLICE_X23Y86.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_50M_20 (FF)
  Destination:          count_50M_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clock_BUFGP rising at 20.000ns
  Destination Clock:    clock_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: count_50M_20 to count_50M_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y86.XQ      Tcko                  0.473   count_50M<20>
                                                       count_50M_20
    SLICE_X23Y86.F4      net (fanout=2)        0.333   count_50M<20>
    SLICE_X23Y86.CLK     Tckf        (-Th)    -0.801   count_50M<20>
                                                       count_50M<20>_rt
                                                       Mcount_count_50M_xor<20>
                                                       count_50M_20
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clock_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: clk_0/CLK
  Logical resource: clk_0/CK
  Location pin: SLICE_X48Y83.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: clk_0/CLK
  Logical resource: clk_0/CK
  Location pin: SLICE_X48Y83.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: clk_0/CLK
  Logical resource: clk_0/CK
  Location pin: SLICE_X48Y83.CLK
  Clock network: clock_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.573|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2939 paths, 0 nets, and 234 connections

Design statistics:
   Minimum period:   6.573ns{1}   (Maximum frequency: 152.138MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 07 17:27:57 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



