{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697798388988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697798388989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 04:39:48 2023 " "Processing started: Fri Oct 20 04:39:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697798388989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697798388989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procesadorArm -c procesadorArm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off procesadorArm -c procesadorArm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697798388989 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697798389345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697798389345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegmw.sv 1 1 " "Found 1 design units, including 1 entities, in source file piperegmw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegMW " "Found entity 1: PipeRegMW" {  } { { "PipeRegMW.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegMW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegfd.sv 1 1 " "Found 1 design units, including 1 entities, in source file piperegfd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegFD " "Found entity 1: PipeRegFD" {  } { { "PipeRegFD.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegFD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegem.sv 1 1 " "Found 1 design units, including 1 entities, in source file piperegem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegEM " "Found entity 1: PipeRegEM" {  } { { "PipeRegEM.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegEM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piperegde.sv 1 1 " "Found 1 design units, including 1 entities, in source file piperegde.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PipeRegDE " "Found entity 1: PipeRegDE" {  } { { "PipeRegDE.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PipeRegDE.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/InstructionMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396747 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.sv(12) " "Verilog HDL information at RegisterFile.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RegisterFile.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697798396748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RegisterFile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/MainDecoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AluDecoder " "Found entity 1: AluDecoder" {  } { { "AluDecoder.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/AluDecoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/PCLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ConditionCheck.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionLogic " "Found entity 1: ConditionLogic" {  } { { "ConditionLogic.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ConditionLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ControlUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Extend.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396760 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "N n plus_n.sv(1) " "Verilog HDL Declaration information at plus_n.sv(1): object \"N\" differs only in case from object \"n\" in the same scope" {  } { { "plus_n.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/plus_n.sv" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697798396761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "plus_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file plus_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 plus_n " "Found entity 1: plus_n" {  } { { "plus_n.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/plus_n.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_32 " "Found entity 1: mux_2_to_1_32" {  } { { "mux_2_to_1_32.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/mux_2_to_1_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_to_1_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_4 " "Found entity 1: mux_2_to_1_4" {  } { { "mux_2_to_1_4.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/mux_2_to_1_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arith_alu.sv 10 10 " "Found 10 design units, including 10 entities, in source file arith_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arith_alu " "Found entity 1: arith_alu" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396769 ""} { "Info" "ISGN_ENTITY_NAME" "2 resultado " "Found entity 2: resultado" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396769 ""} { "Info" "ISGN_ENTITY_NAME" "3 n_bit_substractor " "Found entity 3: n_bit_substractor" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396769 ""} { "Info" "ISGN_ENTITY_NAME" "4 n_bit_adder " "Found entity 4: n_bit_adder" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396769 ""} { "Info" "ISGN_ENTITY_NAME" "5 n_bit_adder_sub " "Found entity 5: n_bit_adder_sub" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396769 ""} { "Info" "ISGN_ENTITY_NAME" "6 full_adder " "Found entity 6: full_adder" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396769 ""} { "Info" "ISGN_ENTITY_NAME" "7 n_bit_compare " "Found entity 7: n_bit_compare" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396769 ""} { "Info" "ISGN_ENTITY_NAME" "8 bit_compare " "Found entity 8: bit_compare" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396769 ""} { "Info" "ISGN_ENTITY_NAME" "9 shiftR_arith " "Found entity 9: shiftR_arith" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396769 ""} { "Info" "ISGN_ENTITY_NAME" "10 shift_a " "Found entity 10: shift_a" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_alu.sv 7 7 " "Found 7 design units, including 7 entities, in source file logic_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 logic_alu " "Found entity 1: logic_alu" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396775 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate " "Found entity 2: and_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396775 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_gate " "Found entity 3: or_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396775 ""} { "Info" "ISGN_ENTITY_NAME" "4 xor_gate " "Found entity 4: xor_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396775 ""} { "Info" "ISGN_ENTITY_NAME" "5 not_gate " "Found entity 5: not_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396775 ""} { "Info" "ISGN_ENTITY_NAME" "6 shiftR_gate " "Found entity 6: shiftR_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396775 ""} { "Info" "ISGN_ENTITY_NAME" "7 shiftL_gate " "Found entity 7: shiftL_gate" {  } { { "logic_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file pcregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pcRegister " "Found entity 1: pcRegister" {  } { { "pcRegister.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/pcRegister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396778 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "extImmE ExtImmE cpu.sv(15) " "Verilog HDL Declaration information at cpu.sv(15): object \"extImmE\" differs only in case from object \"ExtImmE\" in the same scope" {  } { { "cpu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697798396780 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "aluResultW ALUResultW cpu.sv(15) " "Verilog HDL Declaration information at cpu.sv(15): object \"aluResultW\" differs only in case from object \"ALUResultW\" in the same scope" {  } { { "cpu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1697798396780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3_to_1_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3_to_1_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3_to_1_32 " "Found entity 1: mux_3_to_1_32" {  } { { "mux_3_to_1_32.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/mux_3_to_1_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ChipSet " "Found entity 1: ChipSet" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesador.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "procesador.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadorarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesadorarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 procesadorArm " "Found entity 1: procesadorArm" {  } { { "procesadorArm.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesadorArm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorclock.sv 1 1 " "Found 1 design units, including 1 entities, in source file divisorclock.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divisorClock " "Found entity 1: divisorClock" {  } { { "divisorClock.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/divisorClock.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorvga.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorvga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controladorVGA " "Found entity 1: controladorVGA" {  } { { "controladorVGA.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/controladorVGA.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "videocontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file videocontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 videocontroller " "Found entity 1: videocontroller" {  } { { "videocontroller.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/videocontroller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorxy.sv 1 1 " "Found 1 design units, including 1 entities, in source file contadorxy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 contadorXY " "Found entity 1: contadorXY" {  } { { "contadorXY.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/contadorXY.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_TB " "Found entity 1: instruction_TB" {  } { { "instruction_TB.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/instruction_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_tb " "Found entity 1: program_tb" {  } { { "program_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/program_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file rom_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rom_TB " "Found entity 1: rom_TB" {  } { { "rom_TB.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/rom_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_TB " "Found entity 1: ram_TB" {  } { { "ram_TB.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ram_TB.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_final_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_final_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_final_tb " "Found entity 1: program_final_tb" {  } { { "program_final_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/program_final_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_tb " "Found entity 1: register_tb" {  } { { "register_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396810 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "adder_alu.sv(11) " "Verilog HDL information at adder_alu.sv(11): always construct contains both blocking and non-blocking assignments" {  } { { "adder_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/adder_alu.sv" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1697798396811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/adder_alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplyunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file multiplyunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 multiplyUnit " "Found entity 1: multiplyUnit" {  } { { "multiplyUnit.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/multiplyUnit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file divunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 divUnit " "Found entity 1: divUnit" {  } { { "divUnit.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/divUnit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drommemory.v 1 1 " "Found 1 design units, including 1 entities, in source file drommemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DROMMemory " "Found entity 1: DROMMemory" {  } { { "DROMMemory.v" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROMMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file instregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instRegister " "Found entity 1: instRegister" {  } { { "instRegister.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/instRegister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonregister.sv 1 1 " "Found 1 design units, including 1 entities, in source file commonregister.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Commonregister " "Found entity 1: Commonregister" {  } { { "Commonregister.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Commonregister.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "commonregister_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file commonregister_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Commonregister_4 " "Found entity 1: Commonregister_4" {  } { { "Commonregister_4.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Commonregister_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_TB " "Found entity 1: alu_TB" {  } { { "alu_TB.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu_TB.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drammemory.v 1 1 " "Found 1 design units, including 1 entities, in source file drammemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAMMemory " "Found entity 1: DRAMMemory" {  } { { "DRAMMemory.v" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drammemoryard.v 1 1 " "Found 1 design units, including 1 entities, in source file drammemoryard.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAMMemoryArd " "Found entity 1: DRAMMemoryArd" {  } { { "DRAMMemoryArd.v" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemoryArd.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerarduino.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerarduino.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterArduino " "Found entity 1: RegisterArduino" {  } { { "RegisterArduino.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RegisterArduino.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduinoadd_p1.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduinoadd_p1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArduinoAdd_p1 " "Found entity 1: ArduinoAdd_p1" {  } { { "ArduinoAdd_p1.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ArduinoAdd_p1.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arduinologic.sv 1 1 " "Found 1 design units, including 1 entities, in source file arduinologic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ArduinoLogic " "Found entity 1: ArduinoLogic" {  } { { "ArduinoLogic.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ArduinoLogic.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ard_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_ard_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_ARD_tb " "Found entity 1: RAM_ARD_tb" {  } { { "RAM_ARD_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RAM_ARD_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writetomif.sv 1 1 " "Found 1 design units, including 1 entities, in source file writetomif.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WriteToMIF " "Found entity 1: WriteToMIF" {  } { { "WriteToMIF.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/WriteToMIF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_inc_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_inc_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_INC_tb " "Found entity 1: RAM_INC_tb" {  } { { "RAM_INC_tb.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/RAM_INC_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798396839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798396839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "aluFlags ControlUnit.sv(18) " "Verilog HDL Implicit Net warning at ControlUnit.sv(18): created implicit net for \"aluFlags\"" {  } { { "ControlUnit.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ControlUnit.sv" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697798396839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_and alu.sv(17) " "Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for \"r_and\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697798396839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_or alu.sv(17) " "Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for \"r_or\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697798396839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_xor alu.sv(17) " "Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for \"r_xor\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697798396839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_shiftR alu.sv(17) " "Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for \"r_shiftR\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697798396839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_shiftL alu.sv(17) " "Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for \"r_shiftL\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697798396839 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "r_not alu.sv(17) " "Verilog HDL Implicit Net warning at alu.sv(17): created implicit net for \"r_not\"" {  } { { "alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1697798396840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "procesadorArm " "Elaborating entity \"procesadorArm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697798396921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador procesador:PR " "Elaborating entity \"procesador\" for hierarchy \"procesador:PR\"" {  } { { "procesadorArm.sv" "PR" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesadorArm.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798396922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcRegister procesador:PR\|pcRegister:P0 " "Elaborating entity \"pcRegister\" for hierarchy \"procesador:PR\|pcRegister:P0\"" {  } { { "procesador.sv" "P0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798396924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory procesador:PR\|InstructionMemory:IM " "Elaborating entity \"InstructionMemory\" for hierarchy \"procesador:PR\|InstructionMemory:IM\"" {  } { { "procesador.sv" "IM" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798396925 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "40 0 4000 InstructionMemory.sv(8) " "Verilog HDL warning at InstructionMemory.sv(8): number of words (40) in memory file does not match the number of elements in the address range \[0:4000\]" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/InstructionMemory.sv" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1697798396939 "|procesadorArm|procesador:PR|InstructionMemory:IM"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "rom InstructionMemory.sv(8) " "Verilog HDL warning at InstructionMemory.sv(8): initial value for variable rom should be constant" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/InstructionMemory.sv" 8 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1697798396939 "|procesadorArm|procesador:PR|InstructionMemory:IM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom 0 InstructionMemory.sv(5) " "Net \"rom\" at InstructionMemory.sv(5) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionMemory.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/InstructionMemory.sv" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1697798397039 "|procesadorArm|procesador:PR|InstructionMemory:IM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegFD procesador:PR\|PipeRegFD:regFD " "Elaborating entity \"PipeRegFD\" for hierarchy \"procesador:PR\|PipeRegFD:regFD\"" {  } { { "procesador.sv" "regFD" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu procesador:PR\|cpu:CPU " "Elaborating entity \"cpu\" for hierarchy \"procesador:PR\|cpu:CPU\"" {  } { { "procesador.sv" "CPU" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder procesador:PR\|cpu:CPU\|Decoder:D0 " "Elaborating entity \"Decoder\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\"" {  } { { "cpu.sv" "D0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder procesador:PR\|cpu:CPU\|Decoder:D0\|MainDecoder:M0 " "Elaborating entity \"MainDecoder\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\|MainDecoder:M0\"" {  } { { "Decoder.sv" "M0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Decoder.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLogic procesador:PR\|cpu:CPU\|Decoder:D0\|PCLogic:L0 " "Elaborating entity \"PCLogic\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\|PCLogic:L0\"" {  } { { "Decoder.sv" "L0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Decoder.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluDecoder procesador:PR\|cpu:CPU\|Decoder:D0\|AluDecoder:A0 " "Elaborating entity \"AluDecoder\" for hierarchy \"procesador:PR\|cpu:CPU\|Decoder:D0\|AluDecoder:A0\"" {  } { { "Decoder.sv" "A0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/Decoder.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegDE procesador:PR\|cpu:CPU\|PipeRegDE:regDE " "Elaborating entity \"PipeRegDE\" for hierarchy \"procesador:PR\|cpu:CPU\|PipeRegDE:regDE\"" {  } { { "cpu.sv" "regDE" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionLogic procesador:PR\|cpu:CPU\|ConditionLogic:C1 " "Elaborating entity \"ConditionLogic\" for hierarchy \"procesador:PR\|cpu:CPU\|ConditionLogic:C1\"" {  } { { "cpu.sv" "C1" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck procesador:PR\|cpu:CPU\|ConditionLogic:C1\|ConditionCheck:H0 " "Elaborating entity \"ConditionCheck\" for hierarchy \"procesador:PR\|cpu:CPU\|ConditionLogic:C1\|ConditionCheck:H0\"" {  } { { "ConditionLogic.sv" "H0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ConditionLogic.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegEM procesador:PR\|cpu:CPU\|PipeRegEM:regEM " "Elaborating entity \"PipeRegEM\" for hierarchy \"procesador:PR\|cpu:CPU\|PipeRegEM:regEM\"" {  } { { "cpu.sv" "regEM" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeRegMW procesador:PR\|cpu:CPU\|PipeRegMW:regMW " "Elaborating entity \"PipeRegMW\" for hierarchy \"procesador:PR\|cpu:CPU\|PipeRegMW:regMW\"" {  } { { "cpu.sv" "regMW" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_4 procesador:PR\|cpu:CPU\|mux_2_to_1_4:M0 " "Elaborating entity \"mux_2_to_1_4\" for hierarchy \"procesador:PR\|cpu:CPU\|mux_2_to_1_4:M0\"" {  } { { "cpu.sv" "M0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plus_n procesador:PR\|cpu:CPU\|plus_n:P4 " "Elaborating entity \"plus_n\" for hierarchy \"procesador:PR\|cpu:CPU\|plus_n:P4\"" {  } { { "cpu.sv" "P4" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile procesador:PR\|cpu:CPU\|RegisterFile:R0 " "Elaborating entity \"RegisterFile\" for hierarchy \"procesador:PR\|cpu:CPU\|RegisterFile:R0\"" {  } { { "cpu.sv" "R0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend procesador:PR\|cpu:CPU\|Extend:E0 " "Elaborating entity \"Extend\" for hierarchy \"procesador:PR\|cpu:CPU\|Extend:E0\"" {  } { { "cpu.sv" "E0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_32 procesador:PR\|cpu:CPU\|mux_2_to_1_32:M2 " "Elaborating entity \"mux_2_to_1_32\" for hierarchy \"procesador:PR\|cpu:CPU\|mux_2_to_1_32:M2\"" {  } { { "cpu.sv" "M2" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu procesador:PR\|cpu:CPU\|alu:A0 " "Elaborating entity \"alu\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\"" {  } { { "cpu.sv" "A0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/cpu.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_alu procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU " "Elaborating entity \"logic_alu\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\"" {  } { { "alu.sv" "LU" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|and_gate:u1 " "Elaborating entity \"and_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|and_gate:u1\"" {  } { { "logic_alu.sv" "u1" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|or_gate:u2 " "Elaborating entity \"or_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|or_gate:u2\"" {  } { { "logic_alu.sv" "u2" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|xor_gate:u3 " "Elaborating entity \"xor_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|xor_gate:u3\"" {  } { { "logic_alu.sv" "u3" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftR_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftR_gate:u4 " "Elaborating entity \"shiftR_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftR_gate:u4\"" {  } { { "logic_alu.sv" "u4" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftL_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftL_gate:u5 " "Elaborating entity \"shiftL_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|shiftL_gate:u5\"" {  } { { "logic_alu.sv" "u5" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|not_gate:u6 " "Elaborating entity \"not_gate\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|logic_alu:LU\|not_gate:u6\"" {  } { { "logic_alu.sv" "u6" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/logic_alu.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith_alu procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS " "Elaborating entity \"arith_alu\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\"" {  } { { "alu.sv" "AUS" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397181 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "answerp arith_alu.sv(35) " "Verilog HDL Always Construct warning at arith_alu.sv(35): inferring latch(es) for variable \"answerp\", which holds its previous value in one or more paths through the always construct" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cout_a arith_alu.sv(35) " "Verilog HDL Always Construct warning at arith_alu.sv(35): inferring latch(es) for variable \"cout_a\", which holds its previous value in one or more paths through the always construct" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "neg_a arith_alu.sv(35) " "Verilog HDL Always Construct warning at arith_alu.sv(35): inferring latch(es) for variable \"neg_a\", which holds its previous value in one or more paths through the always construct" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "neg_a arith_alu.sv(38) " "Inferred latch for \"neg_a\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cout_a arith_alu.sv(38) " "Inferred latch for \"cout_a\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[0\] arith_alu.sv(38) " "Inferred latch for \"answerp\[0\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[1\] arith_alu.sv(38) " "Inferred latch for \"answerp\[1\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[2\] arith_alu.sv(38) " "Inferred latch for \"answerp\[2\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[3\] arith_alu.sv(38) " "Inferred latch for \"answerp\[3\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[4\] arith_alu.sv(38) " "Inferred latch for \"answerp\[4\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[5\] arith_alu.sv(38) " "Inferred latch for \"answerp\[5\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[6\] arith_alu.sv(38) " "Inferred latch for \"answerp\[6\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[7\] arith_alu.sv(38) " "Inferred latch for \"answerp\[7\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[8\] arith_alu.sv(38) " "Inferred latch for \"answerp\[8\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[9\] arith_alu.sv(38) " "Inferred latch for \"answerp\[9\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[10\] arith_alu.sv(38) " "Inferred latch for \"answerp\[10\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[11\] arith_alu.sv(38) " "Inferred latch for \"answerp\[11\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[12\] arith_alu.sv(38) " "Inferred latch for \"answerp\[12\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[13\] arith_alu.sv(38) " "Inferred latch for \"answerp\[13\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[14\] arith_alu.sv(38) " "Inferred latch for \"answerp\[14\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[15\] arith_alu.sv(38) " "Inferred latch for \"answerp\[15\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[16\] arith_alu.sv(38) " "Inferred latch for \"answerp\[16\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[17\] arith_alu.sv(38) " "Inferred latch for \"answerp\[17\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[18\] arith_alu.sv(38) " "Inferred latch for \"answerp\[18\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[19\] arith_alu.sv(38) " "Inferred latch for \"answerp\[19\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[20\] arith_alu.sv(38) " "Inferred latch for \"answerp\[20\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[21\] arith_alu.sv(38) " "Inferred latch for \"answerp\[21\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[22\] arith_alu.sv(38) " "Inferred latch for \"answerp\[22\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[23\] arith_alu.sv(38) " "Inferred latch for \"answerp\[23\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[24\] arith_alu.sv(38) " "Inferred latch for \"answerp\[24\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[25\] arith_alu.sv(38) " "Inferred latch for \"answerp\[25\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[26\] arith_alu.sv(38) " "Inferred latch for \"answerp\[26\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[27\] arith_alu.sv(38) " "Inferred latch for \"answerp\[27\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[28\] arith_alu.sv(38) " "Inferred latch for \"answerp\[28\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[29\] arith_alu.sv(38) " "Inferred latch for \"answerp\[29\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[30\] arith_alu.sv(38) " "Inferred latch for \"answerp\[30\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "answerp\[31\] arith_alu.sv(38) " "Inferred latch for \"answerp\[31\]\" at arith_alu.sv(38)" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397182 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0 " "Elaborating entity \"n_bit_adder\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0\"" {  } { { "arith_alu.sv" "U0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_adder_sub procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0 " "Elaborating entity \"n_bit_adder_sub\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0\"" {  } { { "arith_alu.sv" "U0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0\|full_adder:generate_N_bit_Adder\[0\].f " "Elaborating entity \"full_adder\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_adder:U0\|n_bit_adder_sub:U0\|full_adder:generate_N_bit_Adder\[0\].f\"" {  } { { "arith_alu.sv" "generate_N_bit_Adder\[0\].f" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_substractor procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_substractor:U1 " "Elaborating entity \"n_bit_substractor\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_substractor:U1\"" {  } { { "arith_alu.sv" "U1" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397197 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "eq arith_alu.sv(99) " "Verilog HDL or VHDL warning at arith_alu.sv(99): object \"eq\" assigned a value but never read" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697798397198 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gr arith_alu.sv(99) " "Verilog HDL or VHDL warning at arith_alu.sv(99): object \"gr\" assigned a value but never read" {  } { { "arith_alu.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1697798397198 "|procesadorArm|procesador:PR|cpu:CPU|alu:A0|arith_alu:AUS|n_bit_substractor:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_bit_compare procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_substractor:U1\|n_bit_compare:U0 " "Elaborating entity \"n_bit_compare\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|n_bit_substractor:U1\|n_bit_compare:U0\"" {  } { { "arith_alu.sv" "U0" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "resultado procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|resultado:U2 " "Elaborating entity \"resultado\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|resultado:U2\"" {  } { { "arith_alu.sv" "U2" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftR_arith procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|shiftR_arith:U3 " "Elaborating entity \"shiftR_arith\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|arith_alu:AUS\|shiftR_arith:U3\"" {  } { { "arith_alu.sv" "U3" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/arith_alu.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplyUnit procesador:PR\|cpu:CPU\|alu:A0\|multiplyUnit:MUL " "Elaborating entity \"multiplyUnit\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|multiplyUnit:MUL\"" {  } { { "alu.sv" "MUL" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divUnit procesador:PR\|cpu:CPU\|alu:A0\|divUnit:DIV " "Elaborating entity \"divUnit\" for hierarchy \"procesador:PR\|cpu:CPU\|alu:A0\|divUnit:DIV\"" {  } { { "alu.sv" "DIV" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/alu.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ChipSet procesador:PR\|ChipSet:CS " "Elaborating entity \"ChipSet\" for hierarchy \"procesador:PR\|ChipSet:CS\"" {  } { { "procesador.sv" "CS" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397245 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 ChipSet.sv(11) " "Verilog HDL assignment warning at ChipSet.sv(11): truncated value with size 21 to match size of target (16)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 16 ChipSet.sv(16) " "Verilog HDL assignment warning at ChipSet.sv(16): truncated value with size 21 to match size of target (16)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "select ChipSet.sv(8) " "Verilog HDL Always Construct warning at ChipSet.sv(8): inferring latch(es) for variable \"select\", which holds its previous value in one or more paths through the always construct" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_assign ChipSet.sv(8) " "Verilog HDL Always Construct warning at ChipSet.sv(8): inferring latch(es) for variable \"addr_assign\", which holds its previous value in one or more paths through the always construct" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[0\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[0\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[1\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[1\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[2\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[2\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[3\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[3\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[4\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[4\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[5\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[5\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[6\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[6\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[7\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[7\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[8\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[8\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[9\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[9\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[10\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[10\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[11\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[11\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[12\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[12\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397245 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[13\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[13\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397246 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[14\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[14\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397246 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_assign\[15\] ChipSet.sv(8) " "Inferred latch for \"addr_assign\[15\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397246 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[0\] ChipSet.sv(8) " "Inferred latch for \"select\[0\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397246 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "select\[1\] ChipSet.sv(8) " "Inferred latch for \"select\[1\]\" at ChipSet.sv(8)" {  } { { "ChipSet.sv" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/ChipSet.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697798397246 "|procesadorArm|procesador:PR|ChipSet:CS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3_to_1_32 procesador:PR\|mux_3_to_1_32:MUX " "Elaborating entity \"mux_3_to_1_32\" for hierarchy \"procesador:PR\|mux_3_to_1_32:MUX\"" {  } { { "procesador.sv" "MUX" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DROMMemory procesador:PR\|DROMMemory:DROM " "Elaborating entity \"DROMMemory\" for hierarchy \"procesador:PR\|DROMMemory:DROM\"" {  } { { "procesador.sv" "DROM" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component\"" {  } { { "DROMMemory.v" "altsyncram_component" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROMMemory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component\"" {  } { { "DROMMemory.v" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROMMemory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a CLEAR0 " "Parameter \"address_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DROM.mif " "Parameter \"init_file\" = \"DROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397286 ""}  } { { "DROMMemory.v" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DROMMemory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1697798397286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ole1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ole1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ole1 " "Found entity 1: altsyncram_ole1" {  } { { "db/altsyncram_ole1.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_ole1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798397362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798397362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ole1 procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component\|altsyncram_ole1:auto_generated " "Elaborating entity \"altsyncram_ole1\" for hierarchy \"procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component\|altsyncram_ole1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798397405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798397405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component\|altsyncram_ole1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component\|altsyncram_ole1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_ole1.tdf" "rden_decode" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_ole1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798397448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798397448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component\|altsyncram_ole1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"procesador:PR\|DROMMemory:DROM\|altsyncram:altsyncram_component\|altsyncram_ole1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_ole1.tdf" "mux2" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_ole1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DRAMMemoryArd procesador:PR\|DRAMMemoryArd:DRAM " "Elaborating entity \"DRAMMemoryArd\" for hierarchy \"procesador:PR\|DRAMMemoryArd:DRAM\"" {  } { { "procesador.sv" "DRAM" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\"" {  } { { "DRAMMemoryArd.v" "altsyncram_component" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemoryArd.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397466 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\"" {  } { { "DRAMMemoryArd.v" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemoryArd.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file DRAMArduino.mif " "Parameter \"init_file\" = \"DRAMArduino.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 819200 " "Parameter \"numwords_a\" = \"819200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 819200 " "Parameter \"numwords_b\" = \"819200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 20 " "Parameter \"widthad_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 20 " "Parameter \"widthad_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397468 ""}  } { { "DRAMMemoryArd.v" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/DRAMMemoryArd.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1697798397468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_acr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_acr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_acr2 " "Found entity 1: altsyncram_acr2" {  } { { "db/altsyncram_acr2.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_acr2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798397857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798397857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_acr2 procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\|altsyncram_acr2:auto_generated " "Elaborating entity \"altsyncram_acr2\" for hierarchy \"procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\|altsyncram_acr2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartuslite/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aoa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aoa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aoa " "Found entity 1: decode_aoa" {  } { { "db/decode_aoa.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/decode_aoa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798397950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798397950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aoa procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\|altsyncram_acr2:auto_generated\|decode_aoa:decode2 " "Elaborating entity \"decode_aoa\" for hierarchy \"procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\|altsyncram_acr2:auto_generated\|decode_aoa:decode2\"" {  } { { "db/altsyncram_acr2.tdf" "decode2" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_acr2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_34a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_34a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_34a " "Found entity 1: decode_34a" {  } { { "db/decode_34a.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/decode_34a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798397995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798397995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_34a procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\|altsyncram_acr2:auto_generated\|decode_34a:rden_decode_a " "Elaborating entity \"decode_34a\" for hierarchy \"procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\|altsyncram_acr2:auto_generated\|decode_34a:rden_decode_a\"" {  } { { "db/altsyncram_acr2.tdf" "rden_decode_a" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_acr2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798397996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9kb " "Found entity 1: mux_9kb" {  } { { "db/mux_9kb.tdf" "" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/mux_9kb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697798398073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697798398073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9kb procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\|altsyncram_acr2:auto_generated\|mux_9kb:mux4 " "Elaborating entity \"mux_9kb\" for hierarchy \"procesador:PR\|DRAMMemoryArd:DRAM\|altsyncram:altsyncram_component\|altsyncram_acr2:auto_generated\|mux_9kb:mux4\"" {  } { { "db/altsyncram_acr2.tdf" "mux4" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/db/altsyncram_acr2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1697798398074 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[31\] " "Net \"procesador:PR\|dataRead\[31\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[31\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[30\] " "Net \"procesador:PR\|dataRead\[30\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[30\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[29\] " "Net \"procesador:PR\|dataRead\[29\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[29\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[28\] " "Net \"procesador:PR\|dataRead\[28\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[28\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[27\] " "Net \"procesador:PR\|dataRead\[27\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[27\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[26\] " "Net \"procesador:PR\|dataRead\[26\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[26\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[25\] " "Net \"procesador:PR\|dataRead\[25\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[25\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[24\] " "Net \"procesador:PR\|dataRead\[24\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[24\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[23\] " "Net \"procesador:PR\|dataRead\[23\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[23\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[22\] " "Net \"procesador:PR\|dataRead\[22\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[22\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[21\] " "Net \"procesador:PR\|dataRead\[21\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[21\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[20\] " "Net \"procesador:PR\|dataRead\[20\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[20\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[19\] " "Net \"procesador:PR\|dataRead\[19\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[19\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[18\] " "Net \"procesador:PR\|dataRead\[18\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[18\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[17\] " "Net \"procesador:PR\|dataRead\[17\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[17\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[16\] " "Net \"procesador:PR\|dataRead\[16\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[16\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[15\] " "Net \"procesador:PR\|dataRead\[15\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[15\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[14\] " "Net \"procesador:PR\|dataRead\[14\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[14\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[13\] " "Net \"procesador:PR\|dataRead\[13\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[13\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[12\] " "Net \"procesador:PR\|dataRead\[12\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[12\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[11\] " "Net \"procesador:PR\|dataRead\[11\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[11\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[10\] " "Net \"procesador:PR\|dataRead\[10\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[10\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[9\] " "Net \"procesador:PR\|dataRead\[9\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[9\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|dataRead\[8\] " "Net \"procesador:PR\|dataRead\[8\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "dataRead\[8\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[31\] " "Net \"procesador:PR\|i1\[31\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[31\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[30\] " "Net \"procesador:PR\|i1\[30\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[30\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[29\] " "Net \"procesador:PR\|i1\[29\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[29\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[28\] " "Net \"procesador:PR\|i1\[28\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[28\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[27\] " "Net \"procesador:PR\|i1\[27\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[27\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[26\] " "Net \"procesador:PR\|i1\[26\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[26\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[25\] " "Net \"procesador:PR\|i1\[25\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[25\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[24\] " "Net \"procesador:PR\|i1\[24\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[24\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[23\] " "Net \"procesador:PR\|i1\[23\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[23\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[22\] " "Net \"procesador:PR\|i1\[22\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[22\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[21\] " "Net \"procesador:PR\|i1\[21\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[21\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[20\] " "Net \"procesador:PR\|i1\[20\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[20\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[19\] " "Net \"procesador:PR\|i1\[19\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[19\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[18\] " "Net \"procesador:PR\|i1\[18\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[18\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[17\] " "Net \"procesador:PR\|i1\[17\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[17\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "procesador:PR\|i1\[16\] " "Net \"procesador:PR\|i1\[16\]\" is missing source, defaulting to GND" {  } { { "procesador.sv" "i1\[16\]" { Text "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/procesador.sv" 14 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1697798398652 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1697798398959 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/output_files/procesadorArm.map.smsg " "Generated suppressed messages file C:/Users/INTEL/Documents/GitHub/jretana_computer_architecture_1_2023_s2/ProyectoGrupal1/proyecto1/output_files/procesadorArm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1697798399058 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4956 " "Peak virtual memory: 4956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697798399084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 04:39:59 2023 " "Processing ended: Fri Oct 20 04:39:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697798399084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697798399084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697798399084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697798399084 ""}
