

struct h6309_opcode table[] = {
/*
	MNE     CLASS   BASE    CYCLES  CPUCLASS
 */
	{"abx",  INH,    58,     3,	CPU_M6809,	_inh},
	{"adca", GEN,    137,	2,	CPU_M6809,	_gen},
	{"adcb", GEN,    201,	2,	CPU_M6809,	_gen},
	{"adcd", P2GEN,	0x89,	5,	CPU_H6309,	_p2gen},
	{"adcr", P2RTOR,0x31,	4,	CPU_H6309,	_p2rtor},
	{"adda", GEN,    139,    2,	CPU_M6809,	_gen},
	{"addb", GEN,    203,	2,	CPU_M6809,	_gen},
	{"addd", LONGIMM,195,    4,	CPU_M6809,	_longimm},
	{"adde", P3GEN,	139,    3,	CPU_H6309,	_p3gen8},
	{"addf", P3GEN,	203,	3,	CPU_H6309,	_p3gen8},
	{"addr", P2RTOR,0x30,	4,	CPU_H6309,	_p2rtor},
	{"addw", P2GEN,	0x8B,	3,	CPU_H6309,	_p2gen},
	{"aim",	GEN,	0x02,	7,	CPU_H6309,	_imgen},
	{"anda", GEN,    132,	2,	CPU_M6809,	_gen},	
	{"andb", GEN,    196,	2,	CPU_M6809,	_gen},
	{"andcc",IMM,    28,     3,	CPU_M6809,	_imm},
	{"andd", P2GEN,	0x84,	7,	CPU_H6309,	_p2gen},
	{"andr", P2RTOR,0x34,	4,	CPU_H6309,	_p2rtor},
	{"asl",  GRP2,   8,	4,	CPU_M6809,	_grp2},
	{"asla", INH,    72,	2,	CPU_M6809,	_inh},
	{"aslb", INH,    88,	2,	CPU_M6809,	_inh},
	{"asld", INH,    0x48,	2,	CPU_H6309,	_p2inh},
	{"asr",  GRP2,   7,	4,	CPU_M6809,	_grp2},
	{"asra", INH,    71,	2,	CPU_M6809,	_inh},
	{"asrb", INH,    87,	2,	CPU_M6809,	_inh},
	{"asrd", P2INH,	0x47,	2,	CPU_H6309,	_p2inh},
	{"band", P3GEN,  0x30,	3,	CPU_H6309,	_bitgen},
	{"bcc",  REL,    36,	3,	CPU_M6809,	_rel},
	{"bcs",  REL,    37,	3,	CPU_M6809,	_rel},
	{"beor", P3GEN,  0x34,	3,	CPU_H6309,	_bitgen},
	{"beq",  REL,    39,	3,	CPU_M6809,	_rel},
	{"bge",  REL,    44,	3,	CPU_M6809,	_rel},
	{"bgt",  REL,    46,	3,	CPU_M6809,	_rel},
	{"bhi",  REL,    34,	3,	CPU_M6809,	_rel},
	{"bhs",  REL,    36,	3,	CPU_M6809,	_rel},
	{"biand", P3GEN,  0x31,	3,	CPU_H6309,	_bitgen},
	{"bieor", P3GEN,  0x35,	3,	CPU_H6309,	_bitgen},
	{"bior", P3GEN,  0x33,	3,	CPU_H6309,	_bitgen},
	{"bita", GEN,    133,	2,	CPU_M6809,	_gen},
	{"bitb", GEN,    197,	2,	CPU_M6809,	_gen},
	{"bitd", P2GEN,	0x85,	2,	CPU_H6309,	_p2gen},
	{"bitmd", P3IMM,0x3c,	3,	CPU_H6309,	_p3imm},
	{"ble",  REL,    47,	3,	CPU_M6809,	_rel},
	{"blo",  REL,    37,	3,	CPU_M6809,	_rel},
	{"bls",  REL,    35,	3,	CPU_M6809,	_rel},
	{"blt",  REL,    45,	3,	CPU_M6809,	_rel},
	{"bmi",  REL,    43,	3,	CPU_M6809,	_rel},
	{"bne",  REL,    38,	3,	CPU_M6809,	_rel},
	{"bor",  P3GEN,  0x32,	3,	CPU_H6309,	_bitgen},
	{"bpl",  REL,    42,	3,	CPU_M6809,	_rel},
	{"bra",  REL,    32,	3,	CPU_M6809,	_rel},
	{"brn",  REL,    33,	3,	CPU_M6809,	_rel},
	{"bsr",  REL,    141,    7,	CPU_M6809,	_rel},
	{"bvc",  REL,    40,	3,	CPU_M6809,	_rel},
	{"bvs",  REL,    41,	3,	CPU_M6809,	_rel},
	{"clr",  GRP2,   15,	4,	CPU_M6809,	_grp2},
	{"clra", INH,    79,	2,	CPU_M6809,	_inh},
	{"clrb", INH,    95,	2,	CPU_M6809,	_inh},
	{"clrd", P2INH,	0x4f,	2,	CPU_H6309,	_p2inh},
	{"clre", P3INH,	0x4f,	2,	CPU_H6309,	_p3inh},
	{"clrf", P3INH,	0x5f,	2,	CPU_H6309,	_p3inh},
	{"clrw", P2INH,	0x5f,	2,	CPU_H6309,	_p2inh},
	{"cmpa", GEN,    129,	2,	CPU_M6809,	_gen},
	{"cmpb", GEN,    193,	2,	CPU_M6809,	_gen},
	{"cmpd", P2GEN,  131,    5,	CPU_M6809,	_p2gen},
	{"cmpe", P3GEN,  129,    5,	CPU_H6309,	_p3gen8},
	{"cmpf", P3GEN,  193,    5,	CPU_H6309,	_p3gen8},
	{"cmpr", P2RTOR,0x37,	4,	CPU_H6309,	_p2rtor},
	{"cmps", P3GEN,  140,    5,	CPU_M6809,	_p3gen},
	{"cmpu", P3GEN,  131,    5,	CPU_M6809,	_p3gen},
	{"cmpw", P2GEN,  0x81,	5,	CPU_H6309,	_p2gen},
	{"cmpx", LONGIMM,140,    4,	CPU_M6809,	_longimm},
	{"cmpy", P2GEN,  140,    5,	CPU_M6809,	_p2gen},
	{"com",  GRP2,   3,	4,	CPU_M6809,	_grp2},
	{"coma", INH,    67,	2,	CPU_M6809,	_inh},
	{"comb", INH,    83,	2,	CPU_M6809,	_inh},
	{"comd", P2INH,	0x43,	4,	CPU_H6309,	_p2inh},
	{"come", P3INH,	0x43,	3,	CPU_H6309,	_p3inh},
	{"comf", P3INH,	0x53,	3,	CPU_H6309,	_p3inh},
	{"comw", P2INH,	0x53,	4,	CPU_H6309,	_p2inh},
	{"cpx",  LONGIMM,140,    4,     CPU_M6809,	_longimm}, /* for compatibility with old code */
	{"cwai", IMM,    60,     20,	CPU_M6809,	_imm},
	{"daa",  INH,    25,	2,	CPU_M6809,	_inh},
	{"dec",  GRP2,   10,	4,	CPU_M6809,	_grp2},
	{"deca", INH,    74,	2,	CPU_M6809,	_inh},
	{"decb", INH,    90,	2,	CPU_M6809,	_inh},
	{"decd", P2INH,	0x4a,	4,	CPU_H6309,	_p2inh},
	{"dece", P3INH,	0x4a,	3,	CPU_H6309,	_p3inh},
	{"decf", P3INH,	0x5a,	3,	CPU_H6309,	_p3inh},
	{"decw", P2INH,	0x5a,	4,	CPU_H6309,	_p2inh},
	{"divd", P3GEN,	0x8d,	12,	CPU_H6309,	_p3gen8},
	{"divq", P3GEN,	0x8e,	12,	CPU_H6309,	_p3gen},
	{"eim",	GEN,	0x05,	7,	CPU_H6309,	_imgen},
	{"emubrk", P3INH,0xfc,	0,	CPU_M6809,	_p3inh},
	{"eora", GEN,    136,	2,	CPU_M6809,	_gen},
	{"eorb", GEN,    200,	2,	CPU_M6809,	_gen},
	{"eord", P2GEN,	0x88,	4,	CPU_H6309,	_p2gen},
	{"eorr", P2RTOR,0x36,	4,	CPU_H6309,	_p2rtor},
	{"exg",  RTOR,   30,     8,	CPU_M6809,	_rtor},
	{"inc",  GRP2,   12,	4,	CPU_M6809,	_grp2},
	{"inca", INH,    76,	2,	CPU_M6809,	_inh},
	{"incb", INH,    92,	2,	CPU_M6809,	_inh},
	{"incd", P2INH,	0x4c,	4,	CPU_H6309,	_p2inh},
	{"ince", P3INH,	0x4c,	3,	CPU_H6309,	_p3inh},
	{"incf", P3INH,	0x5c,	3,	CPU_H6309,	_p3inh},
	{"incw", P2INH,	0x5c,	4,	CPU_H6309,	_p2inh},
	{"jmp",  GRP2,   14,    	CPU_H6309,	CPU_M6809,	_grp2},
	{"jsr",  NOIMM,  141,    5,	CPU_M6809,	_noimm},
	{"lbcc", P2REL,  36,	6,	CPU_M6809,	_p2rel},
	{"lbcs", P2REL,  37,	6,	CPU_M6809,	_p2rel},
	{"lbeq", P2REL,  39,	6,	CPU_M6809,	_p2rel},
	{"lbge", P2REL,  44,	6,	CPU_M6809,	_p2rel},
	{"lbgt", P2REL,  46,	6,	CPU_M6809,	_p2rel},
	{"lbhi", P2REL,  34,	6,	CPU_M6809,	_p2rel},
	{"lbhs", P2REL,  36,	6,	CPU_M6809,	_p2rel},
	{"lble", P2REL,  47,	6,	CPU_M6809,	_p2rel},
	{"lblo", P2REL,  37,	6,	CPU_M6809,	_p2rel},
	{"lbls", P2REL,  35,	6,	CPU_M6809,	_p2rel},
	{"lblt", P2REL,  45,	6,	CPU_M6809,	_p2rel},
	{"lbmi", P2REL,  43,	6,	CPU_M6809,	_p2rel},
	{"lbne", P2REL,  38,	6,	CPU_M6809,	_p2rel},
	{"lbpl", P2REL,  42,	6,	CPU_M6809,	_p2rel},
	{"lbra", P1REL,  22,     5,	CPU_M6809,	_p1rel},
	{"lbrn", P2REL,  33,     5,	CPU_M6809,	_p2rel},
	{"lbsr", P1REL,  23,     9,	CPU_M6809,	_p1rel},
	{"lbvc", P2REL,  40,	6,	CPU_M6809,	_p2rel},
	{"lbvs", P2REL,  41,	6,	CPU_M6809,	_p2rel},
	{"lda",  GEN,    134,	2,	CPU_M6809,	_gen},
	{"ldb",  GEN,    198,	2,	CPU_M6809,	_gen},
	{"ldbt", P3GEN,  0x36,	3,	CPU_H6309,	_bitgen},
	{"ldd",  LONGIMM,204,    3,	CPU_M6809,	_longimm},
	{"lde",	P3GEN,	0x86,	3,	CPU_H6309,	_p3gen8},
	{"ldf",	P3GEN,	0xc6,	3,	CPU_H6309,	_p3gen8},
	{"ldmd", P3IMM,	0x3d,	3,	CPU_H6309,	_p3imm},
	{"ldq",  P2GEN,	0xdc,	4,	CPU_H6309,	_ldqgen},
	{"lds",  P2GEN,  206,    4,	CPU_M6809,	_p2gen},
	{"ldu",  LONGIMM,206,    3,	CPU_M6809,	_longimm},
	{"ldw",  P2GEN,	0x86,	4,	CPU_H6309,	_p2gen},
	{"ldx",  LONGIMM,142,    3,	CPU_M6809,	_longimm},
	{"ldy",  P2GEN,  142,    4,	CPU_M6809,	_p2gen},
	{"leas", INDEXED,50,     2,	CPU_M6809,	_indexed},
	{"leau", INDEXED,51,     2,	CPU_M6809,	_indexed},
	{"leax", INDEXED,48,     2,	CPU_M6809,	_indexed},
	{"leay", INDEXED,49,     2,	CPU_M6809,	_indexed},
	{"lsl",  GRP2,   8,	4,	CPU_M6809,	_grp2},
	{"lsla", INH,    72,	2,	CPU_M6809,	_inh},
	{"lslb", INH,    88,	2,	CPU_M6809,	_inh},
	{"lsld", P2INH,	0x48,	3,	CPU_H6309,	_p2inh},
	{"lsr",  GRP2,   4,	4,	CPU_M6809,	_grp2},
	{"lsra", INH,    68,	2,	CPU_M6809,	_inh},
	{"lsrb", INH,    84,	2,	CPU_M6809,	_inh},
	{"lsrd", P2INH,	0x44,	3,	CPU_H6309,	_p2inh},
	{"lsrw", P2INH,	0x54,	3,	CPU_H6309,	_p2inh},
	{"mul",  INH,    61,     11,	CPU_M6809,	_inh},
	{"muld", P3GEN,	0x8f,	11,	CPU_H6309,	_p3gen},
	{"neg",  GRP2,   0,	4,	CPU_M6809,	_grp2},
	{"nega", INH,    64,	2,	CPU_M6809,	_inh},
	{"negb", INH,    80,	2,	CPU_M6809,	_inh},
	{"negd", P2INH,	0x40,	4,	CPU_H6309,	_p2inh},
	{"nop",  INH,    18,	2,	CPU_M6809,	_inh},
	{"oim",	GEN,	0x01,	7,	CPU_H6309,	_imgen},
	{"ora",  GEN,    138,	2,	CPU_M6809,	_gen},
	{"orb",  GEN,    202,	2,	CPU_M6809,	_gen},
	{"orcc", IMM,    26,     3,	CPU_M6809,	_imm},
	{"ord", P2GEN,	0x8a,	4,	CPU_H6309,	_p2gen},
	{"orr", P2RTOR,	0x35,	4,	CPU_H6309,	_p2rtor},
	{"os9",  SYS,    63,     19,	CPU_M6809,	_sys},
	{"pshs", RLIST,  52,     5,	CPU_M6809,	_rlist},
	{"pshsw", P2INH,0x38,	5,	CPU_H6309,	_p2inh},
	{"pshu", RLIST,  54,     5,	CPU_M6809,	_rlist},
	{"pshuw", P2INH,0x3a,	5,	CPU_H6309,	_p2inh},
	{"puls", RLIST,  53,     5,	CPU_M6809,	_rlist},
	{"pulsw", P2INH,0x39,	5,	CPU_H6309,	_p2inh},
	{"pulu", RLIST,  55,     5,	CPU_M6809,	_rlist},
	{"puluw", P2INH, 0x3b,	5,	CPU_H6309,	_p2inh},
	{"rol",  GRP2,   9,	4,	CPU_M6809,	_grp2},
	{"rola", INH,    73,	2,	CPU_M6809,	_inh},
	{"rolb", INH,    89,	2,	CPU_M6809,	_inh},
	{"rold", P2INH,	0x49,	4,	CPU_H6309,	_p2inh},
	{"rolw", P2INH,	0x59,	4,	CPU_H6309,	_p2inh},
	{"ror",  GRP2,   6,	4,	CPU_M6809,	_grp2},
	{"rora", INH,    70,	2,	CPU_M6809,	_inh},
	{"rorb", INH,    86,	2,	CPU_M6809,	_inh},
	{"rord", P2INH,	0x46,	4,	CPU_H6309,	_p2inh},
	{"rorw", P2INH,	0x56,	4,	CPU_H6309,	_p2inh},
	{"rti",  INH,    59,     15,	CPU_M6809,	_inh},
	{"rts",  INH,    57,     5,	CPU_M6809,	_inh},
	{"sbca", GEN,    130,	2,	CPU_M6809,	_gen},
	{"sbcb", GEN,    194,	2,	CPU_M6809,	_gen},
	{"sbcd", P2GEN,	0x82,	5,	CPU_H6309,	_p2gen},
	{"sbcr", P2RTOR,0x33,	4,	CPU_H6309,	_p2rtor},
	{"sex",  INH,    29,	2,	CPU_M6809,	_inh},
	{"sexw", INH,	0x14,	2,	CPU_H6309,	_inh},
	{"sta",  NOIMM,  135,    2,	CPU_M6809,	_noimm},
	{"stb",  NOIMM,  199,    2,	CPU_M6809,	_noimm},
	{"stbt", P3GEN,  0x37,	3,	CPU_H6309,	_bitgen},
	{"std",  NOIMM,  205,    3,	CPU_M6809,	_noimm},
	{"ste",	P3NOIMM, 0x87,	3,	CPU_H6309,	_p3noimm},
	{"stf",	P3NOIMM, 0xc7,	3,	CPU_H6309,	_p3noimm},
	{"stq",  P2NOIMM, 0xcd,	4,	CPU_H6309,	_p2noimm},
	{"sts",  P2NOIMM,207,    4,	CPU_M6809,	_p2noimm},
	{"stu",  NOIMM,  207,    3,	CPU_M6809,	_noimm},
	{"stw",  P2NOIMM, 0x87,	4,	CPU_H6309,	_p2noimm},
	{"stx",  NOIMM,  143,    3,	CPU_M6809,	_noimm},
	{"sty",  P2NOIMM,143,    4,	CPU_M6809,	_p2noimm},
	{"suba", GEN,    128,	2,	CPU_M6809,	_gen},
	{"subb", GEN,    192,	2,	CPU_M6809,	_gen},
	{"subd", LONGIMM,131,    4,	CPU_M6809,	_longimm},
	{"sube", P3GEN,	0x80,	4,	CPU_H6309,	_p3gen8},
	{"subf", P3GEN,	0xC0,	4,	CPU_H6309,	_p3gen8},
	{"subr", P2RTOR,0x32,	4,	CPU_H6309,	_p2rtor},
	{"subw", P2GEN,	0x80,	4,	CPU_H6309,	_p2gen},
	{"swi",  INH,    63,     19,	CPU_M6809,	_inh},
	{"swi2", P2INH,  63,     20,	CPU_M6809,	_p2inh},
	{"swi3", P3INH,  63,     20,	CPU_M6809,	_p3inh},
	{"sync", INH,    19,     4,	CPU_M6809,	_inh},
	{"tfm",  P3RTOR, 0x38,	6,	CPU_H6309,	_p3rtor},
	{"tfr",  RTOR,   31,     6,	CPU_M6809,	_rtor},
	{"tim",	GEN,	0x0b,	7,	CPU_H6309,	_imgen},
	{"tst",  GRP2,   13,	4,	CPU_M6809,	_grp2},
	{"tsta", INH,    77,	2,	CPU_M6809,	_inh},
	{"tstb", INH,    93,     2,	CPU_M6809,	_inh},
	{"tstd", P2INH,	0x4d,	4,	CPU_H6309,	_p2inh},
	{"tste", P3INH,	0x4d,	3,	CPU_H6309,	_p3inh},
	{"tstf", P3INH,	0x5d,	3,	CPU_H6309,	_p3inh},
	{"tstw", P2INH,	0x5d,	4,	CPU_H6309,	_p2inh}
};
