{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu250",
    "Package": "-figd2104",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_1": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 13, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "input_1_ap_vld",
          "name": "input_1_ap_vld",
          "usage": "control",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "input_1",
          "name": "input_1",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "layer20_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<14, 10, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "port",
          "interface": "layer20_out_0",
          "name": "layer20_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_0_ap_vld",
          "name": "layer20_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_1",
          "name": "layer20_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_1_ap_vld",
          "name": "layer20_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_2",
          "name": "layer20_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_2_ap_vld",
          "name": "layer20_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_3",
          "name": "layer20_out_3",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_3_ap_vld",
          "name": "layer20_out_3_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_4",
          "name": "layer20_out_4",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer20_out_4_ap_vld",
          "name": "layer20_out_4_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "8"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "2113923127",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "TestBench": [
      "..\/..\/myproject_test.cpp",
      "..\/..\/firmware\/weights",
      "..\/..\/tb_data"
    ],
    "Vhdl": [
      "impl\/vhdl\/myproject_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.vhd",
      "impl\/vhdl\/myproject_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.vhd",
      "impl\/vhdl\/myproject_mul_4ns_11ns_14_1_1.vhd",
      "impl\/vhdl\/myproject_mul_4ns_11s_15_1_1.vhd",
      "impl\/vhdl\/myproject_mul_5ns_10ns_14_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8ns_8ns_15_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8ns_10s_18_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8ns_11ns_17_1_1.vhd",
      "impl\/vhdl\/myproject_mul_8ns_11s_18_1_1.vhd",
      "impl\/vhdl\/myproject_mul_9ns_10s_19_1_1.vhd",
      "impl\/vhdl\/myproject_mul_9ns_11s_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_9ns_12s_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_10ns_10ns_19_1_1.vhd",
      "impl\/vhdl\/myproject_mul_10ns_12ns_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_11ns_9ns_19_1_1.vhd",
      "impl\/vhdl\/myproject_mul_11ns_9s_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_11ns_10ns_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_11ns_10s_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_11ns_11s_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_11ns_12ns_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_11ns_12s_23_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_6ns_17_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_7ns_18_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_7s_19_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_8ns_19_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_8s_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_9ns_20_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_9s_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_10ns_21_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_10s_22_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_12s_24_1_1.vhd",
      "impl\/vhdl\/myproject_mul_12ns_13s_25_1_1.vhd",
      "impl\/vhdl\/myproject_mul_14ns_8s_22_1_1.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s.v",
      "impl\/verilog\/myproject_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s.v",
      "impl\/verilog\/myproject_mul_4ns_11ns_14_1_1.v",
      "impl\/verilog\/myproject_mul_4ns_11s_15_1_1.v",
      "impl\/verilog\/myproject_mul_5ns_10ns_14_1_1.v",
      "impl\/verilog\/myproject_mul_8ns_8ns_15_1_1.v",
      "impl\/verilog\/myproject_mul_8ns_10s_18_1_1.v",
      "impl\/verilog\/myproject_mul_8ns_11ns_17_1_1.v",
      "impl\/verilog\/myproject_mul_8ns_11s_18_1_1.v",
      "impl\/verilog\/myproject_mul_9ns_10s_19_1_1.v",
      "impl\/verilog\/myproject_mul_9ns_11s_20_1_1.v",
      "impl\/verilog\/myproject_mul_9ns_12s_21_1_1.v",
      "impl\/verilog\/myproject_mul_10ns_10ns_19_1_1.v",
      "impl\/verilog\/myproject_mul_10ns_12ns_21_1_1.v",
      "impl\/verilog\/myproject_mul_11ns_9ns_19_1_1.v",
      "impl\/verilog\/myproject_mul_11ns_9s_20_1_1.v",
      "impl\/verilog\/myproject_mul_11ns_10ns_20_1_1.v",
      "impl\/verilog\/myproject_mul_11ns_10s_20_1_1.v",
      "impl\/verilog\/myproject_mul_11ns_11s_22_1_1.v",
      "impl\/verilog\/myproject_mul_11ns_12ns_22_1_1.v",
      "impl\/verilog\/myproject_mul_11ns_12s_23_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_6ns_17_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_7ns_18_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_7s_19_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_8ns_19_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_8s_20_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_9ns_20_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_9s_21_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_10ns_21_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_10s_22_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_12s_24_1_1.v",
      "impl\/verilog\/myproject_mul_12ns_13s_25_1_1.v",
      "impl\/verilog\/myproject_mul_14ns_8s_22_1_1.v",
      "impl\/verilog\/myproject_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s.v",
      "impl\/verilog\/myproject.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "input_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "848",
      "portMap": {"input_1": "DATA"},
      "ports": ["input_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "input_1"
        }]
    },
    "layer20_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"layer20_out_0": "DATA"},
      "ports": ["layer20_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"layer20_out_1": "DATA"},
      "ports": ["layer20_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"layer20_out_2": "DATA"},
      "ports": ["layer20_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"layer20_out_3": "DATA"},
      "ports": ["layer20_out_3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    },
    "layer20_out_4": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "14",
      "portMap": {"layer20_out_4": "DATA"},
      "ports": ["layer20_out_4"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer20_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "input_1_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "input_1": {
      "dir": "in",
      "width": "848"
    },
    "layer20_out_0": {
      "dir": "out",
      "width": "14"
    },
    "layer20_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_1": {
      "dir": "out",
      "width": "14"
    },
    "layer20_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_2": {
      "dir": "out",
      "width": "14"
    },
    "layer20_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_3": {
      "dir": "out",
      "width": "14"
    },
    "layer20_out_3_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer20_out_4": {
      "dir": "out",
      "width": "14"
    },
    "layer20_out_4_ap_vld": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "BindInstances": "add_ln31_fu_470_p2 add_ln32_fu_498_p2 add_ln33_fu_526_p2 add_ln34_fu_554_p2 xor_ln35_fu_576_p2 xor_ln36_fu_598_p2 xor_ln37_fu_620_p2 add_ln39_fu_648_p2 add_ln49_fu_676_p2 add_ln56_fu_704_p2 xor_ln57_fu_726_p2 xor_ln58_fu_748_p2 xor_ln60_fu_770_p2 add_ln61_fu_798_p2 layer2_out_20_fu_820_p2 add_ln77_fu_848_p2 add_ln78_fu_876_p2 add_ln79_fu_904_p2 add_ln80_fu_932_p2 add_ln81_fu_960_p2 xor_ln82_fu_982_p2",
      "Instances": [
        {
          "ModuleName": "dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s",
          "InstanceName": "grp_dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s_fu_341",
          "BindInstances": "mult_fu_153260_p2 mult_103_fu_153298_p2 mult_106_fu_153356_p2 mult_109_fu_153384_p2 mult_110_fu_153394_p2 mul_14ns_8s_22_1_1_U25 mult_115_fu_153466_p2 mult_116_fu_153500_p2 mult_117_fu_153518_p2 mul_12ns_10s_22_1_1_U24 mult_119_fu_153532_p2 mult_120_fu_153542_p2 mult_121_fu_153568_p2 mul_12ns_9ns_20_1_1_U14 mult_123_fu_153578_p2 mul_12ns_9ns_20_1_1_U11 mult_125_fu_153637_p2 mul_12ns_10s_22_1_1_U36 mul_12ns_9s_21_1_1_U23 mul_12ns_7ns_18_1_1_U30 mult_130_fu_153711_p2 mul_12ns_10s_22_1_1_U1 mult_132_fu_153745_p2 mult_133_fu_153755_p2 mult_134_fu_153785_p2 mult_136_fu_153829_p2 mult_142_fu_153932_p2 mul_10ns_10ns_19_1_1_U31 mult_145_fu_153988_p2 mult_146_fu_154022_p2 mult_147_fu_154040_p2 mult_148_fu_154050_p2 mult_149_fu_154064_p2 mult_150_fu_154090_p2 mult_151_fu_154104_p2 mult_152_fu_154134_p2 mult_153_fu_154156_p2 mult_154_fu_154205_p2 mul_12ns_10ns_21_1_1_U16 sub_ln42_60_fu_154255_p2 mult_157_fu_154265_p2 mult_159_fu_154295_p2 mul_12ns_10s_22_1_1_U5 mul_12ns_9s_21_1_1_U29 mult_163_fu_154368_p2 mul_11ns_9ns_19_1_1_U8 mult_167_fu_154418_p2 sub_ln17_fu_154454_p2 mul_11ns_9s_20_1_1_U13 mul_11ns_9s_20_1_1_U6 sub_ln17_8_fu_154480_p2 mult_173_fu_154540_p2 sub_ln17_10_fu_154584_p2 mult_176_fu_154616_p2 sub_ln42_72_fu_154638_p2 mult_178_fu_154666_p2 mult_180_fu_154700_p2 mult_181_fu_154718_p2 mult_182_fu_154732_p2 mult_183_fu_154776_p2 sub_ln42_79_fu_154818_p2 mult_188_fu_154850_p2 mult_191_fu_154956_p2 mul_12ns_10s_22_1_1_U3 mul_12ns_9ns_20_1_1_U18 mul_12ns_9ns_20_1_1_U20 mult_195_fu_154986_p2 mul_12ns_7ns_18_1_1_U32 sub_ln42_86_fu_155026_p2 mult_200_fu_155054_p2 mul_12ns_10ns_21_1_1_U27 mul_12ns_8s_20_1_1_U17 mul_12ns_10s_22_1_1_U35 mul_12ns_8ns_19_1_1_U19 mul_12ns_6ns_17_1_1_U10 sub_ln42_91_fu_155202_p2 mult_211_fu_155230_p2 mul_12ns_7s_19_1_1_U12 mult_213_fu_155244_p2 mult_214_fu_155281_p2 mul_12ns_8ns_19_1_1_U26 sub_ln42_95_fu_155307_p2 mult_216_fu_155325_p2 mult_220_fu_155363_p2 mul_12ns_8ns_19_1_1_U15 mult_222_fu_155377_p2 mult_223_fu_155403_p2 mul_12ns_9ns_20_1_1_U34 mult_225_fu_155457_p2 sub_ln17_13_fu_155467_p2 mult_226_fu_155499_p2 mul_12ns_10s_22_1_1_U9 sub_ln42_102_fu_155513_p2 mult_229_fu_155533_p2 sub_ln17_15_fu_155571_p2 mult_231_fu_155595_p2 mul_12ns_7ns_18_1_1_U22 mul_12ns_9s_21_1_1_U21 mul_12ns_8ns_19_1_1_U33 mult_235_fu_155645_p2 mult_236_fu_155667_p2 mult_237_fu_155689_p2 mult_238_fu_155711_p2 sub_ln42_112_fu_155745_p2 mult_240_fu_155784_p2 mul_11ns_10ns_20_1_1_U4 mult_243_fu_155860_p2 sub_ln17_20_fu_155874_p2 mult_244_fu_155902_p2 mul_11ns_10s_20_1_1_U7 mul_11ns_10ns_20_1_1_U2 tmp27_fu_155920_p2 tmp23_fu_155960_p2 add_ln58_154_fu_155980_p2 add_ln58_157_fu_155996_p2 add_ln58_162_fu_156028_p2 add_ln58_163_fu_156038_p2 add_ln58_166_fu_156070_p2 add_ln58_167_fu_157700_p2 add_ln58_168_fu_157710_p2 tmp21_fu_156082_p2 tmp3270_fu_156128_p2 sub_ln58_10_fu_156142_p2 add_ln58_169_fu_156152_p2 add_ln58_170_fu_156162_p2 add_ln58_171_fu_156172_p2 add_ln58_173_fu_156188_p2 add_ln58_175_fu_156204_p2 tmp39_fu_156210_p2 tmp40_fu_156228_p2 tmp41_fu_156238_p2 sub_ln58_11_fu_156256_p2 add_ln58_179_fu_156290_p2 add_ln58_181_fu_156302_p2 sub_ln58_13_fu_156320_p2 add_ln58_185_fu_156352_p2 add_ln58_188_fu_156374_p2 add_ln58_190_fu_156390_p2 add_ln58_191_fu_157745_p2 tmp45_fu_156396_p2 tmp46_fu_156426_p2 add_ln58_194_fu_156432_p2 add_ln58_196_fu_156452_p2 add_ln58_197_fu_156462_p2 sub_ln58_14_fu_156500_p2 add_ln58_202_fu_156510_p2 add_ln58_203_fu_156520_p2 add_ln58_209_fu_157787_p2 tmp4768_fu_156548_p2 add_ln58_210_fu_156562_p2 add_ln58_215_fu_156610_p2 add_ln58_216_fu_156620_p2 add_ln58_221_fu_157799_p2 tmp49_fu_156670_p2 sub_ln58_16_fu_156728_p2 add_ln58_226_fu_156754_p2 xor_ln58_2_fu_156790_p2 add_ln58_231_fu_156822_p2 add_ln58_232_fu_157811_p2 sub_ln58_17_fu_156828_p2 sub_ln58_18_fu_156838_p2 add_ln58_233_fu_156848_p2 add_ln58_236_fu_156870_p2 add_ln58_239_fu_156886_p2 add_ln58_243_fu_156918_p2 add_ln58_246_fu_157835_p2 add_ln58_249_fu_156950_p2 add_ln58_250_fu_156960_p2 add_ln58_251_fu_156966_p2 add_ln58_258_fu_157000_p2 add_ln58_260_fu_157006_p2 add_ln58_262_fu_157026_p2 add_ln58_263_fu_157036_p2 add_ln58_265_fu_157893_p2 tmp6766_fu_157046_p2 sub_ln58_19_fu_157080_p2 add_ln58_270_fu_157106_p2 add_ln58_274_fu_157124_p2 add_ln58_275_fu_157134_p2 add_ln58_276_fu_157144_p2 add_ln58_278_fu_157923_p2 tmp5264_fu_157150_p2 add_ln58_280_fu_157174_p2 add_ln58_283_fu_157200_p2 add_ln58_285_fu_157220_p2 add_ln58_286_fu_157226_p2 add_ln58_288_fu_157246_p2 xor_ln58_fu_157270_p2 add_ln58_291_fu_157298_p2 add_ln58_292_fu_157935_p2 tmp54_fu_157304_p2 mul_12ns_10s_22_1_1_U28 add_ln58_294_fu_157321_p2 add_ln58_297_fu_157339_p2 add_ln58_299_fu_157947_p2 add_ln58_302_fu_157375_p2 add_ln58_303_fu_157381_p2 add_ln58_304_fu_157387_p2 add_ln58_306_fu_157966_p2 tmp57_fu_157403_p2 add_ln58_309_fu_157445_p2 add_ln58_310_fu_157451_p2 add_ln58_319_fu_157997_p2 add_ln58_320_fu_158007_p2 tmp61_fu_157513_p2 add_ln58_322_fu_157551_p2 add_ln58_326_fu_157591_p2 add_ln58_332_fu_157631_p2 add_ln58_336_fu_158022_p2 add_ln58_337_fu_158032_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s",
          "InstanceName": "call_ret2_relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s_fu_366",
          "BindInstances": "icmp_ln45_fu_134_p2 res_1445_0_fu_150_p3 icmp_ln45_7_fu_158_p2 res_23_0_fu_174_p3 icmp_ln45_8_fu_182_p2 res_30_0_fu_198_p3 icmp_ln45_9_fu_206_p2 res_32_0_fu_222_p3 icmp_ln45_10_fu_230_p2 res_41_0_fu_246_p3 icmp_ln45_11_fu_254_p2 res_46_0_fu_270_p3 icmp_ln45_12_fu_278_p2 res_47_0_fu_294_p3 icmp_ln45_13_fu_302_p2 res_52_0_fu_318_p3 icmp_ln45_14_fu_326_p2 res_54_0_fu_342_p3 icmp_ln45_15_fu_350_p2 res_55_0_fu_366_p3 icmp_ln45_16_fu_374_p2 res_57_0_fu_390_p3 icmp_ln45_17_fu_398_p2 res_58_0_fu_414_p3 icmp_ln45_18_fu_422_p2 res_62_0_fu_438_p3 icmp_ln45_19_fu_446_p2 res_63_0_fu_462_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s",
          "InstanceName": "grp_dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s_fu_384",
          "BindInstances": "mult_fu_56532_p2 mul_12ns_13s_25_1_1_U87 mul_12ns_12s_24_1_1_U90 mult_41_fu_56564_p2 mul_9ns_11s_20_1_1_U94 mult_43_fu_56596_p2 mult_45_fu_56628_p2 mult_46_fu_56664_p2 mult_48_fu_56693_p2 mul_11ns_12ns_22_1_1_U96 mult_50_fu_56718_p2 mult_52_fu_56724_p2 mul_9ns_12s_21_1_1_U97 sub_ln42_fu_56753_p2 mult_55_fu_56798_p2 mult_57_fu_56834_p2 sub_ln17_fu_56855_p2 sub_ln42_10_fu_56882_p2 sub_ln17_5_fu_56949_p2 mul_8ns_11s_18_1_1_U98 mult_61_fu_57009_p2 sub_ln42_16_fu_56063_p2 mult_64_fu_57049_p2 mult_65_fu_57059_p2 mul_8ns_11ns_17_1_1_U88 mul_9ns_11s_20_1_1_U99 mult_67_fu_56095_p2 mul_9ns_11s_20_1_1_U91 mult_69_fu_56117_p2 mult_70_fu_56149_p2 mult_71_fu_57087_p2 mul_11ns_12s_23_1_1_U100 mul_11ns_11s_22_1_1_U89 mul_11ns_12s_23_1_1_U101 mult_77_fu_56188_p2 mul_9ns_10s_19_1_1_U92 mul_8ns_10s_18_1_1_U95 mult_82_fu_57139_p2 mult_83_fu_56261_p2 mult_85_fu_56287_p2 mult_86_fu_57177_p2 mul_10ns_12ns_21_1_1_U102 mul_10ns_12ns_21_1_1_U93 mult_91_fu_57223_p2 mult_93_fu_57285_p2 mult_94_fu_56339_p2 mult_95_fu_57302_p2 sub_ln42_34_fu_57323_p2 mult_97_fu_57350_p2 sub_ln42_38_fu_57392_p2 mult_100_fu_57430_p2 add_ln58_fu_57446_p2 add_ln58_67_fu_57456_p2 add_ln58_73_fu_56351_p2 add_ln58_75_fu_57501_p2 tmp21_fu_56367_p2 add_ln58_83_fu_57610_p2 add_ln58_84_fu_57620_p2 sub_ln58_fu_57638_p2 add_ln58_85_fu_57648_p2 add_ln58_87_fu_57668_p2 add_ln58_90_fu_57686_p2 add_ln58_97_fu_57731_p2 add_ln58_101_fu_57763_p2 tmp27_fu_57769_p2 tmp28_fu_57794_p2 tmp29_fu_56385_p2 tmp30_fu_56415_p2 add_ln58_102_fu_57804_p2 tmp32_fu_57863_p2 add_ln58_123_fu_57986_p2 add_ln58_124_fu_57996_p2 tmp34_fu_58002_p2 tmp3634_fu_58026_p2 sub_ln58_6_fu_58040_p2 add_ln58_126_fu_58052_p2 add_ln58_127_fu_58062_p2 add_ln58_129_fu_58078_p2 add_ln58_130_fu_58088_p2 add_ln58_132_fu_58100_p2 add_ln58_136_fu_56449_p2 sub_ln58_7_fu_56467_p2 sub_ln58_8_fu_58135_p2 add_ln58_140_fu_58155_p2 add_ln58_143_fu_58177_p2 sub_ln58_9_fu_58187_p2 add_ln58_145_fu_56483_p2 add_ln58_146_fu_56493_p2 add_ln58_150_fu_58232_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s",
          "InstanceName": "call_ret4_relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s_fu_402",
          "BindInstances": "icmp_ln45_fu_80_p2 select_ln45_fu_90_p3 icmp_ln45_20_fu_98_p2 select_ln45_7_fu_108_p3 icmp_ln45_21_fu_116_p2 select_ln45_8_fu_126_p3 icmp_ln45_22_fu_134_p2 select_ln45_9_fu_144_p3 icmp_ln45_23_fu_152_p2 select_ln45_10_fu_162_p3 icmp_ln45_24_fu_170_p2 select_ln45_11_fu_180_p3 icmp_ln45_25_fu_188_p2 select_ln45_12_fu_198_p3 icmp_ln45_26_fu_206_p2 select_ln45_13_fu_216_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s",
          "InstanceName": "grp_dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s_fu_414",
          "BindInstances": "mult_fu_4833_p2 mul_8ns_8ns_15_1_1_U137 mult_5_fu_4944_p2 mult_6_fu_4965_p2 mult_7_fu_4986_p2 mult_8_fu_5007_p2 mult_9_fu_5032_p2 mult_10_fu_5053_p2 mult_11_fu_5067_p2 mult_12_fu_5088_p2 mult_13_fu_5120_p2 mult_14_fu_5141_p2 sub_ln73_14_fu_5155_p2 mult_15_fu_5172_p2 mult_16_fu_5186_p2 mult_17_fu_5203_p2 mult_18_fu_5228_p2 sub_ln73_19_fu_5249_p2 mult_20_fu_5280_p2 mult_21_fu_5294_p2 mult_22_fu_5304_p2 mult_23_fu_5325_p2 mul_12ns_9s_21_1_1_U138 mult_25_fu_5350_p2 mult_26_fu_5375_p2 mult_27_fu_5396_p2 mult_28_fu_5417_p2 mult_31_fu_5457_p2 mult_32_fu_5485_p2 mult_33_fu_5509_p2 mult_36_fu_5572_p2 add_ln58_fu_5588_p2 add_ln58_1_fu_5598_p2 add_ln58_2_fu_5608_p2 sub_ln58_fu_5618_p2 add_ln58_5_fu_5644_p2 add_ln58_6_fu_5650_p2 add_ln58_9_fu_5672_p2 add_ln58_10_fu_5682_p2 sub_ln58_1_fu_5698_p2 add_ln58_14_fu_5724_p2 add_ln58_15_fu_5734_p2 add_ln58_18_fu_5756_p2 add_ln58_19_fu_5762_p2 add_ln58_20_fu_5772_p2 add_ln58_23_fu_5794_p2 tmp3_fu_5820_p2 add_ln58_27_fu_5840_p2 sub_ln58_2_fu_5866_p2 add_ln58_31_fu_5886_p2 sub_ln58_3_fu_5892_p2 add_ln58_37_fu_5944_p2 add_ln58_38_fu_5950_p2 sub_ln58_4_fu_5976_p2 add_ln58_39_fu_5986_p2 add_ln58_42_fu_6004_p2 add_ln58_43_fu_6014_p2"
        },
        {
          "ModuleName": "relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s",
          "InstanceName": "call_ret_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s_fu_426",
          "BindInstances": "icmp_ln45_fu_72_p2 select_ln45_fu_82_p3 icmp_ln45_1_fu_90_p2 select_ln45_1_fu_100_p3 icmp_ln45_2_fu_108_p2 select_ln45_2_fu_118_p3 icmp_ln45_3_fu_126_p2 select_ln45_3_fu_136_p3 icmp_ln45_4_fu_144_p2 select_ln45_4_fu_154_p3 icmp_ln45_5_fu_162_p2 select_ln45_5_fu_172_p3 icmp_ln45_6_fu_180_p2 select_ln45_6_fu_190_p3"
        },
        {
          "ModuleName": "dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s",
          "InstanceName": "call_ret6_dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s_fu_437",
          "BindInstances": "add_ln42_fu_2047_p2 mul_5ns_10ns_14_1_1_U155 add_ln42_2_fu_2123_p2 sub_ln42_fu_2165_p2 sub_ln42_1_fu_2217_p2 sub_ln42_2_fu_2243_p2 sub_ln42_3_fu_2265_p2 sub_ln42_4_fu_2299_p2 add_ln42_4_fu_2355_p2 mul_4ns_11s_15_1_1_U156 mul_4ns_11ns_14_1_1_U157 empty_fu_2467_p2 tmp27_fu_2477_p2 tmp4_fu_2507_p2 tmp75_fu_2543_p2 add_ln58_47_fu_2561_p2 add_ln58_48_fu_2571_p2 add_ln58_51_fu_2603_p2 add_ln58_56_fu_2649_p2 add_ln58_58_fu_2665_p2 add_ln58_60_fu_2681_p2 add_ln58_62_fu_2701_p2 tmp10_fu_2707_p2 tmp11_fu_2737_p2 add_ln58_63_fu_2743_p2 add_ln58_66_fu_2769_p2"
        }
      ]
    },
    "Info": {
      "dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_latency_ap_fixed_15_13_5_3_0_ap_fixed_16_14_5_3_0_config3_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.505"
        },
        "Area": {
          "DSP": "35",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "956",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "8169",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_16_14_5_3_0_ap_ufixed_12_12_5_3_0_ReLU_config6_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.084"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "490",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_12_12_5_3_0_ap_fixed_15_14_5_3_0_config8_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.561"
        },
        "Area": {
          "DSP": "14",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "390",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "3969",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_15_14_5_3_0_ap_ufixed_13_12_5_3_0_ReLU_config11_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.095"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "280",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_13_12_5_3_0_ap_fixed_17_15_5_3_0_config13_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.272"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "109",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "2299",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.111"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "259",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_ufixed_13_11_5_3_0_ap_fixed_14_10_5_3_0_config18_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.330"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "0",
          "FF": "0",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "0",
          "LUT": "858",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "1",
          "PipelineDepth": "9",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.561"
        },
        "Area": {
          "DSP": "50",
          "AVAIL_DSP": "12288",
          "UTIL_DSP": "~0",
          "FF": "2674",
          "AVAIL_FF": "3456000",
          "UTIL_FF": "~0",
          "LUT": "16512",
          "AVAIL_LUT": "1728000",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "5376",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "1280",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-01-23 14:07:40 GMT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.1"
  }
}
