{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 23:00:50 2023 " "Info: Processing started: Wed Nov 01 23:00:50 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex2 -c ex2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex2 -c ex2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CL " "Info: Assuming node \"CL\" is an undefined clock" {  } { { "ex2.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex2/ex2.bdf" { { 248 504 672 264 "CL" "" } } } } { "d:/program files (x86)/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "d:/program files (x86)/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "CL" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CL register register 7474:inst1\|10 7474:inst1\|9 422.12 MHz Internal " "Info: Clock \"CL\" Internal fmax is restricted to 422.12 MHz between source register \"7474:inst1\|10\" and destination register \"7474:inst1\|9\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.369 ns " "Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.848 ns + Longest register register " "Info: + Longest register to register delay is 0.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst1\|10 1 REG LC_X1_Y30_N0 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y30_N0; Fanout = 3; REG Node = '7474:inst1\|10'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 7474:inst1|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.319 ns) 0.848 ns 7474:inst1\|9 2 REG LC_X1_Y30_N1 3 " "Info: 2: + IC(0.529 ns) + CELL(0.319 ns) = 0.848 ns; Loc. = LC_X1_Y30_N1; Fanout = 3; REG Node = '7474:inst1\|9'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.848 ns" { 7474:inst1|10 7474:inst1|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.319 ns ( 37.62 % ) " "Info: Total cell delay = 0.319 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.529 ns ( 62.38 % ) " "Info: Total interconnect delay = 0.529 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.848 ns" { 7474:inst1|10 7474:inst1|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "0.848 ns" { 7474:inst1|10 7474:inst1|9 } { 0.000ns 0.529ns } { 0.000ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL destination 2.934 ns + Shortest register " "Info: + Shortest clock path from clock \"CL\" to destination register is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CL 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CL'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "ex2.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex2/ex2.bdf" { { 248 504 672 264 "CL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.542 ns) 2.934 ns 7474:inst1\|9 2 REG LC_X1_Y30_N1 3 " "Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X1_Y30_N1; Fanout = 3; REG Node = '7474:inst1\|9'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.106 ns" { CL 7474:inst1|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.69 % ) " "Info: Total cell delay = 1.370 ns ( 46.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.564 ns ( 53.31 % ) " "Info: Total interconnect delay = 1.564 ns ( 53.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst1|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst1|9 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL source 2.934 ns - Longest register " "Info: - Longest clock path from clock \"CL\" to source register is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CL 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CL'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "ex2.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex2/ex2.bdf" { { 248 504 672 264 "CL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.542 ns) 2.934 ns 7474:inst1\|10 2 REG LC_X1_Y30_N0 3 " "Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X1_Y30_N0; Fanout = 3; REG Node = '7474:inst1\|10'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.106 ns" { CL 7474:inst1|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.69 % ) " "Info: Total cell delay = 1.370 ns ( 46.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.564 ns ( 53.31 % ) " "Info: Total interconnect delay = 1.564 ns ( 53.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst1|10 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst1|10 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst1|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst1|9 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst1|10 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst1|10 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "0.848 ns" { 7474:inst1|10 7474:inst1|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "0.848 ns" { 7474:inst1|10 7474:inst1|9 } { 0.000ns 0.529ns } { 0.000ns 0.319ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst1|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst1|9 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst1|10 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst1|10 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 7474:inst1|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { 7474:inst1|9 } {  } {  } } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "7474:inst\|9 M CL 2.123 ns register " "Info: tsu for register \"7474:inst\|9\" (data pin = \"M\", clock pin = \"CL\") is 2.123 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.047 ns + Longest pin register " "Info: + Longest pin to register delay is 5.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns M 1 PIN PIN_D21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_D21; Fanout = 4; PIN Node = 'M'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ex2.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex2/ex2.bdf" { { 48 88 256 64 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.494 ns) + CELL(0.319 ns) 5.047 ns 7474:inst\|9 2 REG LC_X1_Y30_N5 3 " "Info: 2: + IC(3.494 ns) + CELL(0.319 ns) = 5.047 ns; Loc. = LC_X1_Y30_N5; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.813 ns" { M 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.553 ns ( 30.77 % ) " "Info: Total cell delay = 1.553 ns ( 30.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.494 ns ( 69.23 % ) " "Info: Total interconnect delay = 3.494 ns ( 69.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.047 ns" { M 7474:inst|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "5.047 ns" { M M~out0 7474:inst|9 } { 0.000ns 0.000ns 3.494ns } { 0.000ns 1.234ns 0.319ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL destination 2.934 ns - Shortest register " "Info: - Shortest clock path from clock \"CL\" to destination register is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CL 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CL'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "ex2.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex2/ex2.bdf" { { 248 504 672 264 "CL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.542 ns) 2.934 ns 7474:inst\|9 2 REG LC_X1_Y30_N5 3 " "Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X1_Y30_N5; Fanout = 3; REG Node = '7474:inst\|9'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.106 ns" { CL 7474:inst|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.69 % ) " "Info: Total cell delay = 1.370 ns ( 46.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.564 ns ( 53.31 % ) " "Info: Total interconnect delay = 1.564 ns ( 53.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst|9 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "5.047 ns" { M 7474:inst|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "5.047 ns" { M M~out0 7474:inst|9 } { 0.000ns 0.000ns 3.494ns } { 0.000ns 1.234ns 0.319ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst|9 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CL Q3 7474:inst1\|9 6.657 ns register " "Info: tco from clock \"CL\" to destination pin \"Q3\" through register \"7474:inst1\|9\" is 6.657 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL source 2.934 ns + Longest register " "Info: + Longest clock path from clock \"CL\" to source register is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CL 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CL'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "ex2.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex2/ex2.bdf" { { 248 504 672 264 "CL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.542 ns) 2.934 ns 7474:inst1\|9 2 REG LC_X1_Y30_N1 3 " "Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X1_Y30_N1; Fanout = 3; REG Node = '7474:inst1\|9'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.106 ns" { CL 7474:inst1|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.69 % ) " "Info: Total cell delay = 1.370 ns ( 46.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.564 ns ( 53.31 % ) " "Info: Total interconnect delay = 1.564 ns ( 53.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst1|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst1|9 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.567 ns + Longest register pin " "Info: + Longest register to pin delay is 3.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst1\|9 1 REG LC_X1_Y30_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y30_N1; Fanout = 3; REG Node = '7474:inst1\|9'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { 7474:inst1|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(2.404 ns) 3.567 ns Q3 2 PIN PIN_B20 0 " "Info: 2: + IC(1.163 ns) + CELL(2.404 ns) = 3.567 ns; Loc. = PIN_B20; Fanout = 0; PIN Node = 'Q3'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.567 ns" { 7474:inst1|9 Q3 } "NODE_NAME" } } { "ex2.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex2/ex2.bdf" { { 336 1008 1184 352 "Q3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.404 ns ( 67.40 % ) " "Info: Total cell delay = 2.404 ns ( 67.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.163 ns ( 32.60 % ) " "Info: Total interconnect delay = 1.163 ns ( 32.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.567 ns" { 7474:inst1|9 Q3 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.567 ns" { 7474:inst1|9 Q3 } { 0.000ns 1.163ns } { 0.000ns 2.404ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst1|9 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst1|9 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.567 ns" { 7474:inst1|9 Q3 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "3.567 ns" { 7474:inst1|9 Q3 } { 0.000ns 1.163ns } { 0.000ns 2.404ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "7474:inst\|10 M CL -1.873 ns register " "Info: th for register \"7474:inst\|10\" (data pin = \"M\", clock pin = \"CL\") is -1.873 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CL destination 2.934 ns + Longest register " "Info: + Longest clock path from clock \"CL\" to destination register is 2.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns CL 1 CLK PIN_M20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 4; CLK Node = 'CL'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { CL } "NODE_NAME" } } { "ex2.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex2/ex2.bdf" { { 248 504 672 264 "CL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.542 ns) 2.934 ns 7474:inst\|10 2 REG LC_X1_Y30_N9 3 " "Info: 2: + IC(1.564 ns) + CELL(0.542 ns) = 2.934 ns; Loc. = LC_X1_Y30_N9; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.106 ns" { CL 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 46.69 % ) " "Info: Total cell delay = 1.370 ns ( 46.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.564 ns ( 53.31 % ) " "Info: Total interconnect delay = 1.564 ns ( 53.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst|10 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst|10 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.907 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 1.234 ns M 1 PIN PIN_D21 4 " "Info: 1: + IC(0.000 ns) + CELL(1.234 ns) = 1.234 ns; Loc. = PIN_D21; Fanout = 4; PIN Node = 'M'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { M } "NODE_NAME" } } { "ex2.bdf" "" { Schematic "D:/Errant/Documents/Quartus/lab6/ex2/ex2.bdf" { { 48 88 256 64 "M" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.215 ns) + CELL(0.458 ns) 4.907 ns 7474:inst\|10 2 REG LC_X1_Y30_N9 3 " "Info: 2: + IC(3.215 ns) + CELL(0.458 ns) = 4.907 ns; Loc. = LC_X1_Y30_N9; Fanout = 3; REG Node = '7474:inst\|10'" {  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "3.673 ns" { M 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/program files (x86)/altera/quartus60/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.692 ns ( 34.48 % ) " "Info: Total cell delay = 1.692 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.215 ns ( 65.52 % ) " "Info: Total interconnect delay = 3.215 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.907 ns" { M 7474:inst|10 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "4.907 ns" { M M~out0 7474:inst|10 } { 0.000ns 0.000ns 3.215ns } { 0.000ns 1.234ns 0.458ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "2.934 ns" { CL 7474:inst|10 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "2.934 ns" { CL CL~out0 7474:inst|10 } { 0.000ns 0.000ns 1.564ns } { 0.000ns 0.828ns 0.542ns } } } { "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files (x86)/altera/quartus60/win/TimingClosureFloorplan.fld" "" "4.907 ns" { M 7474:inst|10 } "NODE_NAME" } } { "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/program files (x86)/altera/quartus60/win/Technology_Viewer.qrui" "4.907 ns" { M M~out0 7474:inst|10 } { 0.000ns 0.000ns 3.215ns } { 0.000ns 1.234ns 0.458ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 23:00:50 2023 " "Info: Processing ended: Wed Nov 01 23:00:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
