INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/robert/xilinx_projects/ip_repo/Sampler1_1.0/hdl/Sampler1_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sampler1_v1_0_S00_AXI
INFO: [VRFC 10-163] Analyzing VHDL file "c:/users/robert/xilinx_projects/ip_repo/Sampler1_1.0/hdl/Sampler1_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Sampler1_v1_0
