|ksa
CLOCK_50 => CLOCK_50.IN4
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => SW[5].IN1
SW[6] => SW[6].IN1
SW[7] => SW[7].IN1
SW[8] => SW[8].IN1
SW[9] => SW[9].IN1
LEDR[0] <= secret_key[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= secret_key[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= secret_key[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= secret_key[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= secret_key[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= secret_key[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= secret_key[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= secret_key[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= secret_key[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= secret_key[9].DB_MAX_OUTPUT_PORT_TYPE


|ksa|s_memory:s_memory_controller
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component
wren_a => altsyncram_m5b4:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m5b4:auto_generated.data_a[0]
data_a[1] => altsyncram_m5b4:auto_generated.data_a[1]
data_a[2] => altsyncram_m5b4:auto_generated.data_a[2]
data_a[3] => altsyncram_m5b4:auto_generated.data_a[3]
data_a[4] => altsyncram_m5b4:auto_generated.data_a[4]
data_a[5] => altsyncram_m5b4:auto_generated.data_a[5]
data_a[6] => altsyncram_m5b4:auto_generated.data_a[6]
data_a[7] => altsyncram_m5b4:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m5b4:auto_generated.address_a[0]
address_a[1] => altsyncram_m5b4:auto_generated.address_a[1]
address_a[2] => altsyncram_m5b4:auto_generated.address_a[2]
address_a[3] => altsyncram_m5b4:auto_generated.address_a[3]
address_a[4] => altsyncram_m5b4:auto_generated.address_a[4]
address_a[5] => altsyncram_m5b4:auto_generated.address_a[5]
address_a[6] => altsyncram_m5b4:auto_generated.address_a[6]
address_a[7] => altsyncram_m5b4:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m5b4:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_m5b4:auto_generated.q_a[0]
q_a[1] <= altsyncram_m5b4:auto_generated.q_a[1]
q_a[2] <= altsyncram_m5b4:auto_generated.q_a[2]
q_a[3] <= altsyncram_m5b4:auto_generated.q_a[3]
q_a[4] <= altsyncram_m5b4:auto_generated.q_a[4]
q_a[5] <= altsyncram_m5b4:auto_generated.q_a[5]
q_a[6] <= altsyncram_m5b4:auto_generated.q_a[6]
q_a[7] <= altsyncram_m5b4:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated
address_a[0] => altsyncram_kq83:altsyncram1.address_a[0]
address_a[1] => altsyncram_kq83:altsyncram1.address_a[1]
address_a[2] => altsyncram_kq83:altsyncram1.address_a[2]
address_a[3] => altsyncram_kq83:altsyncram1.address_a[3]
address_a[4] => altsyncram_kq83:altsyncram1.address_a[4]
address_a[5] => altsyncram_kq83:altsyncram1.address_a[5]
address_a[6] => altsyncram_kq83:altsyncram1.address_a[6]
address_a[7] => altsyncram_kq83:altsyncram1.address_a[7]
clock0 => altsyncram_kq83:altsyncram1.clock0
data_a[0] => altsyncram_kq83:altsyncram1.data_a[0]
data_a[1] => altsyncram_kq83:altsyncram1.data_a[1]
data_a[2] => altsyncram_kq83:altsyncram1.data_a[2]
data_a[3] => altsyncram_kq83:altsyncram1.data_a[3]
data_a[4] => altsyncram_kq83:altsyncram1.data_a[4]
data_a[5] => altsyncram_kq83:altsyncram1.data_a[5]
data_a[6] => altsyncram_kq83:altsyncram1.data_a[6]
data_a[7] => altsyncram_kq83:altsyncram1.data_a[7]
q_a[0] <= altsyncram_kq83:altsyncram1.q_a[0]
q_a[1] <= altsyncram_kq83:altsyncram1.q_a[1]
q_a[2] <= altsyncram_kq83:altsyncram1.q_a[2]
q_a[3] <= altsyncram_kq83:altsyncram1.q_a[3]
q_a[4] <= altsyncram_kq83:altsyncram1.q_a[4]
q_a[5] <= altsyncram_kq83:altsyncram1.q_a[5]
q_a[6] <= altsyncram_kq83:altsyncram1.q_a[6]
q_a[7] <= altsyncram_kq83:altsyncram1.q_a[7]
wren_a => altsyncram_kq83:altsyncram1.wren_a


|ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|altsyncram_kq83:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|ksa|s_memory:s_memory_controller|altsyncram:altsyncram_component|altsyncram_m5b4:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|populate_s_mem_by_index:task1
clk => assign_by_index_done~reg0.CLK
clk => write_enable_out~reg0.CLK
clk => address[0].CLK
clk => address[1].CLK
clk => address[2].CLK
clk => address[3].CLK
clk => address[4].CLK
clk => address[5].CLK
clk => address[6].CLK
clk => address[7].CLK
clk => address[8].CLK
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => assign_by_index_done~reg0.ENA
reset => write_enable_out~reg0.ENA
address_out[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
write_enable_out <= write_enable_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
assign_by_index_done <= assign_by_index_done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ksa|switches_fsm:key_switches_control
CLOCK_50 => secret_key[0]~reg0.CLK
CLOCK_50 => secret_key[1]~reg0.CLK
CLOCK_50 => secret_key[2]~reg0.CLK
CLOCK_50 => secret_key[3]~reg0.CLK
CLOCK_50 => secret_key[4]~reg0.CLK
CLOCK_50 => secret_key[5]~reg0.CLK
CLOCK_50 => secret_key[6]~reg0.CLK
CLOCK_50 => secret_key[7]~reg0.CLK
CLOCK_50 => secret_key[8]~reg0.CLK
CLOCK_50 => secret_key[9]~reg0.CLK
CLOCK_50 => current_state[0].CLK
CLOCK_50 => current_state[1].CLK
CLOCK_50 => current_state[2].CLK
CLOCK_50 => current_state[3].CLK
reset => ~NO_FANOUT~
SW[0] => Equal0.IN19
SW[0] => secret_key[0]~reg0.DATAIN
SW[1] => Equal0.IN18
SW[1] => secret_key[1]~reg0.DATAIN
SW[2] => Equal0.IN17
SW[2] => secret_key[2]~reg0.DATAIN
SW[3] => Equal0.IN16
SW[3] => secret_key[3]~reg0.DATAIN
SW[4] => Equal0.IN15
SW[4] => secret_key[4]~reg0.DATAIN
SW[5] => Equal0.IN14
SW[5] => secret_key[5]~reg0.DATAIN
SW[6] => Equal0.IN13
SW[6] => secret_key[6]~reg0.DATAIN
SW[7] => Equal0.IN12
SW[7] => secret_key[7]~reg0.DATAIN
SW[8] => Equal0.IN11
SW[8] => secret_key[8]~reg0.DATAIN
SW[9] => Equal0.IN10
SW[9] => secret_key[9]~reg0.DATAIN
LEDR[0] <= secret_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= secret_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= secret_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= secret_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= secret_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= secret_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= secret_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= secret_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= secret_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= secret_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secret_key[0] <= secret_key[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secret_key[1] <= secret_key[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secret_key[2] <= secret_key[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secret_key[3] <= secret_key[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secret_key[4] <= secret_key[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secret_key[5] <= secret_key[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secret_key[6] <= secret_key[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secret_key[7] <= secret_key[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secret_key[8] <= secret_key[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
secret_key[9] <= secret_key[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
key_available <= key_available.DB_MAX_OUTPUT_PORT_TYPE
key_changed <= key_changed.DB_MAX_OUTPUT_PORT_TYPE


|ksa|shuffle_fsm:shuffle_control
CLOCK_50 => s_data_at_i[0].CLK
CLOCK_50 => s_data_at_i[1].CLK
CLOCK_50 => s_data_at_i[2].CLK
CLOCK_50 => s_data_at_i[3].CLK
CLOCK_50 => s_data_at_i[4].CLK
CLOCK_50 => s_data_at_i[5].CLK
CLOCK_50 => s_data_at_i[6].CLK
CLOCK_50 => s_data_at_i[7].CLK
CLOCK_50 => s_data_at_j[0].CLK
CLOCK_50 => s_data_at_j[1].CLK
CLOCK_50 => s_data_at_j[2].CLK
CLOCK_50 => s_data_at_j[3].CLK
CLOCK_50 => s_data_at_j[4].CLK
CLOCK_50 => s_data_at_j[5].CLK
CLOCK_50 => s_data_at_j[6].CLK
CLOCK_50 => s_data_at_j[7].CLK
CLOCK_50 => data_for_s_write[0]~reg0.CLK
CLOCK_50 => data_for_s_write[1]~reg0.CLK
CLOCK_50 => data_for_s_write[2]~reg0.CLK
CLOCK_50 => data_for_s_write[3]~reg0.CLK
CLOCK_50 => data_for_s_write[4]~reg0.CLK
CLOCK_50 => data_for_s_write[5]~reg0.CLK
CLOCK_50 => data_for_s_write[6]~reg0.CLK
CLOCK_50 => data_for_s_write[7]~reg0.CLK
CLOCK_50 => k[0].CLK
CLOCK_50 => k[1].CLK
CLOCK_50 => k[2].CLK
CLOCK_50 => k[3].CLK
CLOCK_50 => k[4].CLK
CLOCK_50 => k[5].CLK
CLOCK_50 => k[6].CLK
CLOCK_50 => k[7].CLK
CLOCK_50 => address_out[0]~reg0.CLK
CLOCK_50 => address_out[1]~reg0.CLK
CLOCK_50 => address_out[2]~reg0.CLK
CLOCK_50 => address_out[3]~reg0.CLK
CLOCK_50 => address_out[4]~reg0.CLK
CLOCK_50 => address_out[5]~reg0.CLK
CLOCK_50 => address_out[6]~reg0.CLK
CLOCK_50 => address_out[7]~reg0.CLK
CLOCK_50 => address_i[0].CLK
CLOCK_50 => address_i[1].CLK
CLOCK_50 => address_i[2].CLK
CLOCK_50 => address_i[3].CLK
CLOCK_50 => address_i[4].CLK
CLOCK_50 => address_i[5].CLK
CLOCK_50 => address_i[6].CLK
CLOCK_50 => address_i[7].CLK
CLOCK_50 => address_j[0].CLK
CLOCK_50 => address_j[1].CLK
CLOCK_50 => address_j[2].CLK
CLOCK_50 => address_j[3].CLK
CLOCK_50 => address_j[4].CLK
CLOCK_50 => address_j[5].CLK
CLOCK_50 => address_j[6].CLK
CLOCK_50 => address_j[7].CLK
CLOCK_50 => state[0].CLK
CLOCK_50 => state[1].CLK
CLOCK_50 => state[2].CLK
CLOCK_50 => state[3].CLK
CLOCK_50 => state[4].CLK
CLOCK_50 => state[5].CLK
CLOCK_50 => state[6].CLK
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => address_j.OUTPUTSELECT
reset => address_j.OUTPUTSELECT
reset => address_j.OUTPUTSELECT
reset => address_j.OUTPUTSELECT
reset => address_j.OUTPUTSELECT
reset => address_j.OUTPUTSELECT
reset => address_j.OUTPUTSELECT
reset => address_j.OUTPUTSELECT
reset => address_i.OUTPUTSELECT
reset => address_i.OUTPUTSELECT
reset => address_i.OUTPUTSELECT
reset => address_i.OUTPUTSELECT
reset => address_i.OUTPUTSELECT
reset => address_i.OUTPUTSELECT
reset => address_i.OUTPUTSELECT
reset => address_i.OUTPUTSELECT
reset => s_data_at_i[1].ENA
reset => s_data_at_i[0].ENA
reset => s_data_at_i[2].ENA
reset => s_data_at_i[3].ENA
reset => s_data_at_i[4].ENA
reset => s_data_at_i[5].ENA
reset => s_data_at_i[6].ENA
reset => s_data_at_i[7].ENA
reset => s_data_at_j[0].ENA
reset => s_data_at_j[1].ENA
reset => s_data_at_j[2].ENA
reset => s_data_at_j[3].ENA
reset => s_data_at_j[4].ENA
reset => s_data_at_j[5].ENA
reset => s_data_at_j[6].ENA
reset => s_data_at_j[7].ENA
reset => data_for_s_write[0]~reg0.ENA
reset => data_for_s_write[1]~reg0.ENA
reset => data_for_s_write[2]~reg0.ENA
reset => data_for_s_write[3]~reg0.ENA
reset => data_for_s_write[4]~reg0.ENA
reset => data_for_s_write[5]~reg0.ENA
reset => data_for_s_write[6]~reg0.ENA
reset => data_for_s_write[7]~reg0.ENA
reset => k[0].ENA
reset => k[1].ENA
reset => k[2].ENA
reset => k[3].ENA
reset => k[4].ENA
reset => k[5].ENA
reset => k[6].ENA
reset => k[7].ENA
reset => address_out[0]~reg0.ENA
reset => address_out[1]~reg0.ENA
reset => address_out[2]~reg0.ENA
reset => address_out[3]~reg0.ENA
reset => address_out[4]~reg0.ENA
reset => address_out[5]~reg0.ENA
reset => address_out[6]~reg0.ENA
reset => address_out[7]~reg0.ENA
secret_key[0] => Add3.IN16
secret_key[0] => Equal3.IN23
secret_key[1] => Add3.IN15
secret_key[1] => Equal3.IN22
secret_key[2] => Add3.IN14
secret_key[2] => Equal3.IN21
secret_key[3] => Add3.IN13
secret_key[3] => Equal3.IN20
secret_key[4] => Add3.IN12
secret_key[4] => Equal3.IN19
secret_key[5] => Add3.IN11
secret_key[5] => Equal3.IN18
secret_key[6] => Add3.IN10
secret_key[6] => Equal3.IN17
secret_key[7] => Add3.IN9
secret_key[7] => Equal3.IN16
secret_key[8] => Add1.IN16
secret_key[8] => Equal3.IN15
secret_key[9] => Add1.IN15
secret_key[9] => Equal3.IN14
secret_key[10] => Add1.IN14
secret_key[10] => Equal3.IN13
secret_key[11] => Add1.IN13
secret_key[11] => Equal3.IN12
secret_key[12] => Add1.IN12
secret_key[12] => Equal3.IN11
secret_key[13] => Add1.IN11
secret_key[13] => Equal3.IN10
secret_key[14] => Add1.IN10
secret_key[14] => Equal3.IN9
secret_key[15] => Add1.IN9
secret_key[15] => Equal3.IN8
secret_key[16] => Add0.IN16
secret_key[16] => Equal3.IN7
secret_key[17] => Add0.IN15
secret_key[17] => Equal3.IN6
secret_key[18] => Add0.IN14
secret_key[18] => Equal3.IN5
secret_key[19] => Add0.IN13
secret_key[19] => Equal3.IN4
secret_key[20] => Add0.IN12
secret_key[20] => Equal3.IN3
secret_key[21] => Add0.IN11
secret_key[21] => Equal3.IN2
secret_key[22] => Add0.IN10
secret_key[22] => Equal3.IN1
secret_key[23] => Add0.IN9
secret_key[23] => Equal3.IN0
s_data_in[0] => Selector43.IN3
s_data_in[0] => Selector51.IN3
s_data_in[1] => Selector42.IN3
s_data_in[1] => Selector50.IN3
s_data_in[2] => Selector41.IN3
s_data_in[2] => Selector49.IN3
s_data_in[3] => Selector40.IN3
s_data_in[3] => Selector48.IN3
s_data_in[4] => Selector39.IN3
s_data_in[4] => Selector47.IN3
s_data_in[5] => Selector38.IN3
s_data_in[5] => Selector46.IN3
s_data_in[6] => Selector37.IN3
s_data_in[6] => Selector45.IN3
s_data_in[7] => Selector36.IN3
s_data_in[7] => Selector44.IN3
write_enable_out <= write_enable_out.DB_MAX_OUTPUT_PORT_TYPE
sij_ready <= sij_ready.DB_MAX_OUTPUT_PORT_TYPE
data_for_s_write[0] <= data_for_s_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_for_s_write[1] <= data_for_s_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_for_s_write[2] <= data_for_s_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_for_s_write[3] <= data_for_s_write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_for_s_write[4] <= data_for_s_write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_for_s_write[5] <= data_for_s_write[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_for_s_write[6] <= data_for_s_write[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_for_s_write[7] <= data_for_s_write[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[0] <= address_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[1] <= address_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[2] <= address_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[3] <= address_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[4] <= address_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[5] <= address_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[6] <= address_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address_out[7] <= address_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
shuffle_finished <= shuffle_finished.DB_MAX_OUTPUT_PORT_TYPE


|ksa|encrypted_data_memory:rom_memory
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1ju1:auto_generated.address_a[0]
address_a[1] => altsyncram_1ju1:auto_generated.address_a[1]
address_a[2] => altsyncram_1ju1:auto_generated.address_a[2]
address_a[3] => altsyncram_1ju1:auto_generated.address_a[3]
address_a[4] => altsyncram_1ju1:auto_generated.address_a[4]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1ju1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1ju1:auto_generated.q_a[0]
q_a[1] <= altsyncram_1ju1:auto_generated.q_a[1]
q_a[2] <= altsyncram_1ju1:auto_generated.q_a[2]
q_a[3] <= altsyncram_1ju1:auto_generated.q_a[3]
q_a[4] <= altsyncram_1ju1:auto_generated.q_a[4]
q_a[5] <= altsyncram_1ju1:auto_generated.q_a[5]
q_a[6] <= altsyncram_1ju1:auto_generated.q_a[6]
q_a[7] <= altsyncram_1ju1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated
address_a[0] => altsyncram_e803:altsyncram1.address_a[0]
address_a[1] => altsyncram_e803:altsyncram1.address_a[1]
address_a[2] => altsyncram_e803:altsyncram1.address_a[2]
address_a[3] => altsyncram_e803:altsyncram1.address_a[3]
address_a[4] => altsyncram_e803:altsyncram1.address_a[4]
clock0 => altsyncram_e803:altsyncram1.clock0
q_a[0] <= altsyncram_e803:altsyncram1.q_a[0]
q_a[1] <= altsyncram_e803:altsyncram1.q_a[1]
q_a[2] <= altsyncram_e803:altsyncram1.q_a[2]
q_a[3] <= altsyncram_e803:altsyncram1.q_a[3]
q_a[4] <= altsyncram_e803:altsyncram1.q_a[4]
q_a[5] <= altsyncram_e803:altsyncram1.q_a[5]
q_a[6] <= altsyncram_e803:altsyncram1.q_a[6]
q_a[7] <= altsyncram_e803:altsyncram1.q_a[7]


|ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|altsyncram_e803:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE


|ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|ksa|encrypted_data_memory:rom_memory|altsyncram:altsyncram_component|altsyncram_1ju1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ksa|read_rom_mem:comb_29
clk => rom_data_register[0][0].CLK
clk => rom_data_register[0][1].CLK
clk => rom_data_register[0][2].CLK
clk => rom_data_register[0][3].CLK
clk => rom_data_register[0][4].CLK
clk => rom_data_register[0][5].CLK
clk => rom_data_register[0][6].CLK
clk => rom_data_register[0][7].CLK
clk => rom_data_register[1][0].CLK
clk => rom_data_register[1][1].CLK
clk => rom_data_register[1][2].CLK
clk => rom_data_register[1][3].CLK
clk => rom_data_register[1][4].CLK
clk => rom_data_register[1][5].CLK
clk => rom_data_register[1][6].CLK
clk => rom_data_register[1][7].CLK
clk => rom_data_register[2][0].CLK
clk => rom_data_register[2][1].CLK
clk => rom_data_register[2][2].CLK
clk => rom_data_register[2][3].CLK
clk => rom_data_register[2][4].CLK
clk => rom_data_register[2][5].CLK
clk => rom_data_register[2][6].CLK
clk => rom_data_register[2][7].CLK
clk => rom_data_register[3][0].CLK
clk => rom_data_register[3][1].CLK
clk => rom_data_register[3][2].CLK
clk => rom_data_register[3][3].CLK
clk => rom_data_register[3][4].CLK
clk => rom_data_register[3][5].CLK
clk => rom_data_register[3][6].CLK
clk => rom_data_register[3][7].CLK
clk => rom_data_register[4][0].CLK
clk => rom_data_register[4][1].CLK
clk => rom_data_register[4][2].CLK
clk => rom_data_register[4][3].CLK
clk => rom_data_register[4][4].CLK
clk => rom_data_register[4][5].CLK
clk => rom_data_register[4][6].CLK
clk => rom_data_register[4][7].CLK
clk => rom_data_register[5][0].CLK
clk => rom_data_register[5][1].CLK
clk => rom_data_register[5][2].CLK
clk => rom_data_register[5][3].CLK
clk => rom_data_register[5][4].CLK
clk => rom_data_register[5][5].CLK
clk => rom_data_register[5][6].CLK
clk => rom_data_register[5][7].CLK
clk => rom_data_register[6][0].CLK
clk => rom_data_register[6][1].CLK
clk => rom_data_register[6][2].CLK
clk => rom_data_register[6][3].CLK
clk => rom_data_register[6][4].CLK
clk => rom_data_register[6][5].CLK
clk => rom_data_register[6][6].CLK
clk => rom_data_register[6][7].CLK
clk => rom_data_register[7][0].CLK
clk => rom_data_register[7][1].CLK
clk => rom_data_register[7][2].CLK
clk => rom_data_register[7][3].CLK
clk => rom_data_register[7][4].CLK
clk => rom_data_register[7][5].CLK
clk => rom_data_register[7][6].CLK
clk => rom_data_register[7][7].CLK
clk => rom_data_register[8][0].CLK
clk => rom_data_register[8][1].CLK
clk => rom_data_register[8][2].CLK
clk => rom_data_register[8][3].CLK
clk => rom_data_register[8][4].CLK
clk => rom_data_register[8][5].CLK
clk => rom_data_register[8][6].CLK
clk => rom_data_register[8][7].CLK
clk => rom_data_register[9][0].CLK
clk => rom_data_register[9][1].CLK
clk => rom_data_register[9][2].CLK
clk => rom_data_register[9][3].CLK
clk => rom_data_register[9][4].CLK
clk => rom_data_register[9][5].CLK
clk => rom_data_register[9][6].CLK
clk => rom_data_register[9][7].CLK
clk => rom_data_register[10][0].CLK
clk => rom_data_register[10][1].CLK
clk => rom_data_register[10][2].CLK
clk => rom_data_register[10][3].CLK
clk => rom_data_register[10][4].CLK
clk => rom_data_register[10][5].CLK
clk => rom_data_register[10][6].CLK
clk => rom_data_register[10][7].CLK
clk => rom_data_register[11][0].CLK
clk => rom_data_register[11][1].CLK
clk => rom_data_register[11][2].CLK
clk => rom_data_register[11][3].CLK
clk => rom_data_register[11][4].CLK
clk => rom_data_register[11][5].CLK
clk => rom_data_register[11][6].CLK
clk => rom_data_register[11][7].CLK
clk => rom_data_register[12][0].CLK
clk => rom_data_register[12][1].CLK
clk => rom_data_register[12][2].CLK
clk => rom_data_register[12][3].CLK
clk => rom_data_register[12][4].CLK
clk => rom_data_register[12][5].CLK
clk => rom_data_register[12][6].CLK
clk => rom_data_register[12][7].CLK
clk => rom_data_register[13][0].CLK
clk => rom_data_register[13][1].CLK
clk => rom_data_register[13][2].CLK
clk => rom_data_register[13][3].CLK
clk => rom_data_register[13][4].CLK
clk => rom_data_register[13][5].CLK
clk => rom_data_register[13][6].CLK
clk => rom_data_register[13][7].CLK
clk => rom_data_register[14][0].CLK
clk => rom_data_register[14][1].CLK
clk => rom_data_register[14][2].CLK
clk => rom_data_register[14][3].CLK
clk => rom_data_register[14][4].CLK
clk => rom_data_register[14][5].CLK
clk => rom_data_register[14][6].CLK
clk => rom_data_register[14][7].CLK
clk => rom_data_register[15][0].CLK
clk => rom_data_register[15][1].CLK
clk => rom_data_register[15][2].CLK
clk => rom_data_register[15][3].CLK
clk => rom_data_register[15][4].CLK
clk => rom_data_register[15][5].CLK
clk => rom_data_register[15][6].CLK
clk => rom_data_register[15][7].CLK
clk => rom_data_register[16][0].CLK
clk => rom_data_register[16][1].CLK
clk => rom_data_register[16][2].CLK
clk => rom_data_register[16][3].CLK
clk => rom_data_register[16][4].CLK
clk => rom_data_register[16][5].CLK
clk => rom_data_register[16][6].CLK
clk => rom_data_register[16][7].CLK
clk => rom_data_register[17][0].CLK
clk => rom_data_register[17][1].CLK
clk => rom_data_register[17][2].CLK
clk => rom_data_register[17][3].CLK
clk => rom_data_register[17][4].CLK
clk => rom_data_register[17][5].CLK
clk => rom_data_register[17][6].CLK
clk => rom_data_register[17][7].CLK
clk => rom_data_register[18][0].CLK
clk => rom_data_register[18][1].CLK
clk => rom_data_register[18][2].CLK
clk => rom_data_register[18][3].CLK
clk => rom_data_register[18][4].CLK
clk => rom_data_register[18][5].CLK
clk => rom_data_register[18][6].CLK
clk => rom_data_register[18][7].CLK
clk => rom_data_register[19][0].CLK
clk => rom_data_register[19][1].CLK
clk => rom_data_register[19][2].CLK
clk => rom_data_register[19][3].CLK
clk => rom_data_register[19][4].CLK
clk => rom_data_register[19][5].CLK
clk => rom_data_register[19][6].CLK
clk => rom_data_register[19][7].CLK
clk => rom_data_register[20][0].CLK
clk => rom_data_register[20][1].CLK
clk => rom_data_register[20][2].CLK
clk => rom_data_register[20][3].CLK
clk => rom_data_register[20][4].CLK
clk => rom_data_register[20][5].CLK
clk => rom_data_register[20][6].CLK
clk => rom_data_register[20][7].CLK
clk => rom_data_register[21][0].CLK
clk => rom_data_register[21][1].CLK
clk => rom_data_register[21][2].CLK
clk => rom_data_register[21][3].CLK
clk => rom_data_register[21][4].CLK
clk => rom_data_register[21][5].CLK
clk => rom_data_register[21][6].CLK
clk => rom_data_register[21][7].CLK
clk => rom_data_register[22][0].CLK
clk => rom_data_register[22][1].CLK
clk => rom_data_register[22][2].CLK
clk => rom_data_register[22][3].CLK
clk => rom_data_register[22][4].CLK
clk => rom_data_register[22][5].CLK
clk => rom_data_register[22][6].CLK
clk => rom_data_register[22][7].CLK
clk => rom_data_register[23][0].CLK
clk => rom_data_register[23][1].CLK
clk => rom_data_register[23][2].CLK
clk => rom_data_register[23][3].CLK
clk => rom_data_register[23][4].CLK
clk => rom_data_register[23][5].CLK
clk => rom_data_register[23][6].CLK
clk => rom_data_register[23][7].CLK
clk => rom_data_register[24][0].CLK
clk => rom_data_register[24][1].CLK
clk => rom_data_register[24][2].CLK
clk => rom_data_register[24][3].CLK
clk => rom_data_register[24][4].CLK
clk => rom_data_register[24][5].CLK
clk => rom_data_register[24][6].CLK
clk => rom_data_register[24][7].CLK
clk => rom_data_register[25][0].CLK
clk => rom_data_register[25][1].CLK
clk => rom_data_register[25][2].CLK
clk => rom_data_register[25][3].CLK
clk => rom_data_register[25][4].CLK
clk => rom_data_register[25][5].CLK
clk => rom_data_register[25][6].CLK
clk => rom_data_register[25][7].CLK
clk => rom_data_register[26][0].CLK
clk => rom_data_register[26][1].CLK
clk => rom_data_register[26][2].CLK
clk => rom_data_register[26][3].CLK
clk => rom_data_register[26][4].CLK
clk => rom_data_register[26][5].CLK
clk => rom_data_register[26][6].CLK
clk => rom_data_register[26][7].CLK
clk => rom_data_register[27][0].CLK
clk => rom_data_register[27][1].CLK
clk => rom_data_register[27][2].CLK
clk => rom_data_register[27][3].CLK
clk => rom_data_register[27][4].CLK
clk => rom_data_register[27][5].CLK
clk => rom_data_register[27][6].CLK
clk => rom_data_register[27][7].CLK
clk => rom_data_register[28][0].CLK
clk => rom_data_register[28][1].CLK
clk => rom_data_register[28][2].CLK
clk => rom_data_register[28][3].CLK
clk => rom_data_register[28][4].CLK
clk => rom_data_register[28][5].CLK
clk => rom_data_register[28][6].CLK
clk => rom_data_register[28][7].CLK
clk => rom_data_register[29][0].CLK
clk => rom_data_register[29][1].CLK
clk => rom_data_register[29][2].CLK
clk => rom_data_register[29][3].CLK
clk => rom_data_register[29][4].CLK
clk => rom_data_register[29][5].CLK
clk => rom_data_register[29][6].CLK
clk => rom_data_register[29][7].CLK
clk => rom_data_register[30][0].CLK
clk => rom_data_register[30][1].CLK
clk => rom_data_register[30][2].CLK
clk => rom_data_register[30][3].CLK
clk => rom_data_register[30][4].CLK
clk => rom_data_register[30][5].CLK
clk => rom_data_register[30][6].CLK
clk => rom_data_register[30][7].CLK
clk => rom_data_register[31][0].CLK
clk => rom_data_register[31][1].CLK
clk => rom_data_register[31][2].CLK
clk => rom_data_register[31][3].CLK
clk => rom_data_register[31][4].CLK
clk => rom_data_register[31][5].CLK
clk => rom_data_register[31][6].CLK
clk => rom_data_register[31][7].CLK
clk => done~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => current_index[0].CLK
clk => current_index[1].CLK
clk => current_index[2].CLK
clk => current_index[3].CLK
clk => current_index[4].CLK
clk => current_index[5].CLK
clk => current_index[6].CLK
reset => current_index.OUTPUTSELECT
reset => current_index.OUTPUTSELECT
reset => current_index.OUTPUTSELECT
reset => current_index.OUTPUTSELECT
reset => current_index.OUTPUTSELECT
reset => current_index.OUTPUTSELECT
reset => current_index.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => rom_data_register[2][5].ENA
reset => rom_data_register[2][4].ENA
reset => rom_data_register[2][3].ENA
reset => rom_data_register[2][2].ENA
reset => rom_data_register[2][1].ENA
reset => rom_data_register[2][0].ENA
reset => rom_data_register[1][7].ENA
reset => rom_data_register[1][6].ENA
reset => rom_data_register[1][5].ENA
reset => rom_data_register[1][4].ENA
reset => rom_data_register[1][3].ENA
reset => rom_data_register[1][2].ENA
reset => rom_data_register[1][1].ENA
reset => rom_data_register[1][0].ENA
reset => rom_data_register[0][7].ENA
reset => rom_data_register[0][6].ENA
reset => rom_data_register[0][5].ENA
reset => rom_data_register[0][4].ENA
reset => rom_data_register[0][3].ENA
reset => rom_data_register[0][2].ENA
reset => rom_data_register[0][1].ENA
reset => rom_data_register[0][0].ENA
reset => rom_data_register[2][6].ENA
reset => rom_data_register[2][7].ENA
reset => rom_data_register[3][0].ENA
reset => rom_data_register[3][1].ENA
reset => rom_data_register[3][2].ENA
reset => rom_data_register[3][3].ENA
reset => rom_data_register[3][4].ENA
reset => rom_data_register[3][5].ENA
reset => rom_data_register[3][6].ENA
reset => rom_data_register[3][7].ENA
reset => rom_data_register[4][0].ENA
reset => rom_data_register[4][1].ENA
reset => rom_data_register[4][2].ENA
reset => rom_data_register[4][3].ENA
reset => rom_data_register[4][4].ENA
reset => rom_data_register[4][5].ENA
reset => rom_data_register[4][6].ENA
reset => rom_data_register[4][7].ENA
reset => rom_data_register[5][0].ENA
reset => rom_data_register[5][1].ENA
reset => rom_data_register[5][2].ENA
reset => rom_data_register[5][3].ENA
reset => rom_data_register[5][4].ENA
reset => rom_data_register[5][5].ENA
reset => rom_data_register[5][6].ENA
reset => rom_data_register[5][7].ENA
reset => rom_data_register[6][0].ENA
reset => rom_data_register[6][1].ENA
reset => rom_data_register[6][2].ENA
reset => rom_data_register[6][3].ENA
reset => rom_data_register[6][4].ENA
reset => rom_data_register[6][5].ENA
reset => rom_data_register[6][6].ENA
reset => rom_data_register[6][7].ENA
reset => rom_data_register[7][0].ENA
reset => rom_data_register[7][1].ENA
reset => rom_data_register[7][2].ENA
reset => rom_data_register[7][3].ENA
reset => rom_data_register[7][4].ENA
reset => rom_data_register[7][5].ENA
reset => rom_data_register[7][6].ENA
reset => rom_data_register[7][7].ENA
reset => rom_data_register[8][0].ENA
reset => rom_data_register[8][1].ENA
reset => rom_data_register[8][2].ENA
reset => rom_data_register[8][3].ENA
reset => rom_data_register[8][4].ENA
reset => rom_data_register[8][5].ENA
reset => rom_data_register[8][6].ENA
reset => rom_data_register[8][7].ENA
reset => rom_data_register[9][0].ENA
reset => rom_data_register[9][1].ENA
reset => rom_data_register[9][2].ENA
reset => rom_data_register[9][3].ENA
reset => rom_data_register[9][4].ENA
reset => rom_data_register[9][5].ENA
reset => rom_data_register[9][6].ENA
reset => rom_data_register[9][7].ENA
reset => rom_data_register[10][0].ENA
reset => rom_data_register[10][1].ENA
reset => rom_data_register[10][2].ENA
reset => rom_data_register[10][3].ENA
reset => rom_data_register[10][4].ENA
reset => rom_data_register[10][5].ENA
reset => rom_data_register[10][6].ENA
reset => rom_data_register[10][7].ENA
reset => rom_data_register[11][0].ENA
reset => rom_data_register[11][1].ENA
reset => rom_data_register[11][2].ENA
reset => rom_data_register[11][3].ENA
reset => rom_data_register[11][4].ENA
reset => rom_data_register[11][5].ENA
reset => rom_data_register[11][6].ENA
reset => rom_data_register[11][7].ENA
reset => rom_data_register[12][0].ENA
reset => rom_data_register[12][1].ENA
reset => rom_data_register[12][2].ENA
reset => rom_data_register[12][3].ENA
reset => rom_data_register[12][4].ENA
reset => rom_data_register[12][5].ENA
reset => rom_data_register[12][6].ENA
reset => rom_data_register[12][7].ENA
reset => rom_data_register[13][0].ENA
reset => rom_data_register[13][1].ENA
reset => rom_data_register[13][2].ENA
reset => rom_data_register[13][3].ENA
reset => rom_data_register[13][4].ENA
reset => rom_data_register[13][5].ENA
reset => rom_data_register[13][6].ENA
reset => rom_data_register[13][7].ENA
reset => rom_data_register[14][0].ENA
reset => rom_data_register[14][1].ENA
reset => rom_data_register[14][2].ENA
reset => rom_data_register[14][3].ENA
reset => rom_data_register[14][4].ENA
reset => rom_data_register[14][5].ENA
reset => rom_data_register[14][6].ENA
reset => rom_data_register[14][7].ENA
reset => rom_data_register[15][0].ENA
reset => rom_data_register[15][1].ENA
reset => rom_data_register[15][2].ENA
reset => rom_data_register[15][3].ENA
reset => rom_data_register[15][4].ENA
reset => rom_data_register[15][5].ENA
reset => rom_data_register[15][6].ENA
reset => rom_data_register[15][7].ENA
reset => rom_data_register[16][0].ENA
reset => rom_data_register[16][1].ENA
reset => rom_data_register[16][2].ENA
reset => rom_data_register[16][3].ENA
reset => rom_data_register[16][4].ENA
reset => rom_data_register[16][5].ENA
reset => rom_data_register[16][6].ENA
reset => rom_data_register[16][7].ENA
reset => rom_data_register[17][0].ENA
reset => rom_data_register[17][1].ENA
reset => rom_data_register[17][2].ENA
reset => rom_data_register[17][3].ENA
reset => rom_data_register[17][4].ENA
reset => rom_data_register[17][5].ENA
reset => rom_data_register[17][6].ENA
reset => rom_data_register[17][7].ENA
reset => rom_data_register[18][0].ENA
reset => rom_data_register[18][1].ENA
reset => rom_data_register[18][2].ENA
reset => rom_data_register[18][3].ENA
reset => rom_data_register[18][4].ENA
reset => rom_data_register[18][5].ENA
reset => rom_data_register[18][6].ENA
reset => rom_data_register[18][7].ENA
reset => rom_data_register[19][0].ENA
reset => rom_data_register[19][1].ENA
reset => rom_data_register[19][2].ENA
reset => rom_data_register[19][3].ENA
reset => rom_data_register[19][4].ENA
reset => rom_data_register[19][5].ENA
reset => rom_data_register[19][6].ENA
reset => rom_data_register[19][7].ENA
reset => rom_data_register[20][0].ENA
reset => rom_data_register[20][1].ENA
reset => rom_data_register[20][2].ENA
reset => rom_data_register[20][3].ENA
reset => rom_data_register[20][4].ENA
reset => rom_data_register[20][5].ENA
reset => rom_data_register[20][6].ENA
reset => rom_data_register[20][7].ENA
reset => rom_data_register[21][0].ENA
reset => rom_data_register[21][1].ENA
reset => rom_data_register[21][2].ENA
reset => rom_data_register[21][3].ENA
reset => rom_data_register[21][4].ENA
reset => rom_data_register[21][5].ENA
reset => rom_data_register[21][6].ENA
reset => rom_data_register[21][7].ENA
reset => rom_data_register[22][0].ENA
reset => rom_data_register[22][1].ENA
reset => rom_data_register[22][2].ENA
reset => rom_data_register[22][3].ENA
reset => rom_data_register[22][4].ENA
reset => rom_data_register[22][5].ENA
reset => rom_data_register[22][6].ENA
reset => rom_data_register[22][7].ENA
reset => rom_data_register[23][0].ENA
reset => rom_data_register[23][1].ENA
reset => rom_data_register[23][2].ENA
reset => rom_data_register[23][3].ENA
reset => rom_data_register[23][4].ENA
reset => rom_data_register[23][5].ENA
reset => rom_data_register[23][6].ENA
reset => rom_data_register[23][7].ENA
reset => rom_data_register[24][0].ENA
reset => rom_data_register[24][1].ENA
reset => rom_data_register[24][2].ENA
reset => rom_data_register[24][3].ENA
reset => rom_data_register[24][4].ENA
reset => rom_data_register[24][5].ENA
reset => rom_data_register[24][6].ENA
reset => rom_data_register[24][7].ENA
reset => rom_data_register[25][0].ENA
reset => rom_data_register[25][1].ENA
reset => rom_data_register[25][2].ENA
reset => rom_data_register[25][3].ENA
reset => rom_data_register[25][4].ENA
reset => rom_data_register[25][5].ENA
reset => rom_data_register[25][6].ENA
reset => rom_data_register[25][7].ENA
reset => rom_data_register[26][0].ENA
reset => rom_data_register[26][1].ENA
reset => rom_data_register[26][2].ENA
reset => rom_data_register[26][3].ENA
reset => rom_data_register[26][4].ENA
reset => rom_data_register[26][5].ENA
reset => rom_data_register[26][6].ENA
reset => rom_data_register[26][7].ENA
reset => rom_data_register[27][0].ENA
reset => rom_data_register[27][1].ENA
reset => rom_data_register[27][2].ENA
reset => rom_data_register[27][3].ENA
reset => rom_data_register[27][4].ENA
reset => rom_data_register[27][5].ENA
reset => rom_data_register[27][6].ENA
reset => rom_data_register[27][7].ENA
reset => rom_data_register[28][0].ENA
reset => rom_data_register[28][1].ENA
reset => rom_data_register[28][2].ENA
reset => rom_data_register[28][3].ENA
reset => rom_data_register[28][4].ENA
reset => rom_data_register[28][5].ENA
reset => rom_data_register[28][6].ENA
reset => rom_data_register[28][7].ENA
reset => rom_data_register[29][0].ENA
reset => rom_data_register[29][1].ENA
reset => rom_data_register[29][2].ENA
reset => rom_data_register[29][3].ENA
reset => rom_data_register[29][4].ENA
reset => rom_data_register[29][5].ENA
reset => rom_data_register[29][6].ENA
reset => rom_data_register[29][7].ENA
reset => rom_data_register[30][0].ENA
reset => rom_data_register[30][1].ENA
reset => rom_data_register[30][2].ENA
reset => rom_data_register[30][3].ENA
reset => rom_data_register[30][4].ENA
reset => rom_data_register[30][5].ENA
reset => rom_data_register[30][6].ENA
reset => rom_data_register[30][7].ENA
reset => rom_data_register[31][0].ENA
reset => rom_data_register[31][1].ENA
reset => rom_data_register[31][2].ENA
reset => rom_data_register[31][3].ENA
reset => rom_data_register[31][4].ENA
reset => rom_data_register[31][5].ENA
reset => rom_data_register[31][6].ENA
reset => rom_data_register[31][7].ENA
reset => done~reg0.ENA
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[0] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[1] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[2] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[3] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[4] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[5] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[6] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
rom_q_data_in[7] => rom_data_register.DATAB
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= current_index[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= current_index[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= current_index[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= current_index[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= current_index[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= current_index[5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[0][0] <= rom_data_register[0][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[0][1] <= rom_data_register[0][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[0][2] <= rom_data_register[0][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[0][3] <= rom_data_register[0][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[0][4] <= rom_data_register[0][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[0][5] <= rom_data_register[0][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[0][6] <= rom_data_register[0][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[0][7] <= rom_data_register[0][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[1][0] <= rom_data_register[1][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[1][1] <= rom_data_register[1][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[1][2] <= rom_data_register[1][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[1][3] <= rom_data_register[1][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[1][4] <= rom_data_register[1][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[1][5] <= rom_data_register[1][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[1][6] <= rom_data_register[1][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[1][7] <= rom_data_register[1][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[2][0] <= rom_data_register[2][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[2][1] <= rom_data_register[2][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[2][2] <= rom_data_register[2][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[2][3] <= rom_data_register[2][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[2][4] <= rom_data_register[2][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[2][5] <= rom_data_register[2][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[2][6] <= rom_data_register[2][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[2][7] <= rom_data_register[2][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[3][0] <= rom_data_register[3][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[3][1] <= rom_data_register[3][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[3][2] <= rom_data_register[3][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[3][3] <= rom_data_register[3][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[3][4] <= rom_data_register[3][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[3][5] <= rom_data_register[3][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[3][6] <= rom_data_register[3][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[3][7] <= rom_data_register[3][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[4][0] <= rom_data_register[4][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[4][1] <= rom_data_register[4][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[4][2] <= rom_data_register[4][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[4][3] <= rom_data_register[4][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[4][4] <= rom_data_register[4][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[4][5] <= rom_data_register[4][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[4][6] <= rom_data_register[4][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[4][7] <= rom_data_register[4][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[5][0] <= rom_data_register[5][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[5][1] <= rom_data_register[5][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[5][2] <= rom_data_register[5][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[5][3] <= rom_data_register[5][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[5][4] <= rom_data_register[5][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[5][5] <= rom_data_register[5][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[5][6] <= rom_data_register[5][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[5][7] <= rom_data_register[5][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[6][0] <= rom_data_register[6][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[6][1] <= rom_data_register[6][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[6][2] <= rom_data_register[6][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[6][3] <= rom_data_register[6][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[6][4] <= rom_data_register[6][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[6][5] <= rom_data_register[6][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[6][6] <= rom_data_register[6][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[6][7] <= rom_data_register[6][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[7][0] <= rom_data_register[7][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[7][1] <= rom_data_register[7][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[7][2] <= rom_data_register[7][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[7][3] <= rom_data_register[7][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[7][4] <= rom_data_register[7][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[7][5] <= rom_data_register[7][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[7][6] <= rom_data_register[7][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[7][7] <= rom_data_register[7][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[8][0] <= rom_data_register[8][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[8][1] <= rom_data_register[8][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[8][2] <= rom_data_register[8][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[8][3] <= rom_data_register[8][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[8][4] <= rom_data_register[8][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[8][5] <= rom_data_register[8][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[8][6] <= rom_data_register[8][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[8][7] <= rom_data_register[8][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[9][0] <= rom_data_register[9][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[9][1] <= rom_data_register[9][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[9][2] <= rom_data_register[9][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[9][3] <= rom_data_register[9][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[9][4] <= rom_data_register[9][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[9][5] <= rom_data_register[9][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[9][6] <= rom_data_register[9][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[9][7] <= rom_data_register[9][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[10][0] <= rom_data_register[10][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[10][1] <= rom_data_register[10][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[10][2] <= rom_data_register[10][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[10][3] <= rom_data_register[10][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[10][4] <= rom_data_register[10][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[10][5] <= rom_data_register[10][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[10][6] <= rom_data_register[10][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[10][7] <= rom_data_register[10][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[11][0] <= rom_data_register[11][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[11][1] <= rom_data_register[11][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[11][2] <= rom_data_register[11][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[11][3] <= rom_data_register[11][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[11][4] <= rom_data_register[11][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[11][5] <= rom_data_register[11][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[11][6] <= rom_data_register[11][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[11][7] <= rom_data_register[11][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[12][0] <= rom_data_register[12][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[12][1] <= rom_data_register[12][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[12][2] <= rom_data_register[12][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[12][3] <= rom_data_register[12][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[12][4] <= rom_data_register[12][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[12][5] <= rom_data_register[12][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[12][6] <= rom_data_register[12][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[12][7] <= rom_data_register[12][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[13][0] <= rom_data_register[13][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[13][1] <= rom_data_register[13][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[13][2] <= rom_data_register[13][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[13][3] <= rom_data_register[13][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[13][4] <= rom_data_register[13][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[13][5] <= rom_data_register[13][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[13][6] <= rom_data_register[13][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[13][7] <= rom_data_register[13][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[14][0] <= rom_data_register[14][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[14][1] <= rom_data_register[14][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[14][2] <= rom_data_register[14][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[14][3] <= rom_data_register[14][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[14][4] <= rom_data_register[14][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[14][5] <= rom_data_register[14][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[14][6] <= rom_data_register[14][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[14][7] <= rom_data_register[14][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[15][0] <= rom_data_register[15][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[15][1] <= rom_data_register[15][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[15][2] <= rom_data_register[15][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[15][3] <= rom_data_register[15][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[15][4] <= rom_data_register[15][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[15][5] <= rom_data_register[15][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[15][6] <= rom_data_register[15][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[15][7] <= rom_data_register[15][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[16][0] <= rom_data_register[16][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[16][1] <= rom_data_register[16][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[16][2] <= rom_data_register[16][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[16][3] <= rom_data_register[16][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[16][4] <= rom_data_register[16][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[16][5] <= rom_data_register[16][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[16][6] <= rom_data_register[16][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[16][7] <= rom_data_register[16][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[17][0] <= rom_data_register[17][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[17][1] <= rom_data_register[17][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[17][2] <= rom_data_register[17][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[17][3] <= rom_data_register[17][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[17][4] <= rom_data_register[17][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[17][5] <= rom_data_register[17][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[17][6] <= rom_data_register[17][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[17][7] <= rom_data_register[17][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[18][0] <= rom_data_register[18][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[18][1] <= rom_data_register[18][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[18][2] <= rom_data_register[18][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[18][3] <= rom_data_register[18][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[18][4] <= rom_data_register[18][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[18][5] <= rom_data_register[18][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[18][6] <= rom_data_register[18][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[18][7] <= rom_data_register[18][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[19][0] <= rom_data_register[19][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[19][1] <= rom_data_register[19][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[19][2] <= rom_data_register[19][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[19][3] <= rom_data_register[19][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[19][4] <= rom_data_register[19][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[19][5] <= rom_data_register[19][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[19][6] <= rom_data_register[19][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[19][7] <= rom_data_register[19][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[20][0] <= rom_data_register[20][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[20][1] <= rom_data_register[20][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[20][2] <= rom_data_register[20][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[20][3] <= rom_data_register[20][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[20][4] <= rom_data_register[20][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[20][5] <= rom_data_register[20][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[20][6] <= rom_data_register[20][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[20][7] <= rom_data_register[20][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[21][0] <= rom_data_register[21][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[21][1] <= rom_data_register[21][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[21][2] <= rom_data_register[21][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[21][3] <= rom_data_register[21][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[21][4] <= rom_data_register[21][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[21][5] <= rom_data_register[21][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[21][6] <= rom_data_register[21][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[21][7] <= rom_data_register[21][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[22][0] <= rom_data_register[22][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[22][1] <= rom_data_register[22][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[22][2] <= rom_data_register[22][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[22][3] <= rom_data_register[22][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[22][4] <= rom_data_register[22][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[22][5] <= rom_data_register[22][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[22][6] <= rom_data_register[22][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[22][7] <= rom_data_register[22][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[23][0] <= rom_data_register[23][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[23][1] <= rom_data_register[23][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[23][2] <= rom_data_register[23][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[23][3] <= rom_data_register[23][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[23][4] <= rom_data_register[23][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[23][5] <= rom_data_register[23][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[23][6] <= rom_data_register[23][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[23][7] <= rom_data_register[23][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[24][0] <= rom_data_register[24][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[24][1] <= rom_data_register[24][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[24][2] <= rom_data_register[24][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[24][3] <= rom_data_register[24][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[24][4] <= rom_data_register[24][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[24][5] <= rom_data_register[24][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[24][6] <= rom_data_register[24][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[24][7] <= rom_data_register[24][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[25][0] <= rom_data_register[25][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[25][1] <= rom_data_register[25][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[25][2] <= rom_data_register[25][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[25][3] <= rom_data_register[25][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[25][4] <= rom_data_register[25][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[25][5] <= rom_data_register[25][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[25][6] <= rom_data_register[25][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[25][7] <= rom_data_register[25][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[26][0] <= rom_data_register[26][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[26][1] <= rom_data_register[26][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[26][2] <= rom_data_register[26][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[26][3] <= rom_data_register[26][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[26][4] <= rom_data_register[26][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[26][5] <= rom_data_register[26][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[26][6] <= rom_data_register[26][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[26][7] <= rom_data_register[26][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[27][0] <= rom_data_register[27][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[27][1] <= rom_data_register[27][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[27][2] <= rom_data_register[27][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[27][3] <= rom_data_register[27][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[27][4] <= rom_data_register[27][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[27][5] <= rom_data_register[27][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[27][6] <= rom_data_register[27][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[27][7] <= rom_data_register[27][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[28][0] <= rom_data_register[28][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[28][1] <= rom_data_register[28][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[28][2] <= rom_data_register[28][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[28][3] <= rom_data_register[28][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[28][4] <= rom_data_register[28][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[28][5] <= rom_data_register[28][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[28][6] <= rom_data_register[28][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[28][7] <= rom_data_register[28][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[29][0] <= rom_data_register[29][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[29][1] <= rom_data_register[29][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[29][2] <= rom_data_register[29][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[29][3] <= rom_data_register[29][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[29][4] <= rom_data_register[29][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[29][5] <= rom_data_register[29][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[29][6] <= rom_data_register[29][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[29][7] <= rom_data_register[29][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[30][0] <= rom_data_register[30][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[30][1] <= rom_data_register[30][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[30][2] <= rom_data_register[30][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[30][3] <= rom_data_register[30][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[30][4] <= rom_data_register[30][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[30][5] <= rom_data_register[30][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[30][6] <= rom_data_register[30][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[30][7] <= rom_data_register[30][7].DB_MAX_OUTPUT_PORT_TYPE
rom_data[31][0] <= rom_data_register[31][0].DB_MAX_OUTPUT_PORT_TYPE
rom_data[31][1] <= rom_data_register[31][1].DB_MAX_OUTPUT_PORT_TYPE
rom_data[31][2] <= rom_data_register[31][2].DB_MAX_OUTPUT_PORT_TYPE
rom_data[31][3] <= rom_data_register[31][3].DB_MAX_OUTPUT_PORT_TYPE
rom_data[31][4] <= rom_data_register[31][4].DB_MAX_OUTPUT_PORT_TYPE
rom_data[31][5] <= rom_data_register[31][5].DB_MAX_OUTPUT_PORT_TYPE
rom_data[31][6] <= rom_data_register[31][6].DB_MAX_OUTPUT_PORT_TYPE
rom_data[31][7] <= rom_data_register[31][7].DB_MAX_OUTPUT_PORT_TYPE


