vendor_name = ModelSim
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/INR.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/CLR.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/AR.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/PC.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/IR.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/R0.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/R0.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/R1.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/R1.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/R2.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/R2.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/R3.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/R3.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/INPR.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/OUTR.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/RAM.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/DataMemory.hex
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/CodeMemory.hex
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/BUS.qip
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/2016510111_Nuri_Cilengir.vwf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/DEUARC_BUSYSTEM.cbx.xml
source_file = 1, /root/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /root/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /root/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /root/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/DEUARC_BUSYSTEM.bdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/OUTR.tdf
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/lpm_counter.tdf
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/lpm_constant.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/cmpconst.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/dffeea.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/alt_counter_stratix.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/cntr_pqj.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/CLR.tdf
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/lpm_decode.tdf
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/declut.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/altshift.inc
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/decode_lbf.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/load.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/INR.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/INPR.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/AR.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/cntr_qqj.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/IR.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/cntr_jdj.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/ROM.tdf
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/altsyncram.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_c8a1.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/PC.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/RAM.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/altsyncram_dfi1.tdf
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/BUS.tdf
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/muxlut.inc
source_file = 1, /root/altera/13.1/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, /home/derectus/Documents/deuceng/computer-architecture/DEUARC/db/mux_7qc.tdf
design_name = DEUARC_BUSYSTEM
instance = comp, \OUTREG[3]~output\, OUTREG[3]~output, DEUARC_BUSYSTEM, 1
instance = comp, \OUTREG[2]~output\, OUTREG[2]~output, DEUARC_BUSYSTEM, 1
instance = comp, \OUTREG[1]~output\, OUTREG[1]~output, DEUARC_BUSYSTEM, 1
instance = comp, \OUTREG[0]~output\, OUTREG[0]~output, DEUARC_BUSYSTEM, 1
instance = comp, \RESULT[3]~output\, RESULT[3]~output, DEUARC_BUSYSTEM, 1
instance = comp, \RESULT[2]~output\, RESULT[2]~output, DEUARC_BUSYSTEM, 1
instance = comp, \RESULT[1]~output\, RESULT[1]~output, DEUARC_BUSYSTEM, 1
instance = comp, \RESULT[0]~output\, RESULT[0]~output, DEUARC_BUSYSTEM, 1
instance = comp, \CLK~input\, CLK~input, DEUARC_BUSYSTEM, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, DEUARC_BUSYSTEM, 1
instance = comp, \inst14|LPM_COUNTER_component|auto_generated|counter_comb_bita0\, inst14|LPM_COUNTER_component|auto_generated|counter_comb_bita0, DEUARC_BUSYSTEM, 1
instance = comp, \~GND\, ~GND, DEUARC_BUSYSTEM, 1
instance = comp, \SECLR[0]~input\, SECLR[0]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SECLR[3]~input\, SECLR[3]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SECLR[2]~input\, SECLR[2]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SECLR[1]~input\, SECLR[1]~input, DEUARC_BUSYSTEM, 1
instance = comp, \inst2|LPM_DECODE_component|auto_generated|w_anode81w[3]~0\, inst2|LPM_DECODE_component|auto_generated|w_anode81w[3]~0, DEUARC_BUSYSTEM, 1
instance = comp, \SELD[2]~input\, SELD[2]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SELD[3]~input\, SELD[3]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SELD[1]~input\, SELD[1]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SELD[0]~input\, SELD[0]~input, DEUARC_BUSYSTEM, 1
instance = comp, \inst|LPM_DECODE_component|auto_generated|w_anode81w[3]~0\, inst|LPM_DECODE_component|auto_generated|w_anode81w[3]~0, DEUARC_BUSYSTEM, 1
instance = comp, \inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0\, inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]~0, DEUARC_BUSYSTEM, 1
instance = comp, \SEINR[1]~input\, SEINR[1]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SEINR[3]~input\, SEINR[3]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SEINR[2]~input\, SEINR[2]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SEINR[0]~input\, SEINR[0]~input, DEUARC_BUSYSTEM, 1
instance = comp, \inst1|LPM_DECODE_component|auto_generated|w_anode81w[3]~0\, inst1|LPM_DECODE_component|auto_generated|w_anode81w[3]~0, DEUARC_BUSYSTEM, 1
instance = comp, \inst14|LPM_COUNTER_component|auto_generated|_~0\, inst14|LPM_COUNTER_component|auto_generated|_~0, DEUARC_BUSYSTEM, 1
instance = comp, \inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]\, inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[0], DEUARC_BUSYSTEM, 1
instance = comp, \inst14|LPM_COUNTER_component|auto_generated|counter_comb_bita1\, inst14|LPM_COUNTER_component|auto_generated|counter_comb_bita1, DEUARC_BUSYSTEM, 1
instance = comp, \inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]\, inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[1], DEUARC_BUSYSTEM, 1
instance = comp, \inst14|LPM_COUNTER_component|auto_generated|counter_comb_bita2\, inst14|LPM_COUNTER_component|auto_generated|counter_comb_bita2, DEUARC_BUSYSTEM, 1
instance = comp, \inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]\, inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[2], DEUARC_BUSYSTEM, 1
instance = comp, \inst14|LPM_COUNTER_component|auto_generated|counter_comb_bita3\, inst14|LPM_COUNTER_component|auto_generated|counter_comb_bita3, DEUARC_BUSYSTEM, 1
instance = comp, \inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[3]\, inst14|LPM_COUNTER_component|auto_generated|counter_reg_bit[3], DEUARC_BUSYSTEM, 1
instance = comp, \INPREG_DATA[3]~input\, INPREG_DATA[3]~input, DEUARC_BUSYSTEM, 1
instance = comp, \INPREG_DATA[2]~input\, INPREG_DATA[2]~input, DEUARC_BUSYSTEM, 1
instance = comp, \INPREG_DATA[1]~input\, INPREG_DATA[1]~input, DEUARC_BUSYSTEM, 1
instance = comp, \INPREG_DATA[0]~input\, INPREG_DATA[0]~input, DEUARC_BUSYSTEM, 1
instance = comp, \M~input\, M~input, DEUARC_BUSYSTEM, 1
instance = comp, \WRITE~input\, WRITE~input, DEUARC_BUSYSTEM, 1
instance = comp, \SEMUX[2]~input\, SEMUX[2]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SEMUX[1]~input\, SEMUX[1]~input, DEUARC_BUSYSTEM, 1
instance = comp, \SEMUX[0]~input\, SEMUX[0]~input, DEUARC_BUSYSTEM, 1
