<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="async_syscon_pack" />
            <top_module name="auto_baud_pack" />
            <top_module name="block_ram_pack" />
            <top_module name="convert_pack" />
            <top_module name="dds_pack" />
            <top_module name="fifo_pack" />
            <top_module name="flancter_pack" />
            <top_module name="glbl" />
            <top_module name="mmc_test_pack" />
            <top_module name="pull_pack_sim" />
            <top_module name="sd_card_pack" />
            <top_module name="sd_host_pack" />
            <top_module name="signal_conditioning_pack" />
            <top_module name="sim_uart_control_port_pack" />
            <top_module name="testbench" />
            <top_module name="uart_sqclk_pack" />
            <top_module name="ucrc_pack" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="4773575833333fs"></ZoomStartTime>
      <ZoomEndTime time="33405790833334fs"></ZoomEndTime>
      <Cursor1Time time="28633755000000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="102"></NameColumnWidth>
      <ValueColumnWidth column_width="91"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="54" />
   <wvobject fp_name="/testbench/dut_clk" type="logic">
      <obj_property name="ElementShortName">dut_clk</obj_property>
      <obj_property name="ObjectShortName">dut_clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/MMC_CLK" type="logic">
      <obj_property name="ElementShortName">MMC_CLK</obj_property>
      <obj_property name="ObjectShortName">MMC_CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/MMC_IRQn" type="logic">
      <obj_property name="ElementShortName">MMC_IRQn</obj_property>
      <obj_property name="ObjectShortName">MMC_IRQn</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/MMC_CMD" type="logic">
      <obj_property name="ElementShortName">MMC_CMD</obj_property>
      <obj_property name="ObjectShortName">MMC_CMD</obj_property>
   </wvobject>
   <wvobject fp_name="vbus3079" type="vbus">
      <obj_property name="label">MMC_DAT[7:0]</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/testbench/MMC_DAT7" type="logic">
         <obj_property name="ElementShortName">MMC_DAT7</obj_property>
         <obj_property name="ObjectShortName">MMC_DAT7</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/MMC_DAT6" type="logic">
         <obj_property name="ElementShortName">MMC_DAT6</obj_property>
         <obj_property name="ObjectShortName">MMC_DAT6</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/MMC_DAT5" type="logic">
         <obj_property name="ElementShortName">MMC_DAT5</obj_property>
         <obj_property name="ObjectShortName">MMC_DAT5</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/MMC_DAT4" type="logic">
         <obj_property name="ElementShortName">MMC_DAT4</obj_property>
         <obj_property name="ObjectShortName">MMC_DAT4</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/MMC_DAT3" type="logic">
         <obj_property name="ElementShortName">MMC_DAT3</obj_property>
         <obj_property name="ObjectShortName">MMC_DAT3</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/MMC_DAT2" type="logic">
         <obj_property name="ElementShortName">MMC_DAT2</obj_property>
         <obj_property name="ObjectShortName">MMC_DAT2</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/MMC_DAT1" type="logic">
         <obj_property name="ElementShortName">MMC_DAT1</obj_property>
         <obj_property name="ObjectShortName">MMC_DAT1</obj_property>
      </wvobject>
      <wvobject fp_name="/testbench/MMC_DAT0" type="logic">
         <obj_property name="ElementShortName">MMC_DAT0</obj_property>
         <obj_property name="ObjectShortName">MMC_DAT0</obj_property>
      </wvobject>
   </wvobject>
   <wvobject type="divider" fp_name="divider3085">
      <obj_property name="label">OpcodeStuff</obj_property>
      <obj_property name="DisplayName">label</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut_0/opcode_processor/fifo_rd_en_o" type="logic">
      <obj_property name="ElementShortName">fifo_rd_en_o</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_en_o</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut_0/opcode_processor/fifo_dat_i" type="array">
      <obj_property name="ElementShortName">fifo_dat_i[7:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_dat_i[7:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut_0/opcode_processor/fifo_rd_count_i" type="array">
      <obj_property name="ElementShortName">fifo_rd_count_i[10:0]</obj_property>
      <obj_property name="ObjectShortName">fifo_rd_count_i[10:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut_0/opcode_processor/state_o" type="array">
      <obj_property name="ElementShortName">state_o[6:0]</obj_property>
      <obj_property name="ObjectShortName">state_o[6:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/UART_RSP_o" type="logic">
      <obj_property name="ElementShortName">UART_RSP_o</obj_property>
      <obj_property name="ObjectShortName">UART_RSP_o</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/UART_CMD_i" type="logic">
      <obj_property name="ElementShortName">UART_CMD_i</obj_property>
      <obj_property name="ObjectShortName">UART_CMD_i</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/FPGA_MCLK" type="logic">
      <obj_property name="ElementShortName">FPGA_MCLK</obj_property>
      <obj_property name="ObjectShortName">FPGA_MCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/FPGA_MCU1" type="logic">
      <obj_property name="ElementShortName">FPGA_MCU1</obj_property>
      <obj_property name="ObjectShortName">FPGA_MCU1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/FPGA_MCU2" type="logic">
      <obj_property name="ElementShortName">FPGA_MCU2</obj_property>
      <obj_property name="ObjectShortName">FPGA_MCU2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/FPGA_MCU3" type="logic">
      <obj_property name="ElementShortName">FPGA_MCU3</obj_property>
      <obj_property name="ObjectShortName">FPGA_MCU3</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/FPGA_MCU4" type="logic">
      <obj_property name="ElementShortName">FPGA_MCU4</obj_property>
      <obj_property name="ObjectShortName">FPGA_MCU4</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/MCU_TRIG" type="logic">
      <obj_property name="ElementShortName">MCU_TRIG</obj_property>
      <obj_property name="ObjectShortName">MCU_TRIG</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/VGA_MOSI" type="logic">
      <obj_property name="ElementShortName">VGA_MOSI</obj_property>
      <obj_property name="ObjectShortName">VGA_MOSI</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/VGA_SCLK" type="logic">
      <obj_property name="ElementShortName">VGA_SCLK</obj_property>
      <obj_property name="ObjectShortName">VGA_SCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/VGA_SSn" type="logic">
      <obj_property name="ElementShortName">VGA_SSn</obj_property>
      <obj_property name="ObjectShortName">VGA_SSn</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/VGA_VSW" type="logic">
      <obj_property name="ElementShortName">VGA_VSW</obj_property>
      <obj_property name="ObjectShortName">VGA_VSW</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/VGA_VSWn" type="logic">
      <obj_property name="ElementShortName">VGA_VSWn</obj_property>
      <obj_property name="ObjectShortName">VGA_VSWn</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/SYN_MOSI" type="logic">
      <obj_property name="ElementShortName">SYN_MOSI</obj_property>
      <obj_property name="ObjectShortName">SYN_MOSI</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/SYN_MISO" type="logic">
      <obj_property name="ElementShortName">SYN_MISO</obj_property>
      <obj_property name="ObjectShortName">SYN_MISO</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/SYN_SCLK" type="logic">
      <obj_property name="ElementShortName">SYN_SCLK</obj_property>
      <obj_property name="ObjectShortName">SYN_SCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/SYN_SSn" type="logic">
      <obj_property name="ElementShortName">SYN_SSn</obj_property>
      <obj_property name="ObjectShortName">SYN_SSn</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/SYN_STAT" type="logic">
      <obj_property name="ElementShortName">SYN_STAT</obj_property>
      <obj_property name="ObjectShortName">SYN_STAT</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut_0/SYN_MUTEn" type="logic">
      <obj_property name="ElementShortName">SYN_MUTEn</obj_property>
      <obj_property name="ObjectShortName">SYN_MUTEn</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DDS_MOSI" type="logic">
      <obj_property name="ElementShortName">DDS_MOSI</obj_property>
      <obj_property name="ObjectShortName">DDS_MOSI</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DDS_MISO" type="logic">
      <obj_property name="ElementShortName">DDS_MISO</obj_property>
      <obj_property name="ObjectShortName">DDS_MISO</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DDS_SSn" type="logic">
      <obj_property name="ElementShortName">DDS_SSn</obj_property>
      <obj_property name="ObjectShortName">DDS_SSn</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DDS_SCLK" type="logic">
      <obj_property name="ElementShortName">DDS_SCLK</obj_property>
      <obj_property name="ObjectShortName">DDS_SCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DDS_IORST" type="logic">
      <obj_property name="ElementShortName">DDS_IORST</obj_property>
      <obj_property name="ObjectShortName">DDS_IORST</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DDS_IOUP" type="logic">
      <obj_property name="ElementShortName">DDS_IOUP</obj_property>
      <obj_property name="ObjectShortName">DDS_IOUP</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DDS_SYNC" type="logic">
      <obj_property name="ElementShortName">DDS_SYNC</obj_property>
      <obj_property name="ObjectShortName">DDS_SYNC</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DDS_PS0" type="logic">
      <obj_property name="ElementShortName">DDS_PS0</obj_property>
      <obj_property name="ObjectShortName">DDS_PS0</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DDS_PS1" type="logic">
      <obj_property name="ElementShortName">DDS_PS1</obj_property>
      <obj_property name="ObjectShortName">DDS_PS1</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/RF_GATE" type="logic">
      <obj_property name="ElementShortName">RF_GATE</obj_property>
      <obj_property name="ObjectShortName">RF_GATE</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/RF_GATE2" type="logic">
      <obj_property name="ElementShortName">RF_GATE2</obj_property>
      <obj_property name="ObjectShortName">RF_GATE2</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut_0/TRIG_OUT" type="logic">
      <obj_property name="ElementShortName">TRIG_OUT</obj_property>
      <obj_property name="ObjectShortName">TRIG_OUT</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DRV_BIAS_EN" type="logic">
      <obj_property name="ElementShortName">DRV_BIAS_EN</obj_property>
      <obj_property name="ObjectShortName">DRV_BIAS_EN</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/PA_BIAS_EN" type="logic">
      <obj_property name="ElementShortName">PA_BIAS_EN</obj_property>
      <obj_property name="ObjectShortName">PA_BIAS_EN</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ZMON_EN" type="logic">
      <obj_property name="ElementShortName">ZMON_EN</obj_property>
      <obj_property name="ObjectShortName">ZMON_EN</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/CONV" type="logic">
      <obj_property name="ElementShortName">CONV</obj_property>
      <obj_property name="ObjectShortName">CONV</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ADC_SCLK" type="logic">
      <obj_property name="ElementShortName">ADC_SCLK</obj_property>
      <obj_property name="ObjectShortName">ADC_SCLK</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ADCF_SDO" type="logic">
      <obj_property name="ElementShortName">ADCF_SDO</obj_property>
      <obj_property name="ObjectShortName">ADCF_SDO</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ADCR_SDO" type="logic">
      <obj_property name="ElementShortName">ADCR_SDO</obj_property>
      <obj_property name="ObjectShortName">ADCR_SDO</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ADCTRIG" type="logic">
      <obj_property name="ElementShortName">ADCTRIG</obj_property>
      <obj_property name="ObjectShortName">ADCTRIG</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/dut_0/ACTIVE_LEDn" type="logic">
      <obj_property name="ElementShortName">ACTIVE_LEDn</obj_property>
      <obj_property name="ObjectShortName">ACTIVE_LEDn</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/ck_rst" type="logic">
      <obj_property name="ElementShortName">ck_rst</obj_property>
      <obj_property name="ObjectShortName">ck_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/TEST_CLKRATE" type="other">
      <obj_property name="ElementShortName">TEST_CLKRATE</obj_property>
      <obj_property name="ObjectShortName">TEST_CLKRATE</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/DUT_CLKRATE" type="other">
      <obj_property name="ElementShortName">DUT_CLKRATE</obj_property>
      <obj_property name="ObjectShortName">DUT_CLKRATE</obj_property>
   </wvobject>
</wave_config>
