<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa0ad095eef5c92c1bf6aa851ae032e97"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac74bbd0dfe526f2c64c18b0ec0aba0e7"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a4d75595954cd9fefa8a205de5f820545"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a4d75595954cd9fefa8a205de5f820545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e6b8be45726d588d975226ce1cf015"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:ad4e6b8be45726d588d975226ce1cf015"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#ad4e6b8be45726d588d975226ce1cf015">More...</a><br /></td></tr>
<tr class="separator:ad4e6b8be45726d588d975226ce1cf015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc859e13974c1d73bb054f0a9ad22a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:a6cc859e13974c1d73bb054f0a9ad22a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#a6cc859e13974c1d73bb054f0a9ad22a5">More...</a><br /></td></tr>
<tr class="separator:a6cc859e13974c1d73bb054f0a9ad22a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3e60e87c51f0fde8759277f081e2cb7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:af3e60e87c51f0fde8759277f081e2cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#af3e60e87c51f0fde8759277f081e2cb7">More...</a><br /></td></tr>
<tr class="separator:af3e60e87c51f0fde8759277f081e2cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f6588a9d90160027941f93526a62faf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a1f6588a9d90160027941f93526a62faf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#a1f6588a9d90160027941f93526a62faf">More...</a><br /></td></tr>
<tr class="separator:a1f6588a9d90160027941f93526a62faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a584056b9d30369e12ad45bef6135de2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a584056b9d30369e12ad45bef6135de2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#a584056b9d30369e12ad45bef6135de2e">More...</a><br /></td></tr>
<tr class="separator:a584056b9d30369e12ad45bef6135de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8f6db3f9513886486f2da5c647432a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:af8f6db3f9513886486f2da5c647432a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#af8f6db3f9513886486f2da5c647432a7">More...</a><br /></td></tr>
<tr class="separator:af8f6db3f9513886486f2da5c647432a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa83cf816fac3b9cc3b1541d2799ff967"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:aa83cf816fac3b9cc3b1541d2799ff967"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#aa83cf816fac3b9cc3b1541d2799ff967">More...</a><br /></td></tr>
<tr class="separator:aa83cf816fac3b9cc3b1541d2799ff967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5fb776da61713459e6829c1f2a13470"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:ad5fb776da61713459e6829c1f2a13470"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#ad5fb776da61713459e6829c1f2a13470">More...</a><br /></td></tr>
<tr class="separator:ad5fb776da61713459e6829c1f2a13470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a782937fb8d909e0977069a3b9d47d5ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a782937fb8d909e0977069a3b9d47d5ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#a782937fb8d909e0977069a3b9d47d5ab">More...</a><br /></td></tr>
<tr class="separator:a782937fb8d909e0977069a3b9d47d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c3882fe29b8d674627b9bbebc23070"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a55c3882fe29b8d674627b9bbebc23070"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#a55c3882fe29b8d674627b9bbebc23070">More...</a><br /></td></tr>
<tr class="separator:a55c3882fe29b8d674627b9bbebc23070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6675e2ef4f2848d939ec54a936538d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:aa6675e2ef4f2848d939ec54a936538d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#aa6675e2ef4f2848d939ec54a936538d7">More...</a><br /></td></tr>
<tr class="separator:aa6675e2ef4f2848d939ec54a936538d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde4993f5d4896751024972bc6739ab5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:afde4993f5d4896751024972bc6739ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#afde4993f5d4896751024972bc6739ab5">More...</a><br /></td></tr>
<tr class="separator:afde4993f5d4896751024972bc6739ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c920d7d780436b48da90e407676c23c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a6c920d7d780436b48da90e407676c23c"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#a6c920d7d780436b48da90e407676c23c">More...</a><br /></td></tr>
<tr class="separator:a6c920d7d780436b48da90e407676c23c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86fd3cf22b0b58a000680173f1b22a01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a86fd3cf22b0b58a000680173f1b22a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#a86fd3cf22b0b58a000680173f1b22a01">More...</a><br /></td></tr>
<tr class="separator:a86fd3cf22b0b58a000680173f1b22a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e83e9c56e1892a8c32ef2b8ff99ef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a42e83e9c56e1892a8c32ef2b8ff99ef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#a42e83e9c56e1892a8c32ef2b8ff99ef6">More...</a><br /></td></tr>
<tr class="separator:a42e83e9c56e1892a8c32ef2b8ff99ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac152cfdf34ae8a80bf7e002f8bd0173b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:ac152cfdf34ae8a80bf7e002f8bd0173b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#ac152cfdf34ae8a80bf7e002f8bd0173b">More...</a><br /></td></tr>
<tr class="separator:ac152cfdf34ae8a80bf7e002f8bd0173b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f2c9537bbc9857a085c318145847e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:ab5f2c9537bbc9857a085c318145847e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#ab5f2c9537bbc9857a085c318145847e9">More...</a><br /></td></tr>
<tr class="separator:ab5f2c9537bbc9857a085c318145847e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e1d8b38aa5584d871eab473b048bc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:ae2e1d8b38aa5584d871eab473b048bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#ae2e1d8b38aa5584d871eab473b048bc3">More...</a><br /></td></tr>
<tr class="separator:ae2e1d8b38aa5584d871eab473b048bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a657593043263242265b9e58d580e4326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a657593043263242265b9e58d580e4326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#a657593043263242265b9e58d580e4326">More...</a><br /></td></tr>
<tr class="separator:a657593043263242265b9e58d580e4326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a0f1b05ea61bc020178f1b1d19bde4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a41a0f1b05ea61bc020178f1b1d19bde4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#a41a0f1b05ea61bc020178f1b1d19bde4">More...</a><br /></td></tr>
<tr class="separator:a41a0f1b05ea61bc020178f1b1d19bde4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab57f53da21d68d0dfa1205eab609a998"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:ab57f53da21d68d0dfa1205eab609a998"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d9/db4/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d538_1_1_0d550.html#ab57f53da21d68d0dfa1205eab609a998">More...</a><br /></td></tr>
<tr class="separator:ab57f53da21d68d0dfa1205eab609a998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac74bbd0dfe526f2c64c18b0ec0aba0e7"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac74bbd0dfe526f2c64c18b0ec0aba0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8025578ee1de1e0ef598f9ac5a69989"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aa8025578ee1de1e0ef598f9ac5a69989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ad095eef5c92c1bf6aa851ae032e97"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa0ad095eef5c92c1bf6aa851ae032e97">EAX</a></td></tr>
<tr class="separator:aa0ad095eef5c92c1bf6aa851ae032e97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cc9e82565c0a14c15a7e08dc9c0e6c"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ab28dbf5c094a49b535ebca51469dfd5b"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ab8debb80159b94acd7e925f2dcfeb6ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:ab8debb80159b94acd7e925f2dcfeb6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../de/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d541_1_1_0d582.html#ab8debb80159b94acd7e925f2dcfeb6ea">More...</a><br /></td></tr>
<tr class="separator:ab8debb80159b94acd7e925f2dcfeb6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc0efaa3eb2aef064b587a3581d690e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:adc0efaa3eb2aef064b587a3581d690e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../de/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d541_1_1_0d582.html#adc0efaa3eb2aef064b587a3581d690e9">More...</a><br /></td></tr>
<tr class="separator:adc0efaa3eb2aef064b587a3581d690e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab28dbf5c094a49b535ebca51469dfd5b"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ab28dbf5c094a49b535ebca51469dfd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eefe098d82a54eed524ef96914ee543"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a3eefe098d82a54eed524ef96914ee543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cc9e82565c0a14c15a7e08dc9c0e6c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae7cc9e82565c0a14c15a7e08dc9c0e6c">EBX</a></td></tr>
<tr class="separator:ae7cc9e82565c0a14c15a7e08dc9c0e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225748d5cbe5f16b9b7418143edf1139"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ad808f97cc7f91413556a94fc92e34862"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae920a9d5a69b2b2a5f4ded31dd77d081"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:ae920a9d5a69b2b2a5f4ded31dd77d081"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d4f/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d543_1_1_0d590.html#ae920a9d5a69b2b2a5f4ded31dd77d081">More...</a><br /></td></tr>
<tr class="separator:ae920a9d5a69b2b2a5f4ded31dd77d081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad808f97cc7f91413556a94fc92e34862"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ad808f97cc7f91413556a94fc92e34862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2e91e787d529f7b6a0ec940974325a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a7f2e91e787d529f7b6a0ec940974325a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a225748d5cbe5f16b9b7418143edf1139"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a225748d5cbe5f16b9b7418143edf1139">ECX</a></td></tr>
<tr class="separator:a225748d5cbe5f16b9b7418143edf1139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f045d7099a4a1e6d83b90769c5ddc56"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a430733a078c2af5da8b3ec3b27c6cd4a"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa14411954cec77eb3599bb2d5d16f6ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:aa14411954cec77eb3599bb2d5d16f6ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d545_1_1_0d596.html#aa14411954cec77eb3599bb2d5d16f6ff">More...</a><br /></td></tr>
<tr class="separator:aa14411954cec77eb3599bb2d5d16f6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2af7cb1b7f3a3462817b349231f82c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:ab2af7cb1b7f3a3462817b349231f82c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d545_1_1_0d596.html#ab2af7cb1b7f3a3462817b349231f82c7">More...</a><br /></td></tr>
<tr class="separator:ab2af7cb1b7f3a3462817b349231f82c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a009b3ce708ee0feb335c4b2ef9509369"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:a009b3ce708ee0feb335c4b2ef9509369"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d545_1_1_0d596.html#a009b3ce708ee0feb335c4b2ef9509369">More...</a><br /></td></tr>
<tr class="separator:a009b3ce708ee0feb335c4b2ef9509369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c8a639aed05aee329ec443b2741f76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a52c8a639aed05aee329ec443b2741f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d545_1_1_0d596.html#a52c8a639aed05aee329ec443b2741f76">More...</a><br /></td></tr>
<tr class="separator:a52c8a639aed05aee329ec443b2741f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a925e8c9def4e033448ed1438ee0542d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a925e8c9def4e033448ed1438ee0542d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d545_1_1_0d596.html#a925e8c9def4e033448ed1438ee0542d1">More...</a><br /></td></tr>
<tr class="separator:a925e8c9def4e033448ed1438ee0542d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87e5e304f1fd72c0c006f11feecafb78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a87e5e304f1fd72c0c006f11feecafb78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/db7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d545_1_1_0d596.html#a87e5e304f1fd72c0c006f11feecafb78">More...</a><br /></td></tr>
<tr class="separator:a87e5e304f1fd72c0c006f11feecafb78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a430733a078c2af5da8b3ec3b27c6cd4a"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a430733a078c2af5da8b3ec3b27c6cd4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6d39c22f2f18c43b830d803f8543edb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae6d39c22f2f18c43b830d803f8543edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f045d7099a4a1e6d83b90769c5ddc56"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9f045d7099a4a1e6d83b90769c5ddc56">EDX</a></td></tr>
<tr class="separator:a9f045d7099a4a1e6d83b90769c5ddc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa0ad095eef5c92c1bf6aa851ae032e97">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae7cc9e82565c0a14c15a7e08dc9c0e6c">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a225748d5cbe5f16b9b7418143edf1139">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9f045d7099a4a1e6d83b90769c5ddc56">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a225748d5cbe5f16b9b7418143edf1139"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a225748d5cbe5f16b9b7418143edf1139">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@543 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a9f045d7099a4a1e6d83b90769c5ddc56"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9f045d7099a4a1e6d83b90769c5ddc56">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@545 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aa0ad095eef5c92c1bf6aa851ae032e97"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa0ad095eef5c92c1bf6aa851ae032e97">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@538 EAX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ae7cc9e82565c0a14c15a7e08dc9c0e6c"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae7cc9e82565c0a14c15a7e08dc9c0e6c">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@541 EBX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aa0ad095eef5c92c1bf6aa851ae032e97">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ae7cc9e82565c0a14c15a7e08dc9c0e6c">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a225748d5cbe5f16b9b7418143edf1139">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a9f045d7099a4a1e6d83b90769c5ddc56">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="aa0ad095eef5c92c1bf6aa851ae032e97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0ad095eef5c92c1bf6aa851ae032e97">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ae7cc9e82565c0a14c15a7e08dc9c0e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7cc9e82565c0a14c15a7e08dc9c0e6c">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a225748d5cbe5f16b9b7418143edf1139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a225748d5cbe5f16b9b7418143edf1139">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a9f045d7099a4a1e6d83b90769c5ddc56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f045d7099a4a1e6d83b90769c5ddc56">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
