// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        padded_address0,
        padded_ce0,
        padded_q0,
        padded_1_address0,
        padded_1_ce0,
        padded_1_q0,
        padded_2_address0,
        padded_2_ce0,
        padded_2_q0,
        padded_3_address0,
        padded_3_ce0,
        padded_3_q0,
        padded_4_address0,
        padded_4_ce0,
        padded_4_q0,
        padded_5_address0,
        padded_5_ce0,
        padded_5_q0,
        padded_6_address0,
        padded_6_ce0,
        padded_6_q0,
        padded_7_address0,
        padded_7_ce0,
        padded_7_q0,
        padded_8_address0,
        padded_8_ce0,
        padded_8_q0,
        padded_9_address0,
        padded_9_ce0,
        padded_9_q0,
        padded_10_address0,
        padded_10_ce0,
        padded_10_q0,
        padded_11_address0,
        padded_11_ce0,
        padded_11_q0,
        padded_12_address0,
        padded_12_ce0,
        padded_12_q0,
        padded_13_address0,
        padded_13_ce0,
        padded_13_q0,
        padded_14_address0,
        padded_14_ce0,
        padded_14_q0,
        padded_15_address0,
        padded_15_ce0,
        padded_15_q0,
        output_r,
        m_axi_gmem_out_AWVALID,
        m_axi_gmem_out_AWREADY,
        m_axi_gmem_out_AWADDR,
        m_axi_gmem_out_AWID,
        m_axi_gmem_out_AWLEN,
        m_axi_gmem_out_AWSIZE,
        m_axi_gmem_out_AWBURST,
        m_axi_gmem_out_AWLOCK,
        m_axi_gmem_out_AWCACHE,
        m_axi_gmem_out_AWPROT,
        m_axi_gmem_out_AWQOS,
        m_axi_gmem_out_AWREGION,
        m_axi_gmem_out_AWUSER,
        m_axi_gmem_out_WVALID,
        m_axi_gmem_out_WREADY,
        m_axi_gmem_out_WDATA,
        m_axi_gmem_out_WSTRB,
        m_axi_gmem_out_WLAST,
        m_axi_gmem_out_WID,
        m_axi_gmem_out_WUSER,
        m_axi_gmem_out_ARVALID,
        m_axi_gmem_out_ARREADY,
        m_axi_gmem_out_ARADDR,
        m_axi_gmem_out_ARID,
        m_axi_gmem_out_ARLEN,
        m_axi_gmem_out_ARSIZE,
        m_axi_gmem_out_ARBURST,
        m_axi_gmem_out_ARLOCK,
        m_axi_gmem_out_ARCACHE,
        m_axi_gmem_out_ARPROT,
        m_axi_gmem_out_ARQOS,
        m_axi_gmem_out_ARREGION,
        m_axi_gmem_out_ARUSER,
        m_axi_gmem_out_RVALID,
        m_axi_gmem_out_RREADY,
        m_axi_gmem_out_RDATA,
        m_axi_gmem_out_RLAST,
        m_axi_gmem_out_RID,
        m_axi_gmem_out_RFIFONUM,
        m_axi_gmem_out_RUSER,
        m_axi_gmem_out_RRESP,
        m_axi_gmem_out_BVALID,
        m_axi_gmem_out_BREADY,
        m_axi_gmem_out_BRESP,
        m_axi_gmem_out_BID,
        m_axi_gmem_out_BUSER,
        grp_fu_362_p_din0,
        grp_fu_362_p_din1,
        grp_fu_362_p_opcode,
        grp_fu_362_p_dout0,
        grp_fu_362_p_ce,
        grp_fu_366_p_din0,
        grp_fu_366_p_din1,
        grp_fu_366_p_dout0,
        grp_fu_366_p_ce,
        grp_fu_370_p_din0,
        grp_fu_370_p_din1,
        grp_fu_370_p_opcode,
        grp_fu_370_p_dout0,
        grp_fu_370_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 25'd1;
parameter    ap_ST_fsm_pp0_stage1 = 25'd2;
parameter    ap_ST_fsm_pp0_stage2 = 25'd4;
parameter    ap_ST_fsm_pp0_stage3 = 25'd8;
parameter    ap_ST_fsm_pp0_stage4 = 25'd16;
parameter    ap_ST_fsm_pp0_stage5 = 25'd32;
parameter    ap_ST_fsm_pp0_stage6 = 25'd64;
parameter    ap_ST_fsm_pp0_stage7 = 25'd128;
parameter    ap_ST_fsm_pp0_stage8 = 25'd256;
parameter    ap_ST_fsm_pp0_stage9 = 25'd512;
parameter    ap_ST_fsm_pp0_stage10 = 25'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 25'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 25'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 25'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 25'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 25'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 25'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 25'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 25'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 25'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 25'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 25'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 25'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 25'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 25'd16777216;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [5:0] padded_address0;
output   padded_ce0;
input  [31:0] padded_q0;
output  [5:0] padded_1_address0;
output   padded_1_ce0;
input  [31:0] padded_1_q0;
output  [5:0] padded_2_address0;
output   padded_2_ce0;
input  [31:0] padded_2_q0;
output  [5:0] padded_3_address0;
output   padded_3_ce0;
input  [31:0] padded_3_q0;
output  [5:0] padded_4_address0;
output   padded_4_ce0;
input  [31:0] padded_4_q0;
output  [5:0] padded_5_address0;
output   padded_5_ce0;
input  [31:0] padded_5_q0;
output  [5:0] padded_6_address0;
output   padded_6_ce0;
input  [31:0] padded_6_q0;
output  [5:0] padded_7_address0;
output   padded_7_ce0;
input  [31:0] padded_7_q0;
output  [5:0] padded_8_address0;
output   padded_8_ce0;
input  [31:0] padded_8_q0;
output  [5:0] padded_9_address0;
output   padded_9_ce0;
input  [31:0] padded_9_q0;
output  [5:0] padded_10_address0;
output   padded_10_ce0;
input  [31:0] padded_10_q0;
output  [5:0] padded_11_address0;
output   padded_11_ce0;
input  [31:0] padded_11_q0;
output  [5:0] padded_12_address0;
output   padded_12_ce0;
input  [31:0] padded_12_q0;
output  [5:0] padded_13_address0;
output   padded_13_ce0;
input  [31:0] padded_13_q0;
output  [5:0] padded_14_address0;
output   padded_14_ce0;
input  [31:0] padded_14_q0;
output  [5:0] padded_15_address0;
output   padded_15_ce0;
input  [31:0] padded_15_q0;
input  [63:0] output_r;
output   m_axi_gmem_out_AWVALID;
input   m_axi_gmem_out_AWREADY;
output  [63:0] m_axi_gmem_out_AWADDR;
output  [0:0] m_axi_gmem_out_AWID;
output  [31:0] m_axi_gmem_out_AWLEN;
output  [2:0] m_axi_gmem_out_AWSIZE;
output  [1:0] m_axi_gmem_out_AWBURST;
output  [1:0] m_axi_gmem_out_AWLOCK;
output  [3:0] m_axi_gmem_out_AWCACHE;
output  [2:0] m_axi_gmem_out_AWPROT;
output  [3:0] m_axi_gmem_out_AWQOS;
output  [3:0] m_axi_gmem_out_AWREGION;
output  [0:0] m_axi_gmem_out_AWUSER;
output   m_axi_gmem_out_WVALID;
input   m_axi_gmem_out_WREADY;
output  [31:0] m_axi_gmem_out_WDATA;
output  [3:0] m_axi_gmem_out_WSTRB;
output   m_axi_gmem_out_WLAST;
output  [0:0] m_axi_gmem_out_WID;
output  [0:0] m_axi_gmem_out_WUSER;
output   m_axi_gmem_out_ARVALID;
input   m_axi_gmem_out_ARREADY;
output  [63:0] m_axi_gmem_out_ARADDR;
output  [0:0] m_axi_gmem_out_ARID;
output  [31:0] m_axi_gmem_out_ARLEN;
output  [2:0] m_axi_gmem_out_ARSIZE;
output  [1:0] m_axi_gmem_out_ARBURST;
output  [1:0] m_axi_gmem_out_ARLOCK;
output  [3:0] m_axi_gmem_out_ARCACHE;
output  [2:0] m_axi_gmem_out_ARPROT;
output  [3:0] m_axi_gmem_out_ARQOS;
output  [3:0] m_axi_gmem_out_ARREGION;
output  [0:0] m_axi_gmem_out_ARUSER;
input   m_axi_gmem_out_RVALID;
output   m_axi_gmem_out_RREADY;
input  [31:0] m_axi_gmem_out_RDATA;
input   m_axi_gmem_out_RLAST;
input  [0:0] m_axi_gmem_out_RID;
input  [8:0] m_axi_gmem_out_RFIFONUM;
input  [0:0] m_axi_gmem_out_RUSER;
input  [1:0] m_axi_gmem_out_RRESP;
input   m_axi_gmem_out_BVALID;
output   m_axi_gmem_out_BREADY;
input  [1:0] m_axi_gmem_out_BRESP;
input  [0:0] m_axi_gmem_out_BID;
input  [0:0] m_axi_gmem_out_BUSER;
output  [31:0] grp_fu_362_p_din0;
output  [31:0] grp_fu_362_p_din1;
output  [1:0] grp_fu_362_p_opcode;
input  [31:0] grp_fu_362_p_dout0;
output   grp_fu_362_p_ce;
output  [31:0] grp_fu_366_p_din0;
output  [31:0] grp_fu_366_p_din1;
input  [31:0] grp_fu_366_p_dout0;
output   grp_fu_366_p_ce;
output  [31:0] grp_fu_370_p_din0;
output  [31:0] grp_fu_370_p_din1;
output  [4:0] grp_fu_370_p_opcode;
input  [0:0] grp_fu_370_p_dout0;
output   grp_fu_370_p_ce;

reg ap_idle;
reg[5:0] padded_address0;
reg padded_ce0;
reg[5:0] padded_1_address0;
reg padded_1_ce0;
reg[5:0] padded_2_address0;
reg padded_2_ce0;
reg[5:0] padded_3_address0;
reg padded_3_ce0;
reg[5:0] padded_4_address0;
reg padded_4_ce0;
reg[5:0] padded_5_address0;
reg padded_5_ce0;
reg[5:0] padded_6_address0;
reg padded_6_ce0;
reg[5:0] padded_7_address0;
reg padded_7_ce0;
reg[5:0] padded_8_address0;
reg padded_8_ce0;
reg[5:0] padded_9_address0;
reg padded_9_ce0;
reg[5:0] padded_10_address0;
reg padded_10_ce0;
reg[5:0] padded_11_address0;
reg padded_11_ce0;
reg[5:0] padded_12_address0;
reg padded_12_ce0;
reg[5:0] padded_13_address0;
reg padded_13_ce0;
reg[5:0] padded_14_address0;
reg padded_14_ce0;
reg[5:0] padded_15_address0;
reg padded_15_ce0;
reg m_axi_gmem_out_AWVALID;
reg m_axi_gmem_out_WVALID;
reg m_axi_gmem_out_BREADY;

(* fsm_encoding = "none" *) reg   [24:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_state25_pp0_stage24_iter0;
wire    ap_block_state50_pp0_stage24_iter1;
wire    ap_block_state75_pp0_stage24_iter2;
wire    ap_block_state100_pp0_stage24_iter3;
wire    ap_block_state125_pp0_stage24_iter4;
wire    ap_block_pp0_stage24_subdone;
reg   [0:0] icmp_ln28_reg_6004;
reg    ap_condition_exit_pp0_iter0_stage24;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [2:0] conv1_weights_0_0_0_address0;
reg    conv1_weights_0_0_0_ce0;
wire   [31:0] conv1_weights_0_0_0_q0;
wire   [2:0] conv1_weights_0_1_0_address0;
reg    conv1_weights_0_1_0_ce0;
wire   [31:0] conv1_weights_0_1_0_q0;
wire   [2:0] conv1_weights_0_2_0_address0;
reg    conv1_weights_0_2_0_ce0;
wire   [31:0] conv1_weights_0_2_0_q0;
wire   [2:0] conv1_weights_0_3_0_address0;
reg    conv1_weights_0_3_0_ce0;
wire   [31:0] conv1_weights_0_3_0_q0;
wire   [2:0] conv1_weights_0_4_0_address0;
reg    conv1_weights_0_4_0_ce0;
wire   [31:0] conv1_weights_0_4_0_q0;
wire   [2:0] conv1_weights_1_0_0_address0;
reg    conv1_weights_1_0_0_ce0;
wire   [31:0] conv1_weights_1_0_0_q0;
wire   [2:0] conv1_weights_1_1_0_address0;
reg    conv1_weights_1_1_0_ce0;
wire   [31:0] conv1_weights_1_1_0_q0;
wire   [2:0] conv1_weights_1_2_0_address0;
reg    conv1_weights_1_2_0_ce0;
wire   [31:0] conv1_weights_1_2_0_q0;
wire   [2:0] conv1_weights_1_3_0_address0;
reg    conv1_weights_1_3_0_ce0;
wire   [31:0] conv1_weights_1_3_0_q0;
wire   [2:0] conv1_weights_1_4_0_address0;
reg    conv1_weights_1_4_0_ce0;
wire   [31:0] conv1_weights_1_4_0_q0;
wire   [2:0] conv1_weights_2_0_0_address0;
reg    conv1_weights_2_0_0_ce0;
wire   [31:0] conv1_weights_2_0_0_q0;
wire   [2:0] conv1_weights_2_1_0_address0;
reg    conv1_weights_2_1_0_ce0;
wire   [31:0] conv1_weights_2_1_0_q0;
wire   [2:0] conv1_weights_2_2_0_address0;
reg    conv1_weights_2_2_0_ce0;
wire   [31:0] conv1_weights_2_2_0_q0;
wire   [2:0] conv1_weights_2_3_0_address0;
reg    conv1_weights_2_3_0_ce0;
wire   [31:0] conv1_weights_2_3_0_q0;
wire   [2:0] conv1_weights_2_4_0_address0;
reg    conv1_weights_2_4_0_ce0;
wire   [31:0] conv1_weights_2_4_0_q0;
wire   [2:0] conv1_weights_3_0_0_address0;
reg    conv1_weights_3_0_0_ce0;
wire   [31:0] conv1_weights_3_0_0_q0;
wire   [2:0] conv1_weights_3_1_0_address0;
reg    conv1_weights_3_1_0_ce0;
wire   [31:0] conv1_weights_3_1_0_q0;
wire   [2:0] conv1_weights_3_2_0_address0;
reg    conv1_weights_3_2_0_ce0;
wire   [31:0] conv1_weights_3_2_0_q0;
wire   [2:0] conv1_weights_3_3_0_address0;
reg    conv1_weights_3_3_0_ce0;
wire   [31:0] conv1_weights_3_3_0_q0;
wire   [2:0] conv1_weights_3_4_0_address0;
reg    conv1_weights_3_4_0_ce0;
wire   [31:0] conv1_weights_3_4_0_q0;
wire   [2:0] conv1_weights_4_0_0_address0;
reg    conv1_weights_4_0_0_ce0;
wire   [31:0] conv1_weights_4_0_0_q0;
wire   [2:0] conv1_weights_4_1_0_address0;
reg    conv1_weights_4_1_0_ce0;
wire   [31:0] conv1_weights_4_1_0_q0;
wire   [2:0] conv1_weights_4_2_0_address0;
reg    conv1_weights_4_2_0_ce0;
wire   [31:0] conv1_weights_4_2_0_q0;
wire   [2:0] conv1_weights_4_3_0_address0;
reg    conv1_weights_4_3_0_ce0;
wire   [31:0] conv1_weights_4_3_0_q0;
wire   [2:0] conv1_weights_4_4_0_address0;
reg    conv1_weights_4_4_0_ce0;
wire   [31:0] conv1_weights_4_4_0_q0;
wire   [2:0] conv1_biases_address0;
reg    conv1_biases_ce0;
wire   [31:0] conv1_biases_q0;
reg    gmem_out_blk_n_AW;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15;
reg    gmem_out_blk_n_W;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16;
reg    gmem_out_blk_n_B;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21;
reg   [31:0] reg_4157;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_state37_pp0_stage11_iter1;
wire    ap_block_state62_pp0_stage11_iter2;
wire    ap_block_state87_pp0_stage11_iter3;
wire    ap_block_state112_pp0_stage11_iter4;
wire    ap_block_state137_pp0_stage11_iter5;
wire    ap_block_pp0_stage11_11001;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_state42_pp0_stage16_iter1;
wire    ap_block_state67_pp0_stage16_iter2;
wire    ap_block_state92_pp0_stage16_iter3;
wire    ap_block_state117_pp0_stage16_iter4;
wire    ap_block_state142_pp0_stage16_iter5;
reg    ap_block_pp0_stage16_11001;
wire    ap_block_state22_pp0_stage21_iter0;
wire    ap_block_state47_pp0_stage21_iter1;
wire    ap_block_state72_pp0_stage21_iter2;
wire    ap_block_state97_pp0_stage21_iter3;
wire    ap_block_state122_pp0_stage21_iter4;
reg    ap_block_state147_pp0_stage21_iter5;
reg    ap_block_pp0_stage21_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state27_pp0_stage1_iter1;
wire    ap_block_state52_pp0_stage1_iter2;
wire    ap_block_state77_pp0_stage1_iter3;
wire    ap_block_state102_pp0_stage1_iter4;
wire    ap_block_state127_pp0_stage1_iter5;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state32_pp0_stage6_iter1;
wire    ap_block_state57_pp0_stage6_iter2;
wire    ap_block_state82_pp0_stage6_iter3;
wire    ap_block_state107_pp0_stage6_iter4;
wire    ap_block_state132_pp0_stage6_iter5;
wire    ap_block_pp0_stage6_11001;
wire   [31:0] grp_fu_3883_p2;
reg   [31:0] reg_4163;
reg   [31:0] reg_4168;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_state38_pp0_stage12_iter1;
wire    ap_block_state63_pp0_stage12_iter2;
wire    ap_block_state88_pp0_stage12_iter3;
wire    ap_block_state113_pp0_stage12_iter4;
wire    ap_block_state138_pp0_stage12_iter5;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_state43_pp0_stage17_iter1;
wire    ap_block_state68_pp0_stage17_iter2;
wire    ap_block_state93_pp0_stage17_iter3;
wire    ap_block_state118_pp0_stage17_iter4;
wire    ap_block_state143_pp0_stage17_iter5;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_state23_pp0_stage22_iter0;
wire    ap_block_state48_pp0_stage22_iter1;
wire    ap_block_state73_pp0_stage22_iter2;
wire    ap_block_state98_pp0_stage22_iter3;
wire    ap_block_state123_pp0_stage22_iter4;
wire    ap_block_pp0_stage22_11001;
reg   [31:0] reg_4174;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state28_pp0_stage2_iter1;
wire    ap_block_state53_pp0_stage2_iter2;
wire    ap_block_state78_pp0_stage2_iter3;
wire    ap_block_state103_pp0_stage2_iter4;
wire    ap_block_state128_pp0_stage2_iter5;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state33_pp0_stage7_iter1;
wire    ap_block_state58_pp0_stage7_iter2;
wire    ap_block_state83_pp0_stage7_iter3;
wire    ap_block_state108_pp0_stage7_iter4;
wire    ap_block_state133_pp0_stage7_iter5;
wire    ap_block_pp0_stage7_11001;
reg   [31:0] reg_4180;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_state39_pp0_stage13_iter1;
wire    ap_block_state64_pp0_stage13_iter2;
wire    ap_block_state89_pp0_stage13_iter3;
wire    ap_block_state114_pp0_stage13_iter4;
wire    ap_block_state139_pp0_stage13_iter5;
wire    ap_block_pp0_stage13_11001;
reg   [31:0] reg_4187;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_state44_pp0_stage18_iter1;
wire    ap_block_state69_pp0_stage18_iter2;
wire    ap_block_state94_pp0_stage18_iter3;
wire    ap_block_state119_pp0_stage18_iter4;
wire    ap_block_state144_pp0_stage18_iter5;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_state24_pp0_stage23_iter0;
wire    ap_block_state49_pp0_stage23_iter1;
wire    ap_block_state74_pp0_stage23_iter2;
wire    ap_block_state99_pp0_stage23_iter3;
wire    ap_block_state124_pp0_stage23_iter4;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state29_pp0_stage3_iter1;
wire    ap_block_state54_pp0_stage3_iter2;
wire    ap_block_state79_pp0_stage3_iter3;
wire    ap_block_state104_pp0_stage3_iter4;
wire    ap_block_state129_pp0_stage3_iter5;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_state34_pp0_stage8_iter1;
wire    ap_block_state59_pp0_stage8_iter2;
wire    ap_block_state84_pp0_stage8_iter3;
wire    ap_block_state109_pp0_stage8_iter4;
wire    ap_block_state134_pp0_stage8_iter5;
wire    ap_block_pp0_stage8_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state26_pp0_stage0_iter1;
wire    ap_block_state51_pp0_stage0_iter2;
wire    ap_block_state76_pp0_stage0_iter3;
wire    ap_block_state101_pp0_stage0_iter4;
wire    ap_block_state126_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [4:0] i_reg_5988;
wire   [2:0] trunc_ln29_fu_4224_p1;
reg   [2:0] trunc_ln29_reg_5996;
wire   [0:0] icmp_ln28_fu_4238_p2;
reg   [0:0] icmp_ln28_reg_6004_pp0_iter1_reg;
reg   [0:0] icmp_ln28_reg_6004_pp0_iter2_reg;
reg   [0:0] icmp_ln28_reg_6004_pp0_iter3_reg;
reg   [0:0] icmp_ln28_reg_6004_pp0_iter4_reg;
reg   [9:0] indvar_flatten39_load_reg_6008;
wire   [0:0] icmp_ln29_fu_4265_p2;
reg   [0:0] icmp_ln29_reg_6013;
wire   [4:0] select_ln28_fu_4271_p3;
reg   [4:0] select_ln28_reg_6026;
wire   [2:0] select_ln28_1_fu_4279_p3;
reg   [2:0] select_ln28_1_reg_6035;
reg   [2:0] select_ln28_1_reg_6035_pp0_iter1_reg;
wire   [63:0] zext_ln28_fu_4287_p1;
reg   [63:0] zext_ln28_reg_6040;
reg   [63:0] zext_ln28_reg_6040_pp0_iter1_reg;
reg   [63:0] zext_ln28_reg_6040_pp0_iter2_reg;
reg   [63:0] zext_ln28_reg_6040_pp0_iter3_reg;
reg   [63:0] zext_ln28_reg_6040_pp0_iter4_reg;
wire   [0:0] and_ln28_fu_4335_p2;
reg   [0:0] and_ln28_reg_6166;
wire   [4:0] indvars_iv_next48_dup_fu_4341_p2;
reg   [4:0] indvars_iv_next48_dup_reg_6179;
wire   [4:0] select_ln29_fu_4353_p3;
reg   [4:0] select_ln29_reg_6184;
wire   [2:0] trunc_ln29_1_fu_4361_p1;
reg   [2:0] trunc_ln29_1_reg_6194;
wire   [2:0] select_ln29_2_fu_4373_p3;
reg   [2:0] select_ln29_2_reg_6202;
wire   [1:0] select_ln29_3_fu_4391_p3;
reg   [1:0] select_ln29_3_reg_6210;
wire   [2:0] trunc_ln30_fu_4399_p1;
reg   [2:0] trunc_ln30_reg_6219;
reg   [1:0] trunc_ln9_reg_6311;
reg   [31:0] conv1_weights_0_0_0_load_reg_6319;
reg   [31:0] conv1_weights_0_1_0_load_reg_6324;
reg   [31:0] conv1_weights_0_2_0_load_reg_6329;
reg   [31:0] conv1_weights_0_3_0_load_reg_6334;
reg   [31:0] conv1_weights_0_4_0_load_reg_6339;
reg   [31:0] conv1_weights_1_0_0_load_reg_6344;
reg   [31:0] conv1_weights_1_1_0_load_reg_6349;
reg   [31:0] conv1_weights_1_2_0_load_reg_6354;
reg   [31:0] conv1_weights_1_3_0_load_reg_6359;
reg   [31:0] conv1_weights_1_4_0_load_reg_6364;
reg   [31:0] conv1_weights_2_0_0_load_reg_6369;
reg   [31:0] conv1_weights_2_1_0_load_reg_6374;
reg   [31:0] conv1_weights_2_2_0_load_reg_6379;
reg   [31:0] conv1_weights_2_3_0_load_reg_6384;
reg   [31:0] conv1_weights_2_4_0_load_reg_6389;
reg   [31:0] conv1_weights_3_0_0_load_reg_6394;
reg   [31:0] conv1_weights_3_1_0_load_reg_6399;
reg   [31:0] conv1_weights_3_2_0_load_reg_6404;
reg   [31:0] conv1_weights_3_3_0_load_reg_6409;
reg   [31:0] conv1_weights_3_4_0_load_reg_6414;
reg   [31:0] conv1_weights_4_0_0_load_reg_6419;
reg   [31:0] conv1_weights_4_1_0_load_reg_6424;
reg   [31:0] conv1_weights_4_2_0_load_reg_6429;
reg   [31:0] conv1_weights_4_3_0_load_reg_6434;
wire   [31:0] pixel_fu_4451_p6;
reg   [31:0] pixel_reg_6439;
wire   [2:0] add_ln36_4_fu_4464_p2;
reg   [2:0] add_ln36_4_reg_6444;
reg   [1:0] trunc_ln10_reg_6532;
wire   [31:0] pixel_1_fu_4515_p6;
reg   [31:0] pixel_1_reg_6540;
wire   [2:0] add_ln36_5_fu_4528_p2;
reg   [2:0] add_ln36_5_reg_6545;
reg   [1:0] trunc_ln36_1_reg_6633;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state30_pp0_stage4_iter1;
wire    ap_block_state55_pp0_stage4_iter2;
wire    ap_block_state80_pp0_stage4_iter3;
wire    ap_block_state105_pp0_stage4_iter4;
wire    ap_block_state130_pp0_stage4_iter5;
wire    ap_block_pp0_stage4_11001;
wire   [31:0] pixel_2_fu_4584_p6;
reg   [31:0] pixel_2_reg_6641;
wire   [2:0] add_ln36_6_fu_4597_p2;
reg   [2:0] add_ln36_6_reg_6646;
reg   [1:0] trunc_ln36_2_reg_6734;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state31_pp0_stage5_iter1;
wire    ap_block_state56_pp0_stage5_iter2;
wire    ap_block_state81_pp0_stage5_iter3;
wire    ap_block_state106_pp0_stage5_iter4;
wire    ap_block_state131_pp0_stage5_iter5;
wire    ap_block_pp0_stage5_11001;
wire   [31:0] pixel_3_fu_4648_p6;
reg   [31:0] pixel_3_reg_6742;
wire   [2:0] xor_ln36_fu_4661_p2;
reg   [2:0] xor_ln36_reg_6747;
wire   [2:0] select_ln29_4_fu_4710_p3;
reg   [2:0] select_ln29_4_reg_6835;
reg   [31:0] mul_reg_6923;
reg   [1:0] trunc_ln36_3_reg_6928;
wire   [31:0] pixel_4_fu_4763_p6;
reg   [31:0] pixel_4_reg_6936;
wire   [1:0] select_ln29_5_fu_4813_p3;
reg   [1:0] select_ln29_5_reg_6941;
reg   [31:0] mul_s_reg_7029;
wire   [31:0] pixel_5_fu_4846_p6;
reg   [31:0] pixel_5_reg_7034;
reg   [31:0] mul_5_reg_7119;
wire   [31:0] pixel_6_fu_4886_p6;
reg   [31:0] pixel_6_reg_7124;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_state35_pp0_stage9_iter1;
wire    ap_block_state60_pp0_stage9_iter2;
wire    ap_block_state85_pp0_stage9_iter3;
wire    ap_block_state110_pp0_stage9_iter4;
wire    ap_block_state135_pp0_stage9_iter5;
wire    ap_block_pp0_stage9_11001;
reg   [31:0] mul_6_reg_7209;
wire   [31:0] pixel_7_fu_4925_p6;
reg   [31:0] pixel_7_reg_7214;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_state36_pp0_stage10_iter1;
wire    ap_block_state61_pp0_stage10_iter2;
wire    ap_block_state86_pp0_stage10_iter3;
wire    ap_block_state111_pp0_stage10_iter4;
wire    ap_block_state136_pp0_stage10_iter5;
wire    ap_block_pp0_stage10_11001;
reg   [31:0] mul_7_reg_7299;
wire   [31:0] pixel_8_fu_4964_p6;
reg   [31:0] pixel_8_reg_7304;
wire   [2:0] select_ln29_6_fu_4994_p3;
reg   [2:0] select_ln29_6_reg_7309;
reg   [31:0] mul_1_reg_7397;
wire   [31:0] pixel_9_fu_5028_p6;
reg   [31:0] pixel_9_reg_7402;
reg   [1:0] p_cast2_reg_7407;
reg   [1:0] trunc_ln8_reg_7412;
wire   [1:0] select_ln29_7_fu_5118_p3;
reg   [1:0] select_ln29_7_reg_7417;
wire   [2:0] select_ln29_8_fu_5137_p3;
reg   [2:0] select_ln29_8_reg_7425;
wire   [2:0] select_ln29_10_fu_5156_p3;
reg   [2:0] select_ln29_10_reg_7434;
reg   [31:0] mul_1_1_reg_7523;
wire   [31:0] pixel_10_fu_5189_p6;
reg   [31:0] pixel_10_reg_7528;
reg   [31:0] mul_1_2_reg_7613;
reg   [31:0] mul_1_2_reg_7613_pp0_iter1_reg;
wire   [31:0] pixel_11_fu_5229_p6;
reg   [31:0] pixel_11_reg_7618;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_state40_pp0_stage14_iter1;
wire    ap_block_state65_pp0_stage14_iter2;
wire    ap_block_state90_pp0_stage14_iter3;
wire    ap_block_state115_pp0_stage14_iter4;
wire    ap_block_state140_pp0_stage14_iter5;
wire    ap_block_pp0_stage14_11001;
reg   [31:0] mul_1_3_reg_7703;
reg   [31:0] mul_1_3_reg_7703_pp0_iter1_reg;
wire   [31:0] pixel_12_fu_5268_p6;
reg   [31:0] pixel_12_reg_7708;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_state41_pp0_stage15_iter1;
wire    ap_block_state66_pp0_stage15_iter2;
wire    ap_block_state91_pp0_stage15_iter3;
wire    ap_block_state116_pp0_stage15_iter4;
wire    ap_block_state141_pp0_stage15_iter5;
reg    ap_block_pp0_stage15_11001;
reg   [31:0] mul_1_4_reg_7793;
reg   [31:0] mul_1_4_reg_7793_pp0_iter1_reg;
wire   [31:0] pixel_13_fu_5307_p6;
reg   [31:0] pixel_13_reg_7798;
reg   [31:0] mul_2_reg_7883;
reg   [31:0] mul_2_reg_7883_pp0_iter1_reg;
wire   [31:0] pixel_14_fu_5346_p6;
reg   [31:0] pixel_14_reg_7888;
wire   [1:0] select_ln29_9_fu_5380_p3;
reg   [1:0] select_ln29_9_reg_7893;
reg   [31:0] mul_2_1_reg_7981;
reg   [31:0] mul_2_1_reg_7981_pp0_iter1_reg;
wire   [31:0] pixel_15_fu_5413_p6;
reg   [31:0] pixel_15_reg_7986;
reg   [31:0] mul_2_2_reg_8071;
reg   [31:0] mul_2_2_reg_8071_pp0_iter1_reg;
wire   [31:0] pixel_16_fu_5453_p6;
reg   [31:0] pixel_16_reg_8076;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_state20_pp0_stage19_iter0;
wire    ap_block_state45_pp0_stage19_iter1;
wire    ap_block_state70_pp0_stage19_iter2;
wire    ap_block_state95_pp0_stage19_iter3;
wire    ap_block_state120_pp0_stage19_iter4;
wire    ap_block_state145_pp0_stage19_iter5;
wire    ap_block_pp0_stage19_11001;
reg   [31:0] mul_2_3_reg_8161;
reg   [31:0] mul_2_3_reg_8161_pp0_iter1_reg;
reg   [31:0] mul_2_3_reg_8161_pp0_iter2_reg;
wire   [31:0] pixel_17_fu_5492_p6;
reg   [31:0] pixel_17_reg_8166;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_state21_pp0_stage20_iter0;
wire    ap_block_state46_pp0_stage20_iter1;
wire    ap_block_state71_pp0_stage20_iter2;
wire    ap_block_state96_pp0_stage20_iter3;
wire    ap_block_state121_pp0_stage20_iter4;
wire    ap_block_state146_pp0_stage20_iter5;
wire    ap_block_pp0_stage20_11001;
reg   [31:0] mul_2_4_reg_8251;
reg   [31:0] mul_2_4_reg_8251_pp0_iter1_reg;
reg   [31:0] mul_2_4_reg_8251_pp0_iter2_reg;
wire   [31:0] pixel_18_fu_5531_p6;
reg   [31:0] pixel_18_reg_8256;
reg   [31:0] mul_3_reg_8341;
reg   [31:0] mul_3_reg_8341_pp0_iter1_reg;
reg   [31:0] mul_3_reg_8341_pp0_iter2_reg;
wire   [31:0] pixel_19_fu_5570_p6;
reg   [31:0] pixel_19_reg_8346;
wire   [1:0] select_ln29_11_fu_5604_p3;
reg   [1:0] select_ln29_11_reg_8351;
reg   [31:0] mul_3_1_reg_8439;
reg   [31:0] mul_3_1_reg_8439_pp0_iter1_reg;
reg   [31:0] mul_3_1_reg_8439_pp0_iter2_reg;
wire   [31:0] pixel_20_fu_5637_p6;
reg   [31:0] pixel_20_reg_8444;
reg   [31:0] mul_3_2_reg_8529;
reg   [31:0] mul_3_2_reg_8529_pp0_iter1_reg;
reg   [31:0] mul_3_2_reg_8529_pp0_iter2_reg;
wire   [31:0] pixel_21_fu_5677_p6;
reg   [31:0] pixel_21_reg_8534;
wire    ap_block_pp0_stage24_11001;
reg   [31:0] mul_3_3_reg_8624;
reg   [31:0] mul_3_3_reg_8624_pp0_iter1_reg;
reg   [31:0] mul_3_3_reg_8624_pp0_iter2_reg;
wire   [31:0] pixel_22_fu_5725_p6;
reg   [31:0] pixel_22_reg_8629;
reg   [31:0] mul_3_4_reg_8714;
reg   [31:0] mul_3_4_reg_8714_pp0_iter2_reg;
reg   [31:0] mul_3_4_reg_8714_pp0_iter3_reg;
reg   [31:0] mul_3_4_reg_8714_pp0_iter4_reg;
wire   [31:0] pixel_23_fu_5769_p6;
reg   [31:0] pixel_23_reg_8719;
reg   [31:0] mul_4_reg_8729;
reg   [31:0] mul_4_reg_8729_pp0_iter2_reg;
reg   [31:0] mul_4_reg_8729_pp0_iter3_reg;
reg   [31:0] mul_4_reg_8729_pp0_iter4_reg;
wire   [31:0] pixel_24_fu_5799_p6;
reg   [31:0] pixel_24_reg_8734;
reg   [31:0] mul_4_1_reg_8749;
reg   [31:0] mul_4_1_reg_8749_pp0_iter2_reg;
reg   [31:0] mul_4_1_reg_8749_pp0_iter3_reg;
reg   [31:0] mul_4_1_reg_8749_pp0_iter4_reg;
reg   [63:0] gmem_out_addr_reg_8754;
reg   [63:0] gmem_out_addr_reg_8754_pp0_iter2_reg;
reg   [63:0] gmem_out_addr_reg_8754_pp0_iter3_reg;
reg   [63:0] gmem_out_addr_reg_8754_pp0_iter4_reg;
reg   [63:0] gmem_out_addr_reg_8754_pp0_iter5_reg;
reg   [31:0] mul_4_2_reg_8760;
reg   [31:0] mul_4_2_reg_8760_pp0_iter2_reg;
reg   [31:0] mul_4_2_reg_8760_pp0_iter3_reg;
reg   [31:0] mul_4_2_reg_8760_pp0_iter4_reg;
reg   [31:0] mul_4_3_reg_8765;
reg   [31:0] mul_4_3_reg_8765_pp0_iter2_reg;
reg   [31:0] mul_4_3_reg_8765_pp0_iter3_reg;
reg   [31:0] mul_4_3_reg_8765_pp0_iter4_reg;
reg   [31:0] mul_4_4_reg_8770;
reg   [31:0] mul_4_4_reg_8770_pp0_iter2_reg;
reg   [31:0] mul_4_4_reg_8770_pp0_iter3_reg;
reg   [31:0] mul_4_4_reg_8770_pp0_iter4_reg;
reg   [31:0] conv1_biases_load_reg_8780;
wire   [31:0] select_ln42_fu_5931_p3;
reg   [31:0] select_ln42_reg_8785;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln36_fu_4411_p1;
wire   [63:0] zext_ln36_5_fu_4476_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln36_10_fu_4540_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln36_15_fu_4609_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln36_20_fu_4673_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln36_1_fu_4724_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln36_6_fu_4826_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln36_11_fu_4866_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln36_16_fu_4905_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln36_21_fu_4944_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln36_2_fu_5008_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln36_7_fu_5169_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln36_12_fu_5209_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln36_17_fu_5248_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln36_22_fu_5287_p1;
wire   [63:0] zext_ln36_3_fu_5326_p1;
wire   [63:0] zext_ln36_8_fu_5393_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln36_13_fu_5433_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln36_18_fu_5472_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln36_23_fu_5511_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln36_4_fu_5550_p1;
wire   [63:0] zext_ln36_9_fu_5617_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln36_14_fu_5657_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln36_19_fu_5705_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln36_24_fu_5749_p1;
wire    ap_block_pp0_stage0;
wire  signed [63:0] sext_ln42_fu_5879_p1;
wire    ap_block_pp0_stage16_01001;
reg   [4:0] j_1_fu_218;
wire   [4:0] add_ln36_fu_4496_p2;
wire    ap_loop_init;
reg   [4:0] i_3_fu_222;
wire   [4:0] select_ln29_1_fu_5690_p3;
reg   [9:0] indvar_flatten39_fu_226;
wire   [9:0] select_ln29_12_fu_5787_p3;
reg   [2:0] out_c_fu_230;
reg   [12:0] indvar_flatten134_fu_234;
wire   [12:0] add_ln28_1_fu_4244_p2;
reg   [31:0] grp_fu_3878_p0;
reg   [31:0] grp_fu_3878_p1;
reg   [31:0] grp_fu_3883_p0;
reg   [31:0] grp_fu_3883_p1;
reg   [31:0] grp_fu_3887_p0;
reg   [31:0] grp_fu_3887_p1;
reg   [1:0] grp_fu_3949_p5;
reg   [1:0] grp_fu_3962_p5;
reg   [1:0] grp_fu_3975_p5;
reg   [1:0] grp_fu_3988_p5;
reg   [1:0] grp_fu_4001_p5;
reg   [1:0] grp_fu_4014_p5;
reg   [1:0] grp_fu_4027_p5;
reg   [1:0] grp_fu_4040_p5;
reg   [1:0] grp_fu_4053_p5;
reg   [1:0] grp_fu_4066_p5;
reg   [1:0] grp_fu_4079_p5;
reg   [1:0] grp_fu_4092_p5;
reg   [1:0] grp_fu_4105_p5;
reg   [1:0] grp_fu_4118_p5;
reg   [1:0] grp_fu_4131_p5;
reg   [1:0] grp_fu_4144_p5;
wire   [2:0] add_ln28_fu_4259_p2;
wire   [1:0] trunc_ln_fu_4228_p4;
wire   [0:0] icmp_ln30_fu_4329_p2;
wire   [0:0] xor_ln28_fu_4323_p2;
wire   [0:0] or_ln29_fu_4347_p2;
wire   [2:0] select_ln28_7_fu_4365_p3;
wire   [1:0] trunc_ln29_mid1_fu_4381_p4;
wire   [1:0] select_ln28_2_fu_4315_p3;
wire   [5:0] tmp_101_fu_4403_p3;
wire   [31:0] grp_fu_3897_p6;
wire   [31:0] grp_fu_3910_p6;
wire   [31:0] grp_fu_3923_p6;
wire   [31:0] grp_fu_3936_p6;
wire   [5:0] tmp_106_fu_4469_p3;
wire   [31:0] grp_fu_3949_p6;
wire   [31:0] grp_fu_3962_p6;
wire   [31:0] grp_fu_3975_p6;
wire   [31:0] grp_fu_3988_p6;
wire   [5:0] tmp_111_fu_4533_p3;
wire   [4:0] add_ln36_1_fu_4565_p2;
wire   [31:0] grp_fu_4001_p6;
wire   [31:0] grp_fu_4014_p6;
wire   [31:0] grp_fu_4027_p6;
wire   [31:0] grp_fu_4040_p6;
wire   [5:0] tmp_116_fu_4602_p3;
wire   [4:0] add_ln36_2_fu_4629_p2;
wire   [31:0] grp_fu_4053_p6;
wire   [31:0] grp_fu_4066_p6;
wire   [31:0] grp_fu_4079_p6;
wire   [31:0] grp_fu_4092_p6;
wire   [5:0] tmp_121_fu_4666_p3;
wire   [2:0] indvars_iv_next48_cast_fu_4693_p2;
wire   [2:0] indvars_iv_next48_cast_mid1_fu_4698_p2;
wire   [2:0] select_ln28_8_fu_4703_p3;
wire   [5:0] tmp_102_fu_4717_p3;
wire   [4:0] add_ln36_3_fu_4744_p2;
wire   [31:0] grp_fu_4105_p6;
wire   [31:0] grp_fu_4118_p6;
wire   [31:0] grp_fu_4131_p6;
wire   [31:0] grp_fu_4144_p6;
wire   [4:0] indvars_iv_next48_fu_4776_p2;
wire   [1:0] p_cast_fu_4781_p4;
wire   [4:0] indvars_iv_next48_mid1_fu_4798_p2;
wire   [1:0] p_cast10_mid1_fu_4803_p4;
wire   [1:0] select_ln28_3_fu_4791_p3;
wire   [5:0] tmp_107_fu_4820_p3;
wire   [1:0] pixel_5_fu_4846_p5;
wire   [5:0] tmp_112_fu_4860_p3;
wire   [5:0] tmp_117_fu_4899_p3;
wire   [5:0] tmp_122_fu_4938_p3;
wire   [2:0] p_cast11_fu_4977_p2;
wire   [2:0] p_cast11_mid1_fu_4982_p2;
wire   [2:0] select_ln28_9_fu_4987_p3;
wire   [5:0] tmp_103_fu_5001_p3;
wire   [4:0] empty_fu_5041_p2;
wire   [4:0] empty_55_fu_5056_p2;
wire   [4:0] empty_56_fu_5076_p2;
wire   [1:0] p_cast1_fu_5046_p4;
wire   [4:0] p_mid125_fu_5103_p2;
wire   [1:0] p_cast12_mid1_fu_5108_p4;
wire   [1:0] select_ln28_4_fu_5096_p3;
wire   [2:0] p_cast13_fu_5061_p2;
wire   [2:0] p_cast13_mid1_fu_5125_p2;
wire   [2:0] select_ln28_10_fu_5130_p3;
wire   [2:0] xor_ln30_fu_5081_p2;
wire   [2:0] xor_ln30_1_fu_5144_p2;
wire   [2:0] select_ln28_11_fu_5149_p3;
wire   [5:0] tmp_108_fu_5163_p3;
wire   [1:0] pixel_10_fu_5189_p5;
wire   [5:0] tmp_113_fu_5203_p3;
wire   [5:0] tmp_118_fu_5242_p3;
wire   [5:0] tmp_123_fu_5281_p3;
wire   [5:0] tmp_104_fu_5320_p3;
wire   [4:0] p_mid131_fu_5365_p2;
wire   [1:0] p_cast14_mid1_fu_5370_p4;
wire   [1:0] select_ln28_5_fu_5359_p3;
wire   [5:0] tmp_109_fu_5387_p3;
wire   [1:0] pixel_15_fu_5413_p5;
wire   [5:0] tmp_114_fu_5427_p3;
wire   [5:0] tmp_119_fu_5466_p3;
wire   [5:0] tmp_124_fu_5505_p3;
wire   [5:0] tmp_105_fu_5544_p3;
wire   [4:0] p_mid137_fu_5589_p2;
wire   [1:0] trunc_ln30_mid1_fu_5594_p4;
wire   [1:0] select_ln28_6_fu_5583_p3;
wire   [5:0] tmp_110_fu_5611_p3;
wire   [1:0] pixel_20_fu_5637_p5;
wire   [5:0] tmp_115_fu_5651_p3;
wire   [5:0] tmp_120_fu_5699_p3;
wire   [5:0] tmp_125_fu_5743_p3;
wire   [9:0] add_ln29_fu_5782_p2;
wire   [9:0] shl_ln_fu_5812_p3;
wire   [7:0] shl_ln42_1_fu_5823_p3;
wire   [10:0] zext_ln42_1_fu_5819_p1;
wire   [10:0] zext_ln42_2_fu_5830_p1;
wire  signed [10:0] sub_ln42_fu_5834_p2;
wire   [4:0] shl_ln42_2_fu_5844_p3;
wire   [63:0] zext_ln42_3_fu_5851_p1;
wire  signed [15:0] grp_fu_5939_p3;
wire  signed [63:0] sext_ln42_2_fu_5860_p1;
wire   [63:0] add_ln42_fu_5855_p2;
wire   [63:0] add_ln42_2_fu_5863_p2;
wire   [61:0] trunc_ln11_fu_5869_p4;
wire   [31:0] bitcast_ln42_fu_5889_p1;
wire   [7:0] tmp_99_fu_5893_p4;
wire   [22:0] trunc_ln42_fu_5903_p1;
wire   [0:0] icmp_ln42_1_fu_5913_p2;
wire   [0:0] icmp_ln42_fu_5907_p2;
wire   [0:0] or_ln42_fu_5919_p2;
wire   [0:0] and_ln42_fu_5925_p2;
wire   [4:0] grp_fu_5939_p0;
wire   [9:0] grp_fu_5939_p1;
reg    grp_fu_3878_ce;
reg    grp_fu_3883_ce;
reg    grp_fu_3887_ce;
reg    grp_fu_3892_ce;
wire    ap_block_pp0_stage14_00001;
reg    grp_fu_5939_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter4_stage21;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [24:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
reg    ap_block_pp0_stage15_subdone;
reg    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage17_00001;
wire    ap_block_pp0_stage22_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage18_00001;
wire    ap_block_pp0_stage23_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage19_00001;
wire    ap_block_pp0_stage24_00001;
wire    ap_block_pp0_stage4_00001;
wire   [14:0] grp_fu_5939_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 25'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_0bkb #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_0_0_address0),
    .ce0(conv1_weights_0_0_0_ce0),
    .q0(conv1_weights_0_0_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_1cud #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_1_0_address0),
    .ce0(conv1_weights_0_1_0_ce0),
    .q0(conv1_weights_0_1_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_2dEe #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_2_0_address0),
    .ce0(conv1_weights_0_2_0_ce0),
    .q0(conv1_weights_0_2_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_3eOg #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_3_0_address0),
    .ce0(conv1_weights_0_3_0_ce0),
    .q0(conv1_weights_0_3_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_0_4fYi #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_0_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_0_4_0_address0),
    .ce0(conv1_weights_0_4_0_ce0),
    .q0(conv1_weights_0_4_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_0g8j #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_0_0_address0),
    .ce0(conv1_weights_1_0_0_ce0),
    .q0(conv1_weights_1_0_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_1hbi #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_1_0_address0),
    .ce0(conv1_weights_1_1_0_ce0),
    .q0(conv1_weights_1_1_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_2ibs #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_2_0_address0),
    .ce0(conv1_weights_1_2_0_ce0),
    .q0(conv1_weights_1_2_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_3jbC #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_3_0_address0),
    .ce0(conv1_weights_1_3_0_ce0),
    .q0(conv1_weights_1_3_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_1_4kbM #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_1_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_1_4_0_address0),
    .ce0(conv1_weights_1_4_0_ce0),
    .q0(conv1_weights_1_4_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_0lbW #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_0_0_address0),
    .ce0(conv1_weights_2_0_0_ce0),
    .q0(conv1_weights_2_0_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_1mb6 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_1_0_address0),
    .ce0(conv1_weights_2_1_0_ce0),
    .q0(conv1_weights_2_1_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_2ncg #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_2_0_address0),
    .ce0(conv1_weights_2_2_0_ce0),
    .q0(conv1_weights_2_2_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_3ocq #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_3_0_address0),
    .ce0(conv1_weights_2_3_0_ce0),
    .q0(conv1_weights_2_3_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_2_4pcA #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_2_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_2_4_0_address0),
    .ce0(conv1_weights_2_4_0_ce0),
    .q0(conv1_weights_2_4_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_0qcK #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_0_0_address0),
    .ce0(conv1_weights_3_0_0_ce0),
    .q0(conv1_weights_3_0_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_1rcU #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_1_0_address0),
    .ce0(conv1_weights_3_1_0_ce0),
    .q0(conv1_weights_3_1_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_2sc4 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_2_0_address0),
    .ce0(conv1_weights_3_2_0_ce0),
    .q0(conv1_weights_3_2_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_3tde #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_3_0_address0),
    .ce0(conv1_weights_3_3_0_ce0),
    .q0(conv1_weights_3_3_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_3_4udo #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_3_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_3_4_0_address0),
    .ce0(conv1_weights_3_4_0_ce0),
    .q0(conv1_weights_3_4_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_0vdy #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_0_0_address0),
    .ce0(conv1_weights_4_0_0_ce0),
    .q0(conv1_weights_4_0_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_1wdI #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_1_0_address0),
    .ce0(conv1_weights_4_1_0_ce0),
    .q0(conv1_weights_4_1_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_2xdS #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_2_0_address0),
    .ce0(conv1_weights_4_2_0_ce0),
    .q0(conv1_weights_4_2_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_3yd2 #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_3_0_address0),
    .ce0(conv1_weights_4_3_0_ce0),
    .q0(conv1_weights_4_3_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_weights_4_4zec #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_weights_4_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_weights_4_4_0_address0),
    .ce0(conv1_weights_4_4_0_ce0),
    .q0(conv1_weights_4_4_0_q0)
);

top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_conv1_biases_ROM_Aem #(
    .DataWidth( 32 ),
    .AddressRange( 6 ),
    .AddressWidth( 3 ))
conv1_biases_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(conv1_biases_address0),
    .ce0(conv1_biases_ce0),
    .q0(conv1_biases_q0)
);

top_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U36(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_3883_p0),
    .din1(grp_fu_3883_p1),
    .ce(grp_fu_3883_ce),
    .dout(grp_fu_3883_p2)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U39(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .din4(trunc_ln9_reg_6311),
    .dout(grp_fu_3897_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U40(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .din4(trunc_ln9_reg_6311),
    .dout(grp_fu_3910_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U41(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .din4(trunc_ln9_reg_6311),
    .dout(grp_fu_3923_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U42(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .din4(trunc_ln9_reg_6311),
    .dout(grp_fu_3936_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U43(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .din4(grp_fu_3949_p5),
    .dout(grp_fu_3949_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U44(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .din4(grp_fu_3962_p5),
    .dout(grp_fu_3962_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U45(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .din4(grp_fu_3975_p5),
    .dout(grp_fu_3975_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U46(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .din4(grp_fu_3988_p5),
    .dout(grp_fu_3988_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U47(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .din4(grp_fu_4001_p5),
    .dout(grp_fu_4001_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U48(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .din4(grp_fu_4014_p5),
    .dout(grp_fu_4014_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U49(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .din4(grp_fu_4027_p5),
    .dout(grp_fu_4027_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U50(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .din4(grp_fu_4040_p5),
    .dout(grp_fu_4040_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U51(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .din4(grp_fu_4053_p5),
    .dout(grp_fu_4053_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U52(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .din4(grp_fu_4066_p5),
    .dout(grp_fu_4066_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U53(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .din4(grp_fu_4079_p5),
    .dout(grp_fu_4079_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U54(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .din4(grp_fu_4092_p5),
    .dout(grp_fu_4092_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U55(
    .din0(padded_q0),
    .din1(padded_1_q0),
    .din2(padded_2_q0),
    .din3(padded_3_q0),
    .din4(grp_fu_4105_p5),
    .dout(grp_fu_4105_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U56(
    .din0(padded_4_q0),
    .din1(padded_5_q0),
    .din2(padded_6_q0),
    .din3(padded_7_q0),
    .din4(grp_fu_4118_p5),
    .dout(grp_fu_4118_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U57(
    .din0(padded_8_q0),
    .din1(padded_9_q0),
    .din2(padded_10_q0),
    .din3(padded_11_q0),
    .din4(grp_fu_4131_p5),
    .dout(grp_fu_4131_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U58(
    .din0(padded_12_q0),
    .din1(padded_13_q0),
    .din2(padded_14_q0),
    .din3(padded_15_q0),
    .din4(grp_fu_4144_p5),
    .dout(grp_fu_4144_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U59(
    .din0(grp_fu_3897_p6),
    .din1(grp_fu_3910_p6),
    .din2(grp_fu_3923_p6),
    .din3(grp_fu_3936_p6),
    .din4(select_ln29_3_reg_6210),
    .dout(pixel_fu_4451_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U60(
    .din0(grp_fu_3949_p6),
    .din1(grp_fu_3962_p6),
    .din2(grp_fu_3975_p6),
    .din3(grp_fu_3988_p6),
    .din4(select_ln29_3_reg_6210),
    .dout(pixel_1_fu_4515_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U61(
    .din0(grp_fu_4001_p6),
    .din1(grp_fu_4014_p6),
    .din2(grp_fu_4027_p6),
    .din3(grp_fu_4040_p6),
    .din4(select_ln29_3_reg_6210),
    .dout(pixel_2_fu_4584_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U62(
    .din0(grp_fu_4053_p6),
    .din1(grp_fu_4066_p6),
    .din2(grp_fu_4079_p6),
    .din3(grp_fu_4092_p6),
    .din4(select_ln29_3_reg_6210),
    .dout(pixel_3_fu_4648_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U63(
    .din0(grp_fu_4105_p6),
    .din1(grp_fu_4118_p6),
    .din2(grp_fu_4131_p6),
    .din3(grp_fu_4144_p6),
    .din4(select_ln29_3_reg_6210),
    .dout(pixel_4_fu_4763_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U64(
    .din0(grp_fu_3897_p6),
    .din1(grp_fu_3910_p6),
    .din2(grp_fu_3923_p6),
    .din3(grp_fu_3936_p6),
    .din4(pixel_5_fu_4846_p5),
    .dout(pixel_5_fu_4846_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U65(
    .din0(grp_fu_3949_p6),
    .din1(grp_fu_3962_p6),
    .din2(grp_fu_3975_p6),
    .din3(grp_fu_3988_p6),
    .din4(select_ln29_5_reg_6941),
    .dout(pixel_6_fu_4886_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U66(
    .din0(grp_fu_4001_p6),
    .din1(grp_fu_4014_p6),
    .din2(grp_fu_4027_p6),
    .din3(grp_fu_4040_p6),
    .din4(select_ln29_5_reg_6941),
    .dout(pixel_7_fu_4925_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U67(
    .din0(grp_fu_4053_p6),
    .din1(grp_fu_4066_p6),
    .din2(grp_fu_4079_p6),
    .din3(grp_fu_4092_p6),
    .din4(select_ln29_5_reg_6941),
    .dout(pixel_8_fu_4964_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U68(
    .din0(grp_fu_4105_p6),
    .din1(grp_fu_4118_p6),
    .din2(grp_fu_4131_p6),
    .din3(grp_fu_4144_p6),
    .din4(select_ln29_5_reg_6941),
    .dout(pixel_9_fu_5028_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U69(
    .din0(grp_fu_3897_p6),
    .din1(grp_fu_3910_p6),
    .din2(grp_fu_3923_p6),
    .din3(grp_fu_3936_p6),
    .din4(pixel_10_fu_5189_p5),
    .dout(pixel_10_fu_5189_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U70(
    .din0(grp_fu_3949_p6),
    .din1(grp_fu_3962_p6),
    .din2(grp_fu_3975_p6),
    .din3(grp_fu_3988_p6),
    .din4(select_ln29_7_reg_7417),
    .dout(pixel_11_fu_5229_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U71(
    .din0(grp_fu_4001_p6),
    .din1(grp_fu_4014_p6),
    .din2(grp_fu_4027_p6),
    .din3(grp_fu_4040_p6),
    .din4(select_ln29_7_reg_7417),
    .dout(pixel_12_fu_5268_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U72(
    .din0(grp_fu_4053_p6),
    .din1(grp_fu_4066_p6),
    .din2(grp_fu_4079_p6),
    .din3(grp_fu_4092_p6),
    .din4(select_ln29_7_reg_7417),
    .dout(pixel_13_fu_5307_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U73(
    .din0(grp_fu_4105_p6),
    .din1(grp_fu_4118_p6),
    .din2(grp_fu_4131_p6),
    .din3(grp_fu_4144_p6),
    .din4(select_ln29_7_reg_7417),
    .dout(pixel_14_fu_5346_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U74(
    .din0(grp_fu_3897_p6),
    .din1(grp_fu_3910_p6),
    .din2(grp_fu_3923_p6),
    .din3(grp_fu_3936_p6),
    .din4(pixel_15_fu_5413_p5),
    .dout(pixel_15_fu_5413_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U75(
    .din0(grp_fu_3949_p6),
    .din1(grp_fu_3962_p6),
    .din2(grp_fu_3975_p6),
    .din3(grp_fu_3988_p6),
    .din4(select_ln29_9_reg_7893),
    .dout(pixel_16_fu_5453_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U76(
    .din0(grp_fu_4001_p6),
    .din1(grp_fu_4014_p6),
    .din2(grp_fu_4027_p6),
    .din3(grp_fu_4040_p6),
    .din4(select_ln29_9_reg_7893),
    .dout(pixel_17_fu_5492_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U77(
    .din0(grp_fu_4053_p6),
    .din1(grp_fu_4066_p6),
    .din2(grp_fu_4079_p6),
    .din3(grp_fu_4092_p6),
    .din4(select_ln29_9_reg_7893),
    .dout(pixel_18_fu_5531_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U78(
    .din0(grp_fu_4105_p6),
    .din1(grp_fu_4118_p6),
    .din2(grp_fu_4131_p6),
    .din3(grp_fu_4144_p6),
    .din4(select_ln29_9_reg_7893),
    .dout(pixel_19_fu_5570_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U79(
    .din0(grp_fu_3897_p6),
    .din1(grp_fu_3910_p6),
    .din2(grp_fu_3923_p6),
    .din3(grp_fu_3936_p6),
    .din4(pixel_20_fu_5637_p5),
    .dout(pixel_20_fu_5637_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U80(
    .din0(grp_fu_3949_p6),
    .din1(grp_fu_3962_p6),
    .din2(grp_fu_3975_p6),
    .din3(grp_fu_3988_p6),
    .din4(select_ln29_11_reg_8351),
    .dout(pixel_21_fu_5677_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U81(
    .din0(grp_fu_4001_p6),
    .din1(grp_fu_4014_p6),
    .din2(grp_fu_4027_p6),
    .din3(grp_fu_4040_p6),
    .din4(select_ln29_11_reg_8351),
    .dout(pixel_22_fu_5725_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U82(
    .din0(grp_fu_4053_p6),
    .din1(grp_fu_4066_p6),
    .din2(grp_fu_4079_p6),
    .din3(grp_fu_4092_p6),
    .din4(select_ln29_11_reg_8351),
    .dout(pixel_23_fu_5769_p6)
);

top_mux_4_2_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_4_2_32_1_1_U83(
    .din0(grp_fu_4105_p6),
    .din1(grp_fu_4118_p6),
    .din2(grp_fu_4131_p6),
    .din3(grp_fu_4144_p6),
    .din4(select_ln29_11_reg_8351),
    .dout(pixel_24_fu_5799_p6)
);

top_mac_muladd_5ns_10ns_11s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 16 ))
mac_muladd_5ns_10ns_11s_16_4_1_U84(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_5939_p0),
    .din1(grp_fu_5939_p1),
    .din2(sub_ln42_fu_5834_p2),
    .ce(grp_fu_5939_ce),
    .dout(grp_fu_5939_p3)
);

top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage24),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage21_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage24)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage21_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage24_subdone) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage21))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage21))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage21))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage21))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_3_fu_222 <= 5'd0;
    end else if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        i_3_fu_222 <= select_ln29_1_fu_5690_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        indvar_flatten134_fu_234 <= 13'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln28_fu_4238_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        indvar_flatten134_fu_234 <= add_ln28_1_fu_4244_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten39_fu_226 <= 10'd0;
        end else if (((icmp_ln28_reg_6004 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten39_fu_226 <= select_ln29_12_fu_5787_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_1_fu_218 <= 5'd0;
    end else if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        j_1_fu_218 <= add_ln36_fu_4496_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_c_fu_230 <= 3'd0;
    end else if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln28_fu_4238_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        out_c_fu_230 <= select_ln28_1_fu_4279_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln36_4_reg_6444 <= add_ln36_4_fu_4464_p2;
        conv1_weights_0_0_0_load_reg_6319 <= conv1_weights_0_0_0_q0;
        conv1_weights_0_1_0_load_reg_6324 <= conv1_weights_0_1_0_q0;
        conv1_weights_0_2_0_load_reg_6329 <= conv1_weights_0_2_0_q0;
        conv1_weights_0_3_0_load_reg_6334 <= conv1_weights_0_3_0_q0;
        conv1_weights_0_4_0_load_reg_6339 <= conv1_weights_0_4_0_q0;
        conv1_weights_1_0_0_load_reg_6344 <= conv1_weights_1_0_0_q0;
        conv1_weights_1_1_0_load_reg_6349 <= conv1_weights_1_1_0_q0;
        conv1_weights_1_2_0_load_reg_6354 <= conv1_weights_1_2_0_q0;
        conv1_weights_1_3_0_load_reg_6359 <= conv1_weights_1_3_0_q0;
        conv1_weights_1_4_0_load_reg_6364 <= conv1_weights_1_4_0_q0;
        conv1_weights_2_0_0_load_reg_6369 <= conv1_weights_2_0_0_q0;
        conv1_weights_2_1_0_load_reg_6374 <= conv1_weights_2_1_0_q0;
        conv1_weights_2_2_0_load_reg_6379 <= conv1_weights_2_2_0_q0;
        conv1_weights_2_3_0_load_reg_6384 <= conv1_weights_2_3_0_q0;
        conv1_weights_2_4_0_load_reg_6389 <= conv1_weights_2_4_0_q0;
        conv1_weights_3_0_0_load_reg_6394 <= conv1_weights_3_0_0_q0;
        conv1_weights_3_1_0_load_reg_6399 <= conv1_weights_3_1_0_q0;
        conv1_weights_3_2_0_load_reg_6404 <= conv1_weights_3_2_0_q0;
        conv1_weights_3_3_0_load_reg_6409 <= conv1_weights_3_3_0_q0;
        conv1_weights_3_4_0_load_reg_6414 <= conv1_weights_3_4_0_q0;
        conv1_weights_4_0_0_load_reg_6419 <= conv1_weights_4_0_0_q0;
        conv1_weights_4_1_0_load_reg_6424 <= conv1_weights_4_1_0_q0;
        conv1_weights_4_2_0_load_reg_6429 <= conv1_weights_4_2_0_q0;
        conv1_weights_4_3_0_load_reg_6434 <= conv1_weights_4_3_0_q0;
        pixel_reg_6439 <= pixel_fu_4451_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln36_5_reg_6545 <= add_ln36_5_fu_4528_p2;
        pixel_1_reg_6540 <= pixel_1_fu_4515_p6;
        trunc_ln10_reg_6532 <= {{add_ln36_fu_4496_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln36_6_reg_6646 <= add_ln36_6_fu_4597_p2;
        pixel_2_reg_6641 <= pixel_2_fu_4584_p6;
        trunc_ln36_1_reg_6633 <= {{add_ln36_1_fu_4565_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (icmp_ln28_fu_4238_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        and_ln28_reg_6166 <= and_ln28_fu_4335_p2;
        icmp_ln29_reg_6013 <= icmp_ln29_fu_4265_p2;
        indvar_flatten39_load_reg_6008 <= indvar_flatten39_fu_226;
        indvars_iv_next48_dup_reg_6179 <= indvars_iv_next48_dup_fu_4341_p2;
        select_ln28_1_reg_6035 <= select_ln28_1_fu_4279_p3;
        select_ln28_reg_6026 <= select_ln28_fu_4271_p3;
        select_ln29_2_reg_6202 <= select_ln29_2_fu_4373_p3;
        select_ln29_3_reg_6210 <= select_ln29_3_fu_4391_p3;
        select_ln29_reg_6184 <= select_ln29_fu_4353_p3;
        trunc_ln29_1_reg_6194 <= trunc_ln29_1_fu_4361_p1;
        trunc_ln30_reg_6219 <= trunc_ln30_fu_4399_p1;
        trunc_ln9_reg_6311 <= {{select_ln29_fu_4353_p3[4:3]}};
        zext_ln28_reg_6040[2 : 0] <= zext_ln28_fu_4287_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        conv1_biases_load_reg_8780 <= conv1_biases_q0;
        gmem_out_addr_reg_8754 <= sext_ln42_fu_5879_p1;
        gmem_out_addr_reg_8754_pp0_iter2_reg <= gmem_out_addr_reg_8754;
        gmem_out_addr_reg_8754_pp0_iter3_reg <= gmem_out_addr_reg_8754_pp0_iter2_reg;
        gmem_out_addr_reg_8754_pp0_iter4_reg <= gmem_out_addr_reg_8754_pp0_iter3_reg;
        gmem_out_addr_reg_8754_pp0_iter5_reg <= gmem_out_addr_reg_8754_pp0_iter4_reg;
        mul_4_1_reg_8749_pp0_iter2_reg <= mul_4_1_reg_8749;
        mul_4_1_reg_8749_pp0_iter3_reg <= mul_4_1_reg_8749_pp0_iter2_reg;
        mul_4_1_reg_8749_pp0_iter4_reg <= mul_4_1_reg_8749_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_reg_5988 <= i_3_fu_222;
        icmp_ln28_reg_6004 <= icmp_ln28_fu_4238_p2;
        icmp_ln28_reg_6004_pp0_iter1_reg <= icmp_ln28_reg_6004;
        icmp_ln28_reg_6004_pp0_iter2_reg <= icmp_ln28_reg_6004_pp0_iter1_reg;
        icmp_ln28_reg_6004_pp0_iter3_reg <= icmp_ln28_reg_6004_pp0_iter2_reg;
        icmp_ln28_reg_6004_pp0_iter4_reg <= icmp_ln28_reg_6004_pp0_iter3_reg;
        mul_4_reg_8729_pp0_iter2_reg <= mul_4_reg_8729;
        mul_4_reg_8729_pp0_iter3_reg <= mul_4_reg_8729_pp0_iter2_reg;
        mul_4_reg_8729_pp0_iter4_reg <= mul_4_reg_8729_pp0_iter3_reg;
        pixel_24_reg_8734 <= pixel_24_fu_5799_p6;
        select_ln28_1_reg_6035_pp0_iter1_reg <= select_ln28_1_reg_6035;
        trunc_ln29_reg_5996 <= trunc_ln29_fu_4224_p1;
        zext_ln28_reg_6040_pp0_iter1_reg[2 : 0] <= zext_ln28_reg_6040[2 : 0];
        zext_ln28_reg_6040_pp0_iter2_reg[2 : 0] <= zext_ln28_reg_6040_pp0_iter1_reg[2 : 0];
        zext_ln28_reg_6040_pp0_iter3_reg[2 : 0] <= zext_ln28_reg_6040_pp0_iter2_reg[2 : 0];
        zext_ln28_reg_6040_pp0_iter4_reg[2 : 0] <= zext_ln28_reg_6040_pp0_iter3_reg[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul_1_1_reg_7523 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_1_2_reg_7613 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul_1_2_reg_7613_pp0_iter1_reg <= mul_1_2_reg_7613;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_1_3_reg_7703 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul_1_3_reg_7703_pp0_iter1_reg <= mul_1_3_reg_7703;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_1_4_reg_7793 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul_1_4_reg_7793_pp0_iter1_reg <= mul_1_4_reg_7793;
        select_ln42_reg_8785 <= select_ln42_fu_5931_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul_1_reg_7397 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_2_1_reg_7981 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul_2_1_reg_7981_pp0_iter1_reg <= mul_2_1_reg_7981;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_2_2_reg_8071 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul_2_2_reg_8071_pp0_iter1_reg <= mul_2_2_reg_8071;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_2_3_reg_8161 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul_2_3_reg_8161_pp0_iter1_reg <= mul_2_3_reg_8161;
        mul_2_3_reg_8161_pp0_iter2_reg <= mul_2_3_reg_8161_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_2_4_reg_8251 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul_2_4_reg_8251_pp0_iter1_reg <= mul_2_4_reg_8251;
        mul_2_4_reg_8251_pp0_iter2_reg <= mul_2_4_reg_8251_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_2_reg_7883 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul_2_reg_7883_pp0_iter1_reg <= mul_2_reg_7883;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_3_1_reg_8439 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul_3_1_reg_8439_pp0_iter1_reg <= mul_3_1_reg_8439;
        mul_3_1_reg_8439_pp0_iter2_reg <= mul_3_1_reg_8439_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_3_2_reg_8529 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul_3_2_reg_8529_pp0_iter1_reg <= mul_3_2_reg_8529;
        mul_3_2_reg_8529_pp0_iter2_reg <= mul_3_2_reg_8529_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_3_3_reg_8624 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul_3_3_reg_8624_pp0_iter1_reg <= mul_3_3_reg_8624;
        mul_3_3_reg_8624_pp0_iter2_reg <= mul_3_3_reg_8624_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_3_4_reg_8714 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_3_4_reg_8714_pp0_iter2_reg <= mul_3_4_reg_8714;
        mul_3_4_reg_8714_pp0_iter3_reg <= mul_3_4_reg_8714_pp0_iter2_reg;
        mul_3_4_reg_8714_pp0_iter4_reg <= mul_3_4_reg_8714_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul_3_reg_8341 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul_3_reg_8341_pp0_iter1_reg <= mul_3_reg_8341;
        mul_3_reg_8341_pp0_iter2_reg <= mul_3_reg_8341_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_4_1_reg_8749 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_4_2_reg_8760 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_4_2_reg_8760_pp0_iter2_reg <= mul_4_2_reg_8760;
        mul_4_2_reg_8760_pp0_iter3_reg <= mul_4_2_reg_8760_pp0_iter2_reg;
        mul_4_2_reg_8760_pp0_iter4_reg <= mul_4_2_reg_8760_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_4_3_reg_8765 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_4_3_reg_8765_pp0_iter2_reg <= mul_4_3_reg_8765;
        mul_4_3_reg_8765_pp0_iter3_reg <= mul_4_3_reg_8765_pp0_iter2_reg;
        mul_4_3_reg_8765_pp0_iter4_reg <= mul_4_3_reg_8765_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_4_4_reg_8770 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_4_4_reg_8770_pp0_iter2_reg <= mul_4_4_reg_8770;
        mul_4_4_reg_8770_pp0_iter3_reg <= mul_4_4_reg_8770_pp0_iter2_reg;
        mul_4_4_reg_8770_pp0_iter4_reg <= mul_4_4_reg_8770_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_4_reg_8729 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul_5_reg_7119 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul_6_reg_7209 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul_7_reg_7299 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_reg_6923 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_s_reg_7029 <= grp_fu_366_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln29_reg_6013 == 1'd0) & (1'd0 == and_ln28_reg_6166) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        p_cast2_reg_7407 <= {{empty_55_fu_5056_p2[4:3]}};
        trunc_ln8_reg_7412 <= {{empty_56_fu_5076_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        pixel_10_reg_7528 <= pixel_10_fu_5189_p6;
        select_ln29_10_reg_7434 <= select_ln29_10_fu_5156_p3;
        select_ln29_7_reg_7417 <= select_ln29_7_fu_5118_p3;
        select_ln29_8_reg_7425 <= select_ln29_8_fu_5137_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        pixel_11_reg_7618 <= pixel_11_fu_5229_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        pixel_12_reg_7708 <= pixel_12_fu_5268_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        pixel_13_reg_7798 <= pixel_13_fu_5307_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        pixel_14_reg_7888 <= pixel_14_fu_5346_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        pixel_15_reg_7986 <= pixel_15_fu_5413_p6;
        select_ln29_9_reg_7893 <= select_ln29_9_fu_5380_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        pixel_16_reg_8076 <= pixel_16_fu_5453_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        pixel_17_reg_8166 <= pixel_17_fu_5492_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        pixel_18_reg_8256 <= pixel_18_fu_5531_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        pixel_19_reg_8346 <= pixel_19_fu_5570_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        pixel_20_reg_8444 <= pixel_20_fu_5637_p6;
        select_ln29_11_reg_8351 <= select_ln29_11_fu_5604_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        pixel_21_reg_8534 <= pixel_21_fu_5677_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        pixel_22_reg_8629 <= pixel_22_fu_5725_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pixel_23_reg_8719 <= pixel_23_fu_5769_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        pixel_3_reg_6742 <= pixel_3_fu_4648_p6;
        trunc_ln36_2_reg_6734 <= {{add_ln36_2_fu_4629_p2[4:3]}};
        xor_ln36_reg_6747 <= xor_ln36_fu_4661_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        pixel_4_reg_6936 <= pixel_4_fu_4763_p6;
        select_ln29_4_reg_6835 <= select_ln29_4_fu_4710_p3;
        trunc_ln36_3_reg_6928 <= {{add_ln36_3_fu_4744_p2[4:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        pixel_5_reg_7034 <= pixel_5_fu_4846_p6;
        select_ln29_5_reg_6941 <= select_ln29_5_fu_4813_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        pixel_6_reg_7124 <= pixel_6_fu_4886_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        pixel_7_reg_7214 <= pixel_7_fu_4925_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        pixel_8_reg_7304 <= pixel_8_fu_4964_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        pixel_9_reg_7402 <= pixel_9_fu_5028_p6;
        select_ln29_6_reg_7309 <= select_ln29_6_fu_4994_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln28_reg_6004 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_4157 <= grp_fu_362_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        reg_4163 <= grp_fu_3883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        reg_4168 <= grp_fu_3883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)))) begin
        reg_4174 <= grp_fu_362_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_4180 <= grp_fu_3883_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        reg_4187 <= grp_fu_362_p_dout0;
    end
end

always @ (*) begin
    if (((icmp_ln28_reg_6004 == 1'd1) & (1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage24 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21_subdone) & (icmp_ln28_reg_6004_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        ap_condition_exit_pp0_iter4_stage21 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage21 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage24_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_biases_ce0 = 1'b1;
    end else begin
        conv1_biases_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_0_0_0_ce0 = 1'b1;
    end else begin
        conv1_weights_0_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_0_1_0_ce0 = 1'b1;
    end else begin
        conv1_weights_0_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_0_2_0_ce0 = 1'b1;
    end else begin
        conv1_weights_0_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_0_3_0_ce0 = 1'b1;
    end else begin
        conv1_weights_0_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_0_4_0_ce0 = 1'b1;
    end else begin
        conv1_weights_0_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_1_0_0_ce0 = 1'b1;
    end else begin
        conv1_weights_1_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_1_1_0_ce0 = 1'b1;
    end else begin
        conv1_weights_1_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_1_2_0_ce0 = 1'b1;
    end else begin
        conv1_weights_1_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_1_3_0_ce0 = 1'b1;
    end else begin
        conv1_weights_1_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_1_4_0_ce0 = 1'b1;
    end else begin
        conv1_weights_1_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_2_0_0_ce0 = 1'b1;
    end else begin
        conv1_weights_2_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_2_1_0_ce0 = 1'b1;
    end else begin
        conv1_weights_2_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_2_2_0_ce0 = 1'b1;
    end else begin
        conv1_weights_2_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_2_3_0_ce0 = 1'b1;
    end else begin
        conv1_weights_2_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_2_4_0_ce0 = 1'b1;
    end else begin
        conv1_weights_2_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_3_0_0_ce0 = 1'b1;
    end else begin
        conv1_weights_3_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_3_1_0_ce0 = 1'b1;
    end else begin
        conv1_weights_3_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_3_2_0_ce0 = 1'b1;
    end else begin
        conv1_weights_3_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_3_3_0_ce0 = 1'b1;
    end else begin
        conv1_weights_3_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_3_4_0_ce0 = 1'b1;
    end else begin
        conv1_weights_3_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_4_0_0_ce0 = 1'b1;
    end else begin
        conv1_weights_4_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_4_1_0_ce0 = 1'b1;
    end else begin
        conv1_weights_4_1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_4_2_0_ce0 = 1'b1;
    end else begin
        conv1_weights_4_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_4_3_0_ce0 = 1'b1;
    end else begin
        conv1_weights_4_3_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        conv1_weights_4_4_0_ce0 = 1'b1;
    end else begin
        conv1_weights_4_4_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        gmem_out_blk_n_AW = m_axi_gmem_out_AWREADY;
    end else begin
        gmem_out_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        gmem_out_blk_n_B = m_axi_gmem_out_BVALID;
    end else begin
        gmem_out_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        gmem_out_blk_n_W = m_axi_gmem_out_WREADY;
    end else begin
        gmem_out_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) 
    | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_3878_ce = 1'b1;
    end else begin
        grp_fu_3878_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_3878_p0 = reg_4187;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3878_p0 = reg_4180;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_3878_p0 = reg_4174;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3878_p0 = reg_4168;
    end else if ((((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3878_p0 = reg_4157;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3878_p0 = mul_reg_6923;
    end else begin
        grp_fu_3878_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3878_p1 = mul_4_4_reg_8770_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_3878_p1 = mul_4_3_reg_8765_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_3878_p1 = mul_4_2_reg_8760_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_3878_p1 = mul_4_1_reg_8749_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3878_p1 = mul_4_reg_8729_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3878_p1 = mul_2_4_reg_8251_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_3878_p1 = mul_2_3_reg_8161_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_3878_p1 = mul_2_2_reg_8071_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_3878_p1 = mul_2_1_reg_7981_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3878_p1 = mul_2_reg_7883_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3878_p1 = mul_7_reg_7299;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_3878_p1 = mul_6_reg_7209;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_3878_p1 = mul_5_reg_7119;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_3878_p1 = mul_s_reg_7029;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3878_p1 = 32'd0;
    end else begin
        grp_fu_3878_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) 
    | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_3883_ce = 1'b1;
    end else begin
        grp_fu_3883_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3883_p0 = reg_4187;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3883_p0 = reg_4180;
    end else if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)))) begin
        grp_fu_3883_p0 = reg_4168;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3883_p0 = reg_4174;
    end else if ((((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_3883_p0 = reg_4163;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3883_p0 = reg_4157;
    end else begin
        grp_fu_3883_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3883_p1 = conv1_biases_load_reg_8780;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3883_p1 = mul_3_4_reg_8714_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_3883_p1 = mul_3_3_reg_8624_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_3883_p1 = mul_3_2_reg_8529_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_3883_p1 = mul_3_1_reg_8439_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3883_p1 = mul_3_reg_8341_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3883_p1 = mul_1_4_reg_7793_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_3883_p1 = mul_1_3_reg_7703_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_3883_p1 = mul_1_2_reg_7613_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_3883_p1 = mul_1_1_reg_7523;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3883_p1 = mul_1_reg_7397;
    end else begin
        grp_fu_3883_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) 
    | ((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_3887_ce = 1'b1;
    end else begin
        grp_fu_3887_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3887_p0 = pixel_24_reg_8734;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3887_p0 = pixel_23_reg_8719;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3887_p0 = pixel_22_reg_8629;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_3887_p0 = pixel_21_reg_8534;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_3887_p0 = pixel_20_reg_8444;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_3887_p0 = pixel_19_reg_8346;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_3887_p0 = pixel_18_reg_8256;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_3887_p0 = pixel_17_reg_8166;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_3887_p0 = pixel_16_reg_8076;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_3887_p0 = pixel_15_reg_7986;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_3887_p0 = pixel_14_reg_7888;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_3887_p0 = pixel_13_reg_7798;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_3887_p0 = pixel_12_reg_7708;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_3887_p0 = pixel_11_reg_7618;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_3887_p0 = pixel_10_reg_7528;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_3887_p0 = pixel_9_reg_7402;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_3887_p0 = pixel_8_reg_7304;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_3887_p0 = pixel_7_reg_7214;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3887_p0 = pixel_6_reg_7124;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3887_p0 = pixel_5_reg_7034;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3887_p0 = pixel_4_reg_6936;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3887_p0 = pixel_3_reg_6742;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3887_p0 = pixel_2_reg_6641;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3887_p0 = pixel_1_reg_6540;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3887_p0 = pixel_reg_6439;
    end else begin
        grp_fu_3887_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_3887_p1 = conv1_weights_4_4_0_q0;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_3887_p1 = conv1_weights_4_3_0_load_reg_6434;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_3887_p1 = conv1_weights_4_2_0_load_reg_6429;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_3887_p1 = conv1_weights_4_1_0_load_reg_6424;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_3887_p1 = conv1_weights_4_0_0_load_reg_6419;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_3887_p1 = conv1_weights_3_4_0_load_reg_6414;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_3887_p1 = conv1_weights_3_3_0_load_reg_6409;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_3887_p1 = conv1_weights_3_2_0_load_reg_6404;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_3887_p1 = conv1_weights_3_1_0_load_reg_6399;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_3887_p1 = conv1_weights_3_0_0_load_reg_6394;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_3887_p1 = conv1_weights_2_4_0_load_reg_6389;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_3887_p1 = conv1_weights_2_3_0_load_reg_6384;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_3887_p1 = conv1_weights_2_2_0_load_reg_6379;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_3887_p1 = conv1_weights_2_1_0_load_reg_6374;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_3887_p1 = conv1_weights_2_0_0_load_reg_6369;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_3887_p1 = conv1_weights_1_4_0_load_reg_6364;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_3887_p1 = conv1_weights_1_3_0_load_reg_6359;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_3887_p1 = conv1_weights_1_2_0_load_reg_6354;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_3887_p1 = conv1_weights_1_1_0_load_reg_6349;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_3887_p1 = conv1_weights_1_0_0_load_reg_6344;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_3887_p1 = conv1_weights_0_4_0_load_reg_6339;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_3887_p1 = conv1_weights_0_3_0_load_reg_6334;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_3887_p1 = conv1_weights_0_2_0_load_reg_6329;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_3887_p1 = conv1_weights_0_1_0_load_reg_6324;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3887_p1 = conv1_weights_0_0_0_load_reg_6319;
    end else begin
        grp_fu_3887_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14)))) begin
        grp_fu_3892_ce = 1'b1;
    end else begin
        grp_fu_3892_ce = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_3949_p5 = trunc_ln10_reg_6532;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3949_p5 = {{add_ln36_fu_4496_p2[4:3]}};
    end else begin
        grp_fu_3949_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_3962_p5 = trunc_ln10_reg_6532;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3962_p5 = {{add_ln36_fu_4496_p2[4:3]}};
    end else begin
        grp_fu_3962_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_3975_p5 = trunc_ln10_reg_6532;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3975_p5 = {{add_ln36_fu_4496_p2[4:3]}};
    end else begin
        grp_fu_3975_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)))) begin
        grp_fu_3988_p5 = trunc_ln10_reg_6532;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_3988_p5 = {{add_ln36_fu_4496_p2[4:3]}};
    end else begin
        grp_fu_3988_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_4001_p5 = trunc_ln36_1_reg_6633;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_4001_p5 = {{add_ln36_1_fu_4565_p2[4:3]}};
    end else begin
        grp_fu_4001_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_4014_p5 = trunc_ln36_1_reg_6633;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_4014_p5 = {{add_ln36_1_fu_4565_p2[4:3]}};
    end else begin
        grp_fu_4014_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_4027_p5 = trunc_ln36_1_reg_6633;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_4027_p5 = {{add_ln36_1_fu_4565_p2[4:3]}};
    end else begin
        grp_fu_4027_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)))) begin
        grp_fu_4040_p5 = trunc_ln36_1_reg_6633;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_4040_p5 = {{add_ln36_1_fu_4565_p2[4:3]}};
    end else begin
        grp_fu_4040_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_4053_p5 = trunc_ln36_2_reg_6734;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_4053_p5 = {{add_ln36_2_fu_4629_p2[4:3]}};
    end else begin
        grp_fu_4053_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_4066_p5 = trunc_ln36_2_reg_6734;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_4066_p5 = {{add_ln36_2_fu_4629_p2[4:3]}};
    end else begin
        grp_fu_4066_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_4079_p5 = trunc_ln36_2_reg_6734;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_4079_p5 = {{add_ln36_2_fu_4629_p2[4:3]}};
    end else begin
        grp_fu_4079_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        grp_fu_4092_p5 = trunc_ln36_2_reg_6734;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_4092_p5 = {{add_ln36_2_fu_4629_p2[4:3]}};
    end else begin
        grp_fu_4092_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_4105_p5 = trunc_ln36_3_reg_6928;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_4105_p5 = {{add_ln36_3_fu_4744_p2[4:3]}};
    end else begin
        grp_fu_4105_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_4118_p5 = trunc_ln36_3_reg_6928;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_4118_p5 = {{add_ln36_3_fu_4744_p2[4:3]}};
    end else begin
        grp_fu_4118_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_4131_p5 = trunc_ln36_3_reg_6928;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_4131_p5 = {{add_ln36_3_fu_4744_p2[4:3]}};
    end else begin
        grp_fu_4131_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_4144_p5 = trunc_ln36_3_reg_6928;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_4144_p5 = {{add_ln36_3_fu_4744_p2[4:3]}};
    end else begin
        grp_fu_4144_p5 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24)))) begin
        grp_fu_5939_ce = 1'b1;
    end else begin
        grp_fu_5939_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        m_axi_gmem_out_AWVALID = 1'b1;
    end else begin
        m_axi_gmem_out_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        m_axi_gmem_out_BREADY = 1'b1;
    end else begin
        m_axi_gmem_out_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        m_axi_gmem_out_WVALID = 1'b1;
    end else begin
        m_axi_gmem_out_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_10_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_10_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_10_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_10_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_10_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_10_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_10_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_10_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_10_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_10_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_10_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_10_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_10_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_10_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_10_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_10_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_10_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_10_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_10_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_10_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_10_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_10_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_10_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_10_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_10_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_10_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_10_ce0 = 1'b1;
    end else begin
        padded_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_11_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_11_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_11_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_11_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_11_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_11_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_11_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_11_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_11_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_11_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_11_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_11_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_11_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_11_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_11_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_11_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_11_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_11_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_11_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_11_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_11_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_11_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_11_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_11_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_11_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_11_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_11_ce0 = 1'b1;
    end else begin
        padded_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_12_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_12_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_12_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_12_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_12_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_12_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_12_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_12_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_12_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_12_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_12_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_12_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_12_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_12_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_12_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_12_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_12_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_12_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_12_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_12_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_12_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_12_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_12_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_12_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_12_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_12_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_12_ce0 = 1'b1;
    end else begin
        padded_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_13_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_13_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_13_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_13_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_13_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_13_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_13_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_13_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_13_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_13_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_13_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_13_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_13_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_13_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_13_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_13_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_13_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_13_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_13_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_13_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_13_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_13_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_13_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_13_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_13_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_13_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_13_ce0 = 1'b1;
    end else begin
        padded_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_14_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_14_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_14_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_14_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_14_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_14_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_14_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_14_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_14_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_14_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_14_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_14_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_14_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_14_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_14_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_14_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_14_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_14_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_14_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_14_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_14_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_14_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_14_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_14_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_14_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_14_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_14_ce0 = 1'b1;
    end else begin
        padded_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_15_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_15_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_15_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_15_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_15_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_15_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_15_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_15_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_15_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_15_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_15_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_15_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_15_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_15_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_15_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_15_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_15_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_15_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_15_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_15_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_15_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_15_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_15_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_15_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_15_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_15_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_15_ce0 = 1'b1;
    end else begin
        padded_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_1_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_1_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_1_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_1_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_1_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_1_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_1_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_1_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_1_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_1_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_1_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_1_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_1_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_1_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_1_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_1_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_1_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_1_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_1_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_1_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_1_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_1_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_1_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_1_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_1_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_1_ce0 = 1'b1;
    end else begin
        padded_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_2_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_2_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_2_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_2_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_2_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_2_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_2_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_2_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_2_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_2_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_2_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_2_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_2_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_2_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_2_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_2_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_2_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_2_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_2_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_2_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_2_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_2_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_2_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_2_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_2_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_2_ce0 = 1'b1;
    end else begin
        padded_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_3_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_3_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_3_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_3_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_3_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_3_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_3_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_3_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_3_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_3_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_3_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_3_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_3_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_3_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_3_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_3_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_3_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_3_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_3_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_3_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_3_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_3_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_3_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_3_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_3_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_3_ce0 = 1'b1;
    end else begin
        padded_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_4_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_4_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_4_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_4_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_4_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_4_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_4_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_4_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_4_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_4_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_4_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_4_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_4_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_4_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_4_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_4_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_4_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_4_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_4_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_4_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_4_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_4_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_4_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_4_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_4_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_4_ce0 = 1'b1;
    end else begin
        padded_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_5_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_5_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_5_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_5_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_5_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_5_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_5_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_5_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_5_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_5_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_5_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_5_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_5_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_5_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_5_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_5_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_5_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_5_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_5_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_5_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_5_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_5_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_5_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_5_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_5_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_5_ce0 = 1'b1;
    end else begin
        padded_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_6_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_6_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_6_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_6_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_6_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_6_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_6_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_6_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_6_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_6_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_6_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_6_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_6_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_6_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_6_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_6_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_6_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_6_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_6_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_6_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_6_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_6_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_6_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_6_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_6_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_6_ce0 = 1'b1;
    end else begin
        padded_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_7_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_7_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_7_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_7_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_7_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_7_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_7_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_7_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_7_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_7_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_7_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_7_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_7_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_7_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_7_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_7_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_7_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_7_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_7_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_7_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_7_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_7_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_7_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_7_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_7_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_7_ce0 = 1'b1;
    end else begin
        padded_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_8_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_8_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_8_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_8_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_8_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_8_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_8_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_8_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_8_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_8_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_8_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_8_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_8_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_8_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_8_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_8_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_8_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_8_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_8_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_8_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_8_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_8_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_8_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_8_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_8_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_8_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_8_ce0 = 1'b1;
    end else begin
        padded_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_9_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_9_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_9_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_9_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_9_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_9_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_9_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_9_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_9_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_9_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_9_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_9_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_9_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_9_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_9_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_9_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_9_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_9_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_9_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_9_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_9_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_9_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_9_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_9_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_9_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_9_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_9_ce0 = 1'b1;
    end else begin
        padded_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        padded_address0 = zext_ln36_24_fu_5749_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        padded_address0 = zext_ln36_19_fu_5705_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        padded_address0 = zext_ln36_14_fu_5657_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        padded_address0 = zext_ln36_9_fu_5617_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        padded_address0 = zext_ln36_4_fu_5550_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        padded_address0 = zext_ln36_23_fu_5511_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        padded_address0 = zext_ln36_18_fu_5472_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        padded_address0 = zext_ln36_13_fu_5433_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        padded_address0 = zext_ln36_8_fu_5393_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        padded_address0 = zext_ln36_3_fu_5326_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        padded_address0 = zext_ln36_22_fu_5287_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        padded_address0 = zext_ln36_17_fu_5248_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        padded_address0 = zext_ln36_12_fu_5209_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        padded_address0 = zext_ln36_7_fu_5169_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        padded_address0 = zext_ln36_2_fu_5008_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        padded_address0 = zext_ln36_21_fu_4944_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        padded_address0 = zext_ln36_16_fu_4905_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        padded_address0 = zext_ln36_11_fu_4866_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        padded_address0 = zext_ln36_6_fu_4826_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        padded_address0 = zext_ln36_1_fu_4724_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        padded_address0 = zext_ln36_20_fu_4673_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        padded_address0 = zext_ln36_15_fu_4609_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        padded_address0 = zext_ln36_10_fu_4540_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        padded_address0 = zext_ln36_5_fu_4476_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        padded_address0 = zext_ln36_fu_4411_p1;
    end else begin
        padded_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 
    1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        padded_ce0 = 1'b1;
    end else begin
        padded_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage21))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln28_1_fu_4244_p2 = (indvar_flatten134_fu_234 + 13'd1);

assign add_ln28_fu_4259_p2 = (out_c_fu_230 + 3'd1);

assign add_ln29_fu_5782_p2 = (indvar_flatten39_load_reg_6008 + 10'd1);

assign add_ln36_1_fu_4565_p2 = (select_ln29_reg_6184 + 5'd2);

assign add_ln36_2_fu_4629_p2 = (select_ln29_reg_6184 + 5'd3);

assign add_ln36_3_fu_4744_p2 = (select_ln29_reg_6184 + 5'd4);

assign add_ln36_4_fu_4464_p2 = (trunc_ln30_reg_6219 + 3'd1);

assign add_ln36_5_fu_4528_p2 = (trunc_ln30_reg_6219 + 3'd2);

assign add_ln36_6_fu_4597_p2 = (trunc_ln30_reg_6219 + 3'd3);

assign add_ln36_fu_4496_p2 = (select_ln29_reg_6184 + 5'd1);

assign add_ln42_2_fu_5863_p2 = ($signed(sext_ln42_2_fu_5860_p1) + $signed(add_ln42_fu_5855_p2));

assign add_ln42_fu_5855_p2 = (zext_ln42_3_fu_5851_p1 + output_r);

assign and_ln28_fu_4335_p2 = (xor_ln28_fu_4323_p2 & icmp_ln30_fu_4329_p2);

assign and_ln42_fu_5925_p2 = (or_ln42_fu_5919_p2 & grp_fu_370_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage15_11001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage15_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_AWREADY == 1'b0));
end

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_01001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage16_11001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_WREADY == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage16_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_WREADY == 1'b0));
end

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage21_11001 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_pp0_stage21_subdone = ((ap_enable_reg_pp0_iter5 == 1'b1) & (m_axi_gmem_out_BVALID == 1'b0));
end

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state100_pp0_stage24_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state101_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state102_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state103_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state104_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state105_pp0_stage4_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state106_pp0_stage5_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state107_pp0_stage6_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state108_pp0_stage7_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state109_pp0_stage8_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state110_pp0_stage9_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state111_pp0_stage10_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state112_pp0_stage11_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state113_pp0_stage12_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state114_pp0_stage13_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state115_pp0_stage14_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state116_pp0_stage15_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state117_pp0_stage16_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state118_pp0_stage17_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state119_pp0_stage18_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state120_pp0_stage19_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state121_pp0_stage20_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state122_pp0_stage21_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state123_pp0_stage22_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state124_pp0_stage23_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state125_pp0_stage24_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state126_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state127_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state128_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state129_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state130_pp0_stage4_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state131_pp0_stage5_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state132_pp0_stage6_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state133_pp0_stage7_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state134_pp0_stage8_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state135_pp0_stage9_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state136_pp0_stage10_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state137_pp0_stage11_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state138_pp0_stage12_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state139_pp0_stage13_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state140_pp0_stage14_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state141_pp0_stage15_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state142_pp0_stage16_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state143_pp0_stage17_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state144_pp0_stage18_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state145_pp0_stage19_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state146_pp0_stage20_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state147_pp0_stage21_iter5 = (m_axi_gmem_out_BVALID == 1'b0);
end

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage19_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage20_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage21_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage22_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage23_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage24_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage8_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage9_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage10_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage11_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage12_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage13_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state40_pp0_stage14_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state41_pp0_stage15_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state42_pp0_stage16_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp0_stage17_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp0_stage18_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state45_pp0_stage19_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp0_stage20_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state47_pp0_stage21_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state48_pp0_stage22_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state49_pp0_stage23_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp0_stage24_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state51_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state52_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state55_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state57_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state58_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp0_stage8_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state60_pp0_stage9_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state61_pp0_stage10_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp0_stage11_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state63_pp0_stage12_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state64_pp0_stage13_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state65_pp0_stage14_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp0_stage15_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state67_pp0_stage16_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state68_pp0_stage17_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp0_stage18_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp0_stage19_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state71_pp0_stage20_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp0_stage21_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state73_pp0_stage22_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state74_pp0_stage23_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state75_pp0_stage24_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state77_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state78_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp0_stage4_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state81_pp0_stage5_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp0_stage6_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state83_pp0_stage7_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state84_pp0_stage8_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state85_pp0_stage9_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state86_pp0_stage10_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state87_pp0_stage11_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state88_pp0_stage12_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state89_pp0_stage13_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state90_pp0_stage14_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state91_pp0_stage15_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state92_pp0_stage16_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state93_pp0_stage17_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state94_pp0_stage18_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state95_pp0_stage19_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state96_pp0_stage20_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state97_pp0_stage21_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state98_pp0_stage22_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state99_pp0_stage23_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage24;

assign bitcast_ln42_fu_5889_p1 = reg_4180;

assign conv1_biases_address0 = zext_ln28_reg_6040_pp0_iter4_reg;

assign conv1_weights_0_0_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_0_1_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_0_2_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_0_3_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_0_4_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_1_0_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_1_1_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_1_2_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_1_3_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_1_4_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_2_0_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_2_1_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_2_2_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_2_3_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_2_4_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_3_0_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_3_1_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_3_2_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_3_3_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_3_4_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_4_0_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_4_1_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_4_2_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_4_3_0_address0 = zext_ln28_fu_4287_p1;

assign conv1_weights_4_4_0_address0 = zext_ln28_reg_6040;

assign empty_55_fu_5056_p2 = (i_reg_5988 + 5'd3);

assign empty_56_fu_5076_p2 = (i_reg_5988 + 5'd4);

assign empty_fu_5041_p2 = (i_reg_5988 + 5'd2);

assign grp_fu_362_p_ce = grp_fu_3878_ce;

assign grp_fu_362_p_din0 = grp_fu_3878_p0;

assign grp_fu_362_p_din1 = grp_fu_3878_p1;

assign grp_fu_362_p_opcode = 2'd0;

assign grp_fu_366_p_ce = grp_fu_3887_ce;

assign grp_fu_366_p_din0 = grp_fu_3887_p0;

assign grp_fu_366_p_din1 = grp_fu_3887_p1;

assign grp_fu_370_p_ce = grp_fu_3892_ce;

assign grp_fu_370_p_din0 = reg_4180;

assign grp_fu_370_p_din1 = 32'd0;

assign grp_fu_370_p_opcode = 5'd2;

assign grp_fu_5939_p0 = grp_fu_5939_p00;

assign grp_fu_5939_p00 = select_ln29_1_fu_5690_p3;

assign grp_fu_5939_p1 = 15'd672;

assign icmp_ln28_fu_4238_p2 = ((indvar_flatten134_fu_234 == 13'd4704) ? 1'b1 : 1'b0);

assign icmp_ln29_fu_4265_p2 = ((indvar_flatten39_fu_226 == 10'd784) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_4329_p2 = ((j_1_fu_218 == 5'd28) ? 1'b1 : 1'b0);

assign icmp_ln42_1_fu_5913_p2 = ((trunc_ln42_fu_5903_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_5907_p2 = ((tmp_99_fu_5893_p4 != 8'd255) ? 1'b1 : 1'b0);

assign indvars_iv_next48_cast_fu_4693_p2 = (trunc_ln29_reg_5996 + 3'd1);

assign indvars_iv_next48_cast_mid1_fu_4698_p2 = (trunc_ln29_1_reg_6194 + 3'd1);

assign indvars_iv_next48_dup_fu_4341_p2 = (select_ln28_fu_4271_p3 + 5'd1);

assign indvars_iv_next48_fu_4776_p2 = (i_reg_5988 + 5'd1);

assign indvars_iv_next48_mid1_fu_4798_p2 = (select_ln28_reg_6026 + 5'd2);

assign m_axi_gmem_out_ARADDR = 64'd0;

assign m_axi_gmem_out_ARBURST = 2'd0;

assign m_axi_gmem_out_ARCACHE = 4'd0;

assign m_axi_gmem_out_ARID = 1'd0;

assign m_axi_gmem_out_ARLEN = 32'd0;

assign m_axi_gmem_out_ARLOCK = 2'd0;

assign m_axi_gmem_out_ARPROT = 3'd0;

assign m_axi_gmem_out_ARQOS = 4'd0;

assign m_axi_gmem_out_ARREGION = 4'd0;

assign m_axi_gmem_out_ARSIZE = 3'd0;

assign m_axi_gmem_out_ARUSER = 1'd0;

assign m_axi_gmem_out_ARVALID = 1'b0;

assign m_axi_gmem_out_AWADDR = gmem_out_addr_reg_8754_pp0_iter5_reg;

assign m_axi_gmem_out_AWBURST = 2'd0;

assign m_axi_gmem_out_AWCACHE = 4'd0;

assign m_axi_gmem_out_AWID = 1'd0;

assign m_axi_gmem_out_AWLEN = 32'd1;

assign m_axi_gmem_out_AWLOCK = 2'd0;

assign m_axi_gmem_out_AWPROT = 3'd0;

assign m_axi_gmem_out_AWQOS = 4'd0;

assign m_axi_gmem_out_AWREGION = 4'd0;

assign m_axi_gmem_out_AWSIZE = 3'd0;

assign m_axi_gmem_out_AWUSER = 1'd0;

assign m_axi_gmem_out_RREADY = 1'b0;

assign m_axi_gmem_out_WDATA = select_ln42_reg_8785;

assign m_axi_gmem_out_WID = 1'd0;

assign m_axi_gmem_out_WLAST = 1'b0;

assign m_axi_gmem_out_WSTRB = 4'd15;

assign m_axi_gmem_out_WUSER = 1'd0;

assign or_ln29_fu_4347_p2 = (icmp_ln29_fu_4265_p2 | and_ln28_fu_4335_p2);

assign or_ln42_fu_5919_p2 = (icmp_ln42_fu_5907_p2 | icmp_ln42_1_fu_5913_p2);

assign p_cast10_mid1_fu_4803_p4 = {{indvars_iv_next48_mid1_fu_4798_p2[4:3]}};

assign p_cast11_fu_4977_p2 = (trunc_ln29_reg_5996 + 3'd2);

assign p_cast11_mid1_fu_4982_p2 = (trunc_ln29_1_reg_6194 + 3'd2);

assign p_cast12_mid1_fu_5108_p4 = {{p_mid125_fu_5103_p2[4:3]}};

assign p_cast13_fu_5061_p2 = (trunc_ln29_reg_5996 + 3'd3);

assign p_cast13_mid1_fu_5125_p2 = (trunc_ln29_1_reg_6194 + 3'd3);

assign p_cast14_mid1_fu_5370_p4 = {{p_mid131_fu_5365_p2[4:3]}};

assign p_cast1_fu_5046_p4 = {{empty_fu_5041_p2[4:3]}};

assign p_cast_fu_4781_p4 = {{indvars_iv_next48_fu_4776_p2[4:3]}};

assign p_mid125_fu_5103_p2 = (select_ln28_reg_6026 + 5'd3);

assign p_mid131_fu_5365_p2 = (select_ln28_reg_6026 + 5'd4);

assign p_mid137_fu_5589_p2 = (select_ln28_reg_6026 + 5'd5);

assign pixel_10_fu_5189_p5 = ((and_ln28_reg_6166[0:0] == 1'b1) ? p_cast12_mid1_fu_5108_p4 : select_ln28_4_fu_5096_p3);

assign pixel_15_fu_5413_p5 = ((and_ln28_reg_6166[0:0] == 1'b1) ? p_cast14_mid1_fu_5370_p4 : select_ln28_5_fu_5359_p3);

assign pixel_20_fu_5637_p5 = ((and_ln28_reg_6166[0:0] == 1'b1) ? trunc_ln30_mid1_fu_5594_p4 : select_ln28_6_fu_5583_p3);

assign pixel_5_fu_4846_p5 = ((and_ln28_reg_6166[0:0] == 1'b1) ? p_cast10_mid1_fu_4803_p4 : select_ln28_3_fu_4791_p3);

assign select_ln28_10_fu_5130_p3 = ((icmp_ln29_reg_6013[0:0] == 1'b1) ? 3'd3 : p_cast13_fu_5061_p2);

assign select_ln28_11_fu_5149_p3 = ((icmp_ln29_reg_6013[0:0] == 1'b1) ? 3'd4 : xor_ln30_fu_5081_p2);

assign select_ln28_1_fu_4279_p3 = ((icmp_ln29_fu_4265_p2[0:0] == 1'b1) ? add_ln28_fu_4259_p2 : out_c_fu_230);

assign select_ln28_2_fu_4315_p3 = ((icmp_ln29_fu_4265_p2[0:0] == 1'b1) ? 2'd0 : trunc_ln_fu_4228_p4);

assign select_ln28_3_fu_4791_p3 = ((icmp_ln29_reg_6013[0:0] == 1'b1) ? 2'd0 : p_cast_fu_4781_p4);

assign select_ln28_4_fu_5096_p3 = ((icmp_ln29_reg_6013[0:0] == 1'b1) ? 2'd0 : p_cast1_fu_5046_p4);

assign select_ln28_5_fu_5359_p3 = ((icmp_ln29_reg_6013[0:0] == 1'b1) ? 2'd0 : p_cast2_reg_7407);

assign select_ln28_6_fu_5583_p3 = ((icmp_ln29_reg_6013[0:0] == 1'b1) ? 2'd0 : trunc_ln8_reg_7412);

assign select_ln28_7_fu_4365_p3 = ((icmp_ln29_fu_4265_p2[0:0] == 1'b1) ? 3'd0 : trunc_ln29_fu_4224_p1);

assign select_ln28_8_fu_4703_p3 = ((icmp_ln29_reg_6013[0:0] == 1'b1) ? 3'd1 : indvars_iv_next48_cast_fu_4693_p2);

assign select_ln28_9_fu_4987_p3 = ((icmp_ln29_reg_6013[0:0] == 1'b1) ? 3'd2 : p_cast11_fu_4977_p2);

assign select_ln28_fu_4271_p3 = ((icmp_ln29_fu_4265_p2[0:0] == 1'b1) ? 5'd0 : i_3_fu_222);

assign select_ln29_10_fu_5156_p3 = ((and_ln28_reg_6166[0:0] == 1'b1) ? xor_ln30_1_fu_5144_p2 : select_ln28_11_fu_5149_p3);

assign select_ln29_11_fu_5604_p3 = ((and_ln28_reg_6166[0:0] == 1'b1) ? trunc_ln30_mid1_fu_5594_p4 : select_ln28_6_fu_5583_p3);

assign select_ln29_12_fu_5787_p3 = ((icmp_ln29_reg_6013[0:0] == 1'b1) ? 10'd1 : add_ln29_fu_5782_p2);

assign select_ln29_1_fu_5690_p3 = ((and_ln28_reg_6166[0:0] == 1'b1) ? indvars_iv_next48_dup_reg_6179 : select_ln28_reg_6026);

assign select_ln29_2_fu_4373_p3 = ((and_ln28_fu_4335_p2[0:0] == 1'b1) ? trunc_ln29_1_fu_4361_p1 : select_ln28_7_fu_4365_p3);

assign select_ln29_3_fu_4391_p3 = ((and_ln28_fu_4335_p2[0:0] == 1'b1) ? trunc_ln29_mid1_fu_4381_p4 : select_ln28_2_fu_4315_p3);

assign select_ln29_4_fu_4710_p3 = ((and_ln28_reg_6166[0:0] == 1'b1) ? indvars_iv_next48_cast_mid1_fu_4698_p2 : select_ln28_8_fu_4703_p3);

assign select_ln29_5_fu_4813_p3 = ((and_ln28_reg_6166[0:0] == 1'b1) ? p_cast10_mid1_fu_4803_p4 : select_ln28_3_fu_4791_p3);

assign select_ln29_6_fu_4994_p3 = ((and_ln28_reg_6166[0:0] == 1'b1) ? p_cast11_mid1_fu_4982_p2 : select_ln28_9_fu_4987_p3);

assign select_ln29_7_fu_5118_p3 = ((and_ln28_reg_6166[0:0] == 1'b1) ? p_cast12_mid1_fu_5108_p4 : select_ln28_4_fu_5096_p3);

assign select_ln29_8_fu_5137_p3 = ((and_ln28_reg_6166[0:0] == 1'b1) ? p_cast13_mid1_fu_5125_p2 : select_ln28_10_fu_5130_p3);

assign select_ln29_9_fu_5380_p3 = ((and_ln28_reg_6166[0:0] == 1'b1) ? p_cast14_mid1_fu_5370_p4 : select_ln28_5_fu_5359_p3);

assign select_ln29_fu_4353_p3 = ((or_ln29_fu_4347_p2[0:0] == 1'b1) ? 5'd0 : j_1_fu_218);

assign select_ln42_fu_5931_p3 = ((and_ln42_fu_5925_p2[0:0] == 1'b1) ? bitcast_ln42_fu_5889_p1 : 32'd0);

assign sext_ln42_2_fu_5860_p1 = grp_fu_5939_p3;

assign sext_ln42_fu_5879_p1 = $signed(trunc_ln11_fu_5869_p4);

assign shl_ln42_1_fu_5823_p3 = {{select_ln29_reg_6184}, {3'd0}};

assign shl_ln42_2_fu_5844_p3 = {{select_ln28_1_reg_6035_pp0_iter1_reg}, {2'd0}};

assign shl_ln_fu_5812_p3 = {{select_ln29_reg_6184}, {5'd0}};

assign sub_ln42_fu_5834_p2 = (zext_ln42_1_fu_5819_p1 - zext_ln42_2_fu_5830_p1);

assign tmp_101_fu_4403_p3 = {{select_ln29_2_fu_4373_p3}, {trunc_ln30_fu_4399_p1}};

assign tmp_102_fu_4717_p3 = {{select_ln29_4_fu_4710_p3}, {trunc_ln30_reg_6219}};

assign tmp_103_fu_5001_p3 = {{select_ln29_6_fu_4994_p3}, {trunc_ln30_reg_6219}};

assign tmp_104_fu_5320_p3 = {{select_ln29_8_reg_7425}, {trunc_ln30_reg_6219}};

assign tmp_105_fu_5544_p3 = {{select_ln29_10_reg_7434}, {trunc_ln30_reg_6219}};

assign tmp_106_fu_4469_p3 = {{select_ln29_2_reg_6202}, {add_ln36_4_fu_4464_p2}};

assign tmp_107_fu_4820_p3 = {{select_ln29_4_reg_6835}, {add_ln36_4_reg_6444}};

assign tmp_108_fu_5163_p3 = {{select_ln29_6_reg_7309}, {add_ln36_4_reg_6444}};

assign tmp_109_fu_5387_p3 = {{select_ln29_8_reg_7425}, {add_ln36_4_reg_6444}};

assign tmp_110_fu_5611_p3 = {{select_ln29_10_reg_7434}, {add_ln36_4_reg_6444}};

assign tmp_111_fu_4533_p3 = {{select_ln29_2_reg_6202}, {add_ln36_5_fu_4528_p2}};

assign tmp_112_fu_4860_p3 = {{select_ln29_4_reg_6835}, {add_ln36_5_reg_6545}};

assign tmp_113_fu_5203_p3 = {{select_ln29_6_reg_7309}, {add_ln36_5_reg_6545}};

assign tmp_114_fu_5427_p3 = {{select_ln29_8_reg_7425}, {add_ln36_5_reg_6545}};

assign tmp_115_fu_5651_p3 = {{select_ln29_10_reg_7434}, {add_ln36_5_reg_6545}};

assign tmp_116_fu_4602_p3 = {{select_ln29_2_reg_6202}, {add_ln36_6_fu_4597_p2}};

assign tmp_117_fu_4899_p3 = {{select_ln29_4_reg_6835}, {add_ln36_6_reg_6646}};

assign tmp_118_fu_5242_p3 = {{select_ln29_6_reg_7309}, {add_ln36_6_reg_6646}};

assign tmp_119_fu_5466_p3 = {{select_ln29_8_reg_7425}, {add_ln36_6_reg_6646}};

assign tmp_120_fu_5699_p3 = {{select_ln29_10_reg_7434}, {add_ln36_6_reg_6646}};

assign tmp_121_fu_4666_p3 = {{select_ln29_2_reg_6202}, {xor_ln36_fu_4661_p2}};

assign tmp_122_fu_4938_p3 = {{select_ln29_4_reg_6835}, {xor_ln36_reg_6747}};

assign tmp_123_fu_5281_p3 = {{select_ln29_6_reg_7309}, {xor_ln36_reg_6747}};

assign tmp_124_fu_5505_p3 = {{select_ln29_8_reg_7425}, {xor_ln36_reg_6747}};

assign tmp_125_fu_5743_p3 = {{select_ln29_10_reg_7434}, {xor_ln36_reg_6747}};

assign tmp_99_fu_5893_p4 = {{bitcast_ln42_fu_5889_p1[30:23]}};

assign trunc_ln11_fu_5869_p4 = {{add_ln42_2_fu_5863_p2[63:2]}};

assign trunc_ln29_1_fu_4361_p1 = indvars_iv_next48_dup_fu_4341_p2[2:0];

assign trunc_ln29_fu_4224_p1 = i_3_fu_222[2:0];

assign trunc_ln29_mid1_fu_4381_p4 = {{indvars_iv_next48_dup_fu_4341_p2[4:3]}};

assign trunc_ln30_fu_4399_p1 = select_ln29_fu_4353_p3[2:0];

assign trunc_ln30_mid1_fu_5594_p4 = {{p_mid137_fu_5589_p2[4:3]}};

assign trunc_ln42_fu_5903_p1 = bitcast_ln42_fu_5889_p1[22:0];

assign trunc_ln_fu_4228_p4 = {{i_3_fu_222[4:3]}};

assign xor_ln28_fu_4323_p2 = (icmp_ln29_fu_4265_p2 ^ 1'd1);

assign xor_ln30_1_fu_5144_p2 = (trunc_ln29_1_reg_6194 ^ 3'd4);

assign xor_ln30_fu_5081_p2 = (trunc_ln29_reg_5996 ^ 3'd4);

assign xor_ln36_fu_4661_p2 = (trunc_ln30_reg_6219 ^ 3'd4);

assign zext_ln28_fu_4287_p1 = select_ln28_1_fu_4279_p3;

assign zext_ln36_10_fu_4540_p1 = tmp_111_fu_4533_p3;

assign zext_ln36_11_fu_4866_p1 = tmp_112_fu_4860_p3;

assign zext_ln36_12_fu_5209_p1 = tmp_113_fu_5203_p3;

assign zext_ln36_13_fu_5433_p1 = tmp_114_fu_5427_p3;

assign zext_ln36_14_fu_5657_p1 = tmp_115_fu_5651_p3;

assign zext_ln36_15_fu_4609_p1 = tmp_116_fu_4602_p3;

assign zext_ln36_16_fu_4905_p1 = tmp_117_fu_4899_p3;

assign zext_ln36_17_fu_5248_p1 = tmp_118_fu_5242_p3;

assign zext_ln36_18_fu_5472_p1 = tmp_119_fu_5466_p3;

assign zext_ln36_19_fu_5705_p1 = tmp_120_fu_5699_p3;

assign zext_ln36_1_fu_4724_p1 = tmp_102_fu_4717_p3;

assign zext_ln36_20_fu_4673_p1 = tmp_121_fu_4666_p3;

assign zext_ln36_21_fu_4944_p1 = tmp_122_fu_4938_p3;

assign zext_ln36_22_fu_5287_p1 = tmp_123_fu_5281_p3;

assign zext_ln36_23_fu_5511_p1 = tmp_124_fu_5505_p3;

assign zext_ln36_24_fu_5749_p1 = tmp_125_fu_5743_p3;

assign zext_ln36_2_fu_5008_p1 = tmp_103_fu_5001_p3;

assign zext_ln36_3_fu_5326_p1 = tmp_104_fu_5320_p3;

assign zext_ln36_4_fu_5550_p1 = tmp_105_fu_5544_p3;

assign zext_ln36_5_fu_4476_p1 = tmp_106_fu_4469_p3;

assign zext_ln36_6_fu_4826_p1 = tmp_107_fu_4820_p3;

assign zext_ln36_7_fu_5169_p1 = tmp_108_fu_5163_p3;

assign zext_ln36_8_fu_5393_p1 = tmp_109_fu_5387_p3;

assign zext_ln36_9_fu_5617_p1 = tmp_110_fu_5611_p3;

assign zext_ln36_fu_4411_p1 = tmp_101_fu_4403_p3;

assign zext_ln42_1_fu_5819_p1 = shl_ln_fu_5812_p3;

assign zext_ln42_2_fu_5830_p1 = shl_ln42_1_fu_5823_p3;

assign zext_ln42_3_fu_5851_p1 = shl_ln42_2_fu_5844_p3;

always @ (posedge ap_clk) begin
    zext_ln28_reg_6040[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_6040_pp0_iter1_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_6040_pp0_iter2_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_6040_pp0_iter3_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    zext_ln28_reg_6040_pp0_iter4_reg[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
end

endmodule //top_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5
