#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x1013bd970 .scope module, "tb" "tb" 2 4;
 .timescale -9 -12;
v0x8f6c10140_0 .var "clk", 0 0;
v0x8f6c101e0_0 .var "ena", 0 0;
v0x8f6c10280_0 .var "rst_n", 0 0;
v0x8f6c10320_0 .var "ui_in", 7 0;
v0x8f6c103c0_0 .var "uio_in", 7 0;
L_0x8f6854058 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x8f6c10460_0 .net "uio_oe", 7 0, L_0x8f6854058;  1 drivers
L_0x8f6854010 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x8f6c10500_0 .net "uio_out", 7 0, L_0x8f6854010;  1 drivers
v0x8f6c105a0_0 .net "uo_out", 7 0, L_0x8f6c106e0;  1 drivers
S_0x1013b48f0 .scope module, "dut" "tt_um_first_asic" 2 19, 3 3 0, S_0x1013bd970;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ui_in";
    .port_info 1 /OUTPUT 8 "uo_out";
    .port_info 2 /INPUT 8 "uio_in";
    .port_info 3 /OUTPUT 8 "uio_out";
    .port_info 4 /OUTPUT 8 "uio_oe";
    .port_info 5 /INPUT 1 "ena";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst_n";
v0x1013ba3c0_0 .net *"_ivl_12", 0 0, L_0x8f6c10780;  1 drivers
v0x1013ba460_0 .net "clk", 0 0, v0x8f6c10140_0;  1 drivers
v0x1013ba500_0 .var "counter", 24 0;
v0x1013ba5a0_0 .net "ena", 0 0, v0x8f6c101e0_0;  1 drivers
v0x1013b8bd0_0 .net "rst_n", 0 0, v0x8f6c10280_0;  1 drivers
v0x1013b8c70_0 .net "ui_in", 7 0, v0x8f6c10320_0;  1 drivers
v0x1013b8d10_0 .net "uio_in", 7 0, v0x8f6c103c0_0;  1 drivers
v0x1013b8db0_0 .net "uio_oe", 7 0, L_0x8f6854058;  alias, 1 drivers
v0x8f6c10000_0 .net "uio_out", 7 0, L_0x8f6854010;  alias, 1 drivers
v0x8f6c100a0_0 .net "uo_out", 7 0, L_0x8f6c106e0;  alias, 1 drivers
E_0x8f6018300/0 .event negedge, v0x1013b8bd0_0;
E_0x8f6018300/1 .event posedge, v0x1013ba460_0;
E_0x8f6018300 .event/or E_0x8f6018300/0, E_0x8f6018300/1;
L_0x8f6c10640 .part v0x1013ba500_0, 21, 4;
L_0x8f6c106e0 .concat8 [ 7 1 0 0], v0x1013ba320_0, L_0x8f6c10780;
L_0x8f6c10780 .part v0x1013ba500_0, 20, 1;
S_0x1013b4a70 .scope module, "my_decoder" "seven_seg" 3 31, 4 3 0, S_0x1013b48f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "bin_in";
    .port_info 1 /OUTPUT 7 "seg_out";
v0x1013bcef0_0 .net "bin_in", 3 0, L_0x8f6c10640;  1 drivers
v0x1013ba320_0 .var "seg_out", 6 0;
E_0x8f6018340 .event anyedge, v0x1013bcef0_0;
    .scope S_0x1013b4a70;
T_0 ;
    %wait E_0x8f6018340;
    %load/vec4 v0x1013bcef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 63, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 79, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 102, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 125, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 7, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x1013ba320_0, 0, 7;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1013b48f0;
T_1 ;
    %wait E_0x8f6018300;
    %load/vec4 v0x1013b8bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 25;
    %assign/vec4 v0x1013ba500_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1013ba500_0;
    %addi 1, 0, 25;
    %assign/vec4 v0x1013ba500_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1013bd970;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8f6c10140_0, 0, 1;
T_2.0 ;
    %delay 10000, 0;
    %load/vec4 v0x8f6c10140_0;
    %inv;
    %store/vec4 v0x8f6c10140_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0x1013bd970;
T_3 ;
    %vpi_call 2 38 "$dumpfile", "tb.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1013bd970 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x8f6c10280_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x8f6c10320_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x8f6c103c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8f6c101e0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x8f6c10280_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 2 54 "$display", "Simulation finished" {0 0 0};
    %vpi_call 2 55 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "tb.v";
    "../src/tt_um_first_asic.v";
    "../src/seven_seg.v";
