
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: sanjeev
#     Report Created on:  Fri Jan 17 18:08:08 2025
#     Working Directory: /home/sanjeev/dv_work/DV_VLSI/UART_non_pulpino/sim
#     SpyGlass Version : SpyGlass_vW-2024.09
#     Policy Name      : SpyGlass(SpyGlass_vW-2024.09)
#                        erc(SpyGlass_vW-2024.09)
#                        latch(SpyGlass_vW-2024.09)
#                        lint(SpyGlass_vW-2024.09)
#                        morelint(SpyGlass_vW-2024.09)
#                        openmore(SpyGlass_vW-2024.09)
#                        simulation(SpyGlass_vW-2024.09)
#                        starc(SpyGlass_vW-2024.09)
#                        starc2005(SpyGlass_vW-2024.09)
#
#     Total Number of Generated Messages :         42
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         42
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Blackbox Resolution ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                Alias               Severity    File                     Line    Wt    Message
======================================================================================
[29]     ErrorAnalyzeBBox    ErrorAnalyzeBBox    Error       ../../Jtag/src/jtag.v    45      10    UnsynthesizedDU: Design Unit 'jtag_idcode' (elaborated name 'jtag_idcode') not synthesizable; SYNTH_154 error(s) found during analysis
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Command-line read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                  Alias                 Severity    File                                                                                                                   Line    Wt    Message
======================================================================================
[0]      CMD_overloadrule01    OverloadRuleUnused    Warning     /home/synopsys/tools/spyglass/W-2024.09/SPYGLASS_HOME/GuideWare/latest/block/rtl_handoff/lint/lint_rtl_enhanced.spq    654     10    Overload Specification for rule 'W339' has been ignored
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                              Line    Wt      Message
======================================================================================
[4]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ../../Jtag/src/jtag.v                                                             45      2       Module jtag_idcode is a top level design unit
[1]      WRN_69                  WRN_69                  Warning     ../../Jtag/src/jtag.v                                                             45      1000    Compiler directive `timescale found for module 'jtag_idcode' (in the file ../../Jtag/src/jtag.v at line 23) while previous modules do not
[3]      ElabSummary             ElabSummary             Info        ./spyglass-1/lint/lint_rtl_enhanced/spyglass_reports/SpyGlass/elab_summary.rpt    0       2       Please refer file './spyglass-1/lint/lint_rtl_enhanced/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=lint/lint_rtl_enhanced ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                 Alias                   Severity    File                                                                            Line    Wt    Message
======================================================================================
[5]      STARC05-1.1.1.1      FileName                Error       ../../Jtag/src/jtag.v                                                           45      2     Filename '../../Jtag/src/jtag.v' does not indicate module and should be 'jtag_idcode.v'
[7]      STARC05-2.1.4.5      NoLogicalOpOnMultBit    Error       ../../Jtag/src/jtag.v                                                           409     5     Use bit-wise operator instead of logical operator '&&' in expression '(run_test_idle&&we)'
[8]      STARC05-2.1.4.5      NoLogicalOpOnMultBit    Error       ../../Jtag/src/jtag.v                                                           600     5     Use bit-wise operator instead of logical operator '||' in expression '(shift_DR||shift_IR)'
[9]      STARC05-2.1.5.3      NoVectorOnCondExpr      Error       ../../Jtag/src/jtag.v                                                           430     2     Conditional expression (shift_DR) does not evaluate to a scalar [Hierarchy: ':jtag_idcode']
[A]      STARC05-2.1.5.3      NoVectorOnCondExpr      Error       ../../Jtag/src/jtag.v                                                           508     2     Conditional expression (shift_DR) does not evaluate to a scalar [Hierarchy: ':jtag_idcode']
[B]      STARC05-2.10.3.2a    MatchWidthOnBoolExpr    Error       ../../Jtag/src/jtag.v                                                           409     10    Operand bit-width mismatch for operator '&&': 'run_test_idle' ('4' bits) and 'we' ('1' bits). [Hierarchy: ':jtag_idcode']
[C]      STARC05-2.11.3.1     SepStateNextLogic       Error       ../../Jtag/src/jtag.v                                                           395     10    Combinational and sequential parts of an FSM 'jtag_idcode.bist_state' described in same always block
[6]      W193                                         Error       ../../Jtag/src/jtag.v                                                           307     2     Empty statement
[25]     W444                                         Error       ../../Jtag/src/jtag.v                                                           609     5     Tristate value '1'bz' specified
[26]     W444                                         Error       ../../Jtag/src/jtag.v                                                           610     5     Tristate value '1'bz' specified
[27]     W444                                         Error       ../../Jtag/src/jtag.v                                                           611     5     Tristate value '1'bz' specified
[13]     W502                                         Error       ../../Jtag/src/jtag.v                                                           133     5     The signal/variable 'ps' is modified inside always block [Hierarchy: ':jtag_idcode']
[14]     W502                                         Error       ../../Jtag/src/jtag.v                                                           145     5     The signal/variable 'ps' is modified inside always block [Hierarchy: ':jtag_idcode']
[15]     W502                                         Error       ../../Jtag/src/jtag.v                                                           169     5     The signal/variable 'ps' is modified inside always block [Hierarchy: ':jtag_idcode']
[16]     W502                                         Error       ../../Jtag/src/jtag.v                                                           185     5     The signal/variable 'ps' is modified inside always block [Hierarchy: ':jtag_idcode']
[17]     W502                                         Error       ../../Jtag/src/jtag.v                                                           227     5     The signal/variable 'ps' is modified inside always block [Hierarchy: ':jtag_idcode']
[18]     W502                                         Error       ../../Jtag/src/jtag.v                                                           243     5     The signal/variable 'ps' is modified inside always block [Hierarchy: ':jtag_idcode']
[19]     W576                                         Error       ../../Jtag/src/jtag.v                                                           409     5     Logical operator(&&) used on a multibit(4) value: run_test_idle
[1A]     W576                                         Error       ../../Jtag/src/jtag.v                                                           600     5     Logical operator(||) used on a multibit(4) value: shift_DR
[1B]     W576                                         Error       ../../Jtag/src/jtag.v                                                           600     5     Logical operator(||) used on a multibit(4) value: shift_IR
[2]      mixedsenselist       SYNTH_154               Error       ../../Jtag/src/jtag.v                                                           120     5     Mixed conditions in sensitivity list may not be synthesizable
[D]      sim_race02           WriteWriteRace          Error       ../../Jtag/src/jtag.v                                                           539     10    Write-Write Race for signal tdo (assignments on line 539 and line 368)
[E]      sim_race02           WriteWriteRace          Error       ../../Jtag/src/jtag.v                                                           595     10    Write-Write Race for signal internal_state (assignments on line 595 and line 574)
[F]      sim_race02           WriteWriteRace          Error       ../../Jtag/src/jtag.v                                                           595     10    Write-Write Race for signal internal_state (assignments on line 595 and line 578)
[10]     sim_race02           WriteWriteRace          Error       ../../Jtag/src/jtag.v                                                           618     10    Write-Write Race for signal tdo (assignments on line 618 and line 368)
[11]     sim_race02           WriteWriteRace          Error       ../../Jtag/src/jtag.v                                                           735     10    Write-Write Race for signal tdo (assignments on line 735 and line 368)
[12]     sim_race02           WriteWriteRace          Error       ../../Jtag/src/jtag.v                                                           821     10    Write-Write Race for signal tdo (assignments on line 821 and line 368)
[1C]     W240                                         Warning     ../../Jtag/src/jtag.v                                                           47      10    Input 'parallel_in4' declared but not read.[Hierarchy: ':jtag_idcode']
[1D]     W240                                         Warning     ../../Jtag/src/jtag.v                                                           47      10    Input 'parallel_in5' declared but not read.[Hierarchy: ':jtag_idcode']
[1E]     W240                                         Warning     ../../Jtag/src/jtag.v                                                           47      10    Input 'parallel_in6' declared but not read.[Hierarchy: ':jtag_idcode']
[1F]     W240                                         Warning     ../../Jtag/src/jtag.v                                                           48      10    Input 'serial_in2' declared but not read.[Hierarchy: ':jtag_idcode']
[20]     W240                                         Warning     ../../Jtag/src/jtag.v                                                           48      10    Input 'serial_in3' declared but not read.[Hierarchy: ':jtag_idcode']
[21]     W240                                         Warning     ../../Jtag/src/jtag.v                                                           48      10    Input 'serial_in4' declared but not read.[Hierarchy: ':jtag_idcode']
[22]     W240                                         Warning     ../../Jtag/src/jtag.v                                                           48      10    Input 'serial_in5' declared but not read.[Hierarchy: ':jtag_idcode']
[23]     W240                                         Warning     ../../Jtag/src/jtag.v                                                           48      10    Input 'serial_in6' declared but not read.[Hierarchy: ':jtag_idcode']
[24]     W240                                         Warning     ../../Jtag/src/jtag.v                                                           51      10    Input 'si' declared but not read.[Hierarchy: ':jtag_idcode']
[28]     ReportPortInfo-ML                            Info        ./spyglass-1/lint/lint_rtl_enhanced/spyglass_reports/morelint/ReportPortInfo    1       2     Port Information for top design unit has been generated. For details see report ReportPortInfo.rpt
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
