# TCL File Generated by Component Editor 23.3
# Tue May 07 15:21:46 IST 2024
# DO NOT MODIFY


# 
# pattern_buffer "pattern_buffer" v1.0
#  2024.05.07.15:21:46
# 
# 

# 
# request TCL package from ACDS 23.3
# 
package require -exact qsys 23.3


# 
# module pattern_buffer
# 
set_module_property DESCRIPTION ""
set_module_property NAME pattern_buffer
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME pattern_buffer
set_module_property DATASHEET_URL false
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL pattern_if
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pattern_if.v VERILOG PATH pattern_if.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL pattern_if
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file pattern_if.v VERILOG PATH pattern_if.v


# 
# documentation links
# 
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/pheeps_peak/IN-PhippsPeak/designs/lib/qsys_comp/false


# 
# parameters
# 
add_parameter DMA_DATAWIDTH INTEGER 512
set_parameter_property DMA_DATAWIDTH DEFAULT_VALUE 512
set_parameter_property DMA_DATAWIDTH DISPLAY_NAME DMA_DATAWIDTH
set_parameter_property DMA_DATAWIDTH UNITS None
set_parameter_property DMA_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DMA_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property DMA_DATAWIDTH HDL_PARAMETER true
set_parameter_property DMA_DATAWIDTH EXPORT true
add_parameter DMA_CLK_mHZ INTEGER 300
set_parameter_property DMA_CLK_mHZ DEFAULT_VALUE 300
set_parameter_property DMA_CLK_mHZ DISPLAY_NAME DMA_CLK_mHZ
set_parameter_property DMA_CLK_mHZ UNITS None
set_parameter_property DMA_CLK_mHZ ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DMA_CLK_mHZ AFFECTS_GENERATION false
set_parameter_property DMA_CLK_mHZ HDL_PARAMETER true
set_parameter_property DMA_CLK_mHZ EXPORT true
add_parameter INJ_DATAWIDTH INTEGER 64 ""
set_parameter_property INJ_DATAWIDTH DEFAULT_VALUE 64
set_parameter_property INJ_DATAWIDTH DISPLAY_NAME INJ_DATAWIDTH
set_parameter_property INJ_DATAWIDTH UNITS None
set_parameter_property INJ_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property INJ_DATAWIDTH DESCRIPTION ""
set_parameter_property INJ_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property INJ_DATAWIDTH HDL_PARAMETER true
set_parameter_property INJ_DATAWIDTH EXPORT true
add_parameter INJ_CLK_mHZ INTEGER 491 ""
set_parameter_property INJ_CLK_mHZ DEFAULT_VALUE 491
set_parameter_property INJ_CLK_mHZ DISPLAY_NAME INJ_CLK_mHZ
set_parameter_property INJ_CLK_mHZ WIDTH ""
set_parameter_property INJ_CLK_mHZ UNITS None
set_parameter_property INJ_CLK_mHZ ALLOWED_RANGES -2147483648:2147483647
set_parameter_property INJ_CLK_mHZ DESCRIPTION ""
set_parameter_property INJ_CLK_mHZ AFFECTS_GENERATION false
set_parameter_property INJ_CLK_mHZ HDL_PARAMETER true
set_parameter_property INJ_CLK_mHZ EXPORT true
add_parameter DMA_BURST_LENGTH INTEGER 64
set_parameter_property DMA_BURST_LENGTH DEFAULT_VALUE 64
set_parameter_property DMA_BURST_LENGTH DISPLAY_NAME DMA_BURST_LENGTH
set_parameter_property DMA_BURST_LENGTH UNITS None
set_parameter_property DMA_BURST_LENGTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DMA_BURST_LENGTH AFFECTS_GENERATION false
set_parameter_property DMA_BURST_LENGTH HDL_PARAMETER true
set_parameter_property DMA_BURST_LENGTH EXPORT true
add_parameter CSR_DATAWIDTH INTEGER 32
set_parameter_property CSR_DATAWIDTH DEFAULT_VALUE 32
set_parameter_property CSR_DATAWIDTH DISPLAY_NAME CSR_DATAWIDTH
set_parameter_property CSR_DATAWIDTH UNITS None
set_parameter_property CSR_DATAWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CSR_DATAWIDTH AFFECTS_GENERATION false
set_parameter_property CSR_DATAWIDTH HDL_PARAMETER true
set_parameter_property CSR_DATAWIDTH EXPORT true
add_parameter CSR_ADDRWIDTH INTEGER 3
set_parameter_property CSR_ADDRWIDTH DEFAULT_VALUE 3
set_parameter_property CSR_ADDRWIDTH DISPLAY_NAME CSR_ADDRWIDTH
set_parameter_property CSR_ADDRWIDTH UNITS None
set_parameter_property CSR_ADDRWIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property CSR_ADDRWIDTH AFFECTS_GENERATION false
set_parameter_property CSR_ADDRWIDTH HDL_PARAMETER true
set_parameter_property CSR_ADDRWIDTH EXPORT true


# 
# display items
# 


# 
# connection point DMA_clk
# 
add_interface DMA_clk clock end
set_interface_property DMA_clk ENABLED true
set_interface_property DMA_clk EXPORT_OF ""
set_interface_property DMA_clk PORT_NAME_MAP ""
set_interface_property DMA_clk CMSIS_SVD_VARIABLES ""
set_interface_property DMA_clk SVD_ADDRESS_GROUP ""
set_interface_property DMA_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property DMA_clk SV_INTERFACE_TYPE ""
set_interface_property DMA_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port DMA_clk clk_dma clk Input 1


# 
# connection point DMA_rst_n
# 
add_interface DMA_rst_n reset end
set_interface_property DMA_rst_n associatedClock DMA_clk
set_interface_property DMA_rst_n synchronousEdges DEASSERT
set_interface_property DMA_rst_n ENABLED true
set_interface_property DMA_rst_n EXPORT_OF ""
set_interface_property DMA_rst_n PORT_NAME_MAP ""
set_interface_property DMA_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property DMA_rst_n SVD_ADDRESS_GROUP ""
set_interface_property DMA_rst_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property DMA_rst_n SV_INTERFACE_TYPE ""
set_interface_property DMA_rst_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port DMA_rst_n rst_dma_n reset_n Input 1


# 
# connection point INJ_clk
# 
add_interface INJ_clk clock end
set_interface_property INJ_clk ENABLED true
set_interface_property INJ_clk EXPORT_OF ""
set_interface_property INJ_clk PORT_NAME_MAP ""
set_interface_property INJ_clk CMSIS_SVD_VARIABLES ""
set_interface_property INJ_clk SVD_ADDRESS_GROUP ""
set_interface_property INJ_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property INJ_clk SV_INTERFACE_TYPE ""
set_interface_property INJ_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port INJ_clk clk_inj clk Input 1


# 
# connection point INJ_rst_n
# 
add_interface INJ_rst_n reset end
set_interface_property INJ_rst_n associatedClock INJ_clk
set_interface_property INJ_rst_n synchronousEdges DEASSERT
set_interface_property INJ_rst_n ENABLED true
set_interface_property INJ_rst_n EXPORT_OF ""
set_interface_property INJ_rst_n PORT_NAME_MAP ""
set_interface_property INJ_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property INJ_rst_n SVD_ADDRESS_GROUP ""
set_interface_property INJ_rst_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property INJ_rst_n SV_INTERFACE_TYPE ""
set_interface_property INJ_rst_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port INJ_rst_n rst_inj_n reset_n Input 1


# 
# connection point csr_clk
# 
add_interface csr_clk clock end
set_interface_property csr_clk ENABLED true
set_interface_property csr_clk EXPORT_OF ""
set_interface_property csr_clk PORT_NAME_MAP ""
set_interface_property csr_clk CMSIS_SVD_VARIABLES ""
set_interface_property csr_clk SVD_ADDRESS_GROUP ""
set_interface_property csr_clk IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property csr_clk SV_INTERFACE_TYPE ""
set_interface_property csr_clk SV_INTERFACE_MODPORT_TYPE ""

add_interface_port csr_clk clk_csr clk Input 1


# 
# connection point csr_rst_n
# 
add_interface csr_rst_n reset end
set_interface_property csr_rst_n associatedClock csr_clk
set_interface_property csr_rst_n synchronousEdges DEASSERT
set_interface_property csr_rst_n ENABLED true
set_interface_property csr_rst_n EXPORT_OF ""
set_interface_property csr_rst_n PORT_NAME_MAP ""
set_interface_property csr_rst_n CMSIS_SVD_VARIABLES ""
set_interface_property csr_rst_n SVD_ADDRESS_GROUP ""
set_interface_property csr_rst_n IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property csr_rst_n SV_INTERFACE_TYPE ""
set_interface_property csr_rst_n SV_INTERFACE_MODPORT_TYPE ""

add_interface_port csr_rst_n rst_csr_n reset_n Input 1


# 
# connection point AVST_sink
# 
add_interface AVST_sink avalon_streaming end
set_interface_property AVST_sink associatedClock DMA_clk
set_interface_property AVST_sink associatedReset DMA_rst_n
set_interface_property AVST_sink dataBitsPerSymbol 8
set_interface_property AVST_sink errorDescriptor ""
set_interface_property AVST_sink firstSymbolInHighOrderBits true
set_interface_property AVST_sink maxChannel 0
set_interface_property AVST_sink readyAllowance 0
set_interface_property AVST_sink readyLatency 0
set_interface_property AVST_sink ENABLED true
set_interface_property AVST_sink EXPORT_OF ""
set_interface_property AVST_sink PORT_NAME_MAP ""
set_interface_property AVST_sink CMSIS_SVD_VARIABLES ""
set_interface_property AVST_sink SVD_ADDRESS_GROUP ""
set_interface_property AVST_sink IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property AVST_sink SV_INTERFACE_TYPE ""
set_interface_property AVST_sink SV_INTERFACE_MODPORT_TYPE ""

add_interface_port AVST_sink avst_sink_valid valid Input 1
add_interface_port AVST_sink avst_sink_data data Input "((DMA_DATAWIDTH - 1)) - (0) + 1"
add_interface_port AVST_sink avst_sink_ready ready Output 1


# 
# connection point AVST_source
# 
add_interface AVST_source avalon_streaming start
set_interface_property AVST_source associatedClock INJ_clk
set_interface_property AVST_source associatedReset INJ_rst_n
set_interface_property AVST_source dataBitsPerSymbol 8
set_interface_property AVST_source errorDescriptor ""
set_interface_property AVST_source firstSymbolInHighOrderBits true
set_interface_property AVST_source maxChannel 0
set_interface_property AVST_source readyAllowance 0
set_interface_property AVST_source readyLatency 0
set_interface_property AVST_source ENABLED true
set_interface_property AVST_source EXPORT_OF ""
set_interface_property AVST_source PORT_NAME_MAP ""
set_interface_property AVST_source CMSIS_SVD_VARIABLES ""
set_interface_property AVST_source SVD_ADDRESS_GROUP ""
set_interface_property AVST_source IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property AVST_source SV_INTERFACE_TYPE ""
set_interface_property AVST_source SV_INTERFACE_MODPORT_TYPE ""

add_interface_port AVST_source avst_src_valid valid Output 1
add_interface_port AVST_source avst_src_data data Output "((INJ_DATAWIDTH - 1)) - (0) + 1"
add_interface_port AVST_source avst_src_ready ready Input 1


# 
# connection point csr
# 
add_interface csr avalon end
set_interface_property csr addressGroup 0
set_interface_property csr addressUnits WORDS
set_interface_property csr associatedClock csr_clk
set_interface_property csr associatedReset csr_rst_n
set_interface_property csr bitsPerSymbol 8
set_interface_property csr bridgedAddressOffset ""
set_interface_property csr bridgesToMaster ""
set_interface_property csr burstOnBurstBoundariesOnly false
set_interface_property csr burstcountUnits WORDS
set_interface_property csr explicitAddressSpan 0
set_interface_property csr holdTime 0
set_interface_property csr linewrapBursts false
set_interface_property csr maximumPendingReadTransactions 0
set_interface_property csr maximumPendingWriteTransactions 0
set_interface_property csr minimumResponseLatency 1
set_interface_property csr readLatency 0
set_interface_property csr readWaitTime 1
set_interface_property csr setupTime 0
set_interface_property csr timingUnits Cycles
set_interface_property csr transparentBridge false
set_interface_property csr waitrequestAllowance 0
set_interface_property csr writeWaitTime 0
set_interface_property csr dfhFeatureGuid 0
set_interface_property csr dfhGroupId 0
set_interface_property csr dfhParameterId ""
set_interface_property csr dfhParameterName ""
set_interface_property csr dfhParameterVersion ""
set_interface_property csr dfhParameterData ""
set_interface_property csr dfhParameterDataLength ""
set_interface_property csr dfhFeatureMajorVersion 0
set_interface_property csr dfhFeatureMinorVersion 0
set_interface_property csr dfhFeatureId 35
set_interface_property csr ENABLED true
set_interface_property csr EXPORT_OF ""
set_interface_property csr PORT_NAME_MAP ""
set_interface_property csr CMSIS_SVD_VARIABLES ""
set_interface_property csr SVD_ADDRESS_GROUP ""
set_interface_property csr IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property csr SV_INTERFACE_TYPE ""
set_interface_property csr SV_INTERFACE_MODPORT_TYPE ""

add_interface_port csr csr_address address Input "((CSR_ADDRWIDTH - 1)) - (0) + 1"
add_interface_port csr csr_write write Input 1
add_interface_port csr csr_read read Input 1
add_interface_port csr csr_writedata writedata Input "((CSR_DATAWIDTH - 1)) - (0) + 1"
add_interface_port csr csr_readdata readdata Output "((CSR_DATAWIDTH - 1)) - (0) + 1"
set_interface_assignment csr embeddedsw.configuration.isFlash 0
set_interface_assignment csr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment csr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment csr embeddedsw.configuration.isPrintableDevice 0

