Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Dec 30 16:52:32 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (576)
5. checking no_input_delay (21)
6. checking no_output_delay (14)
7. checking multiple_clock (44)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (576)
--------------------------------------------------
 There are 576 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (44)
-------------------------------
 There are 44 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.555        0.000                      0                  414        0.097        0.000                      0                  414        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
clk                        {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0       {0.000 5.000}      10.000          100.000         
  ov7670_clk1_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  ov7670_clk2_clk_wiz_0    {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0        {0.000 20.000}     40.000          25.000          
sys_clk_pin                {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0_1     {0.000 5.000}      10.000          100.000         
  ov7670_clk1_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  ov7670_clk2_clk_wiz_0_1  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0_1      {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                         7.845        0.000                       0                     3  
  ov7670_clk1_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  ov7670_clk2_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0             30.555        0.000                      0                  414        0.203        0.000                      0                  414       19.500        0.000                       0                    46  
sys_clk_pin                                                                                                                                                                  3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0_1                                                                                                                                                       7.845        0.000                       0                     3  
  ov7670_clk1_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_clk2_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0_1           30.557        0.000                      0                  414        0.203        0.000                      0                  414       19.500        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_clk_wiz_0_1  vga_clk_clk_wiz_0         30.555        0.000                      0                  414        0.097        0.000                      0                  414  
vga_clk_clk_wiz_0    vga_clk_clk_wiz_0_1       30.555        0.000                      0                  414        0.097        0.000                      0                  414  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk1_clk_wiz_0
  To Clock:  ov7670_clk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk2_clk_wiz_0
  To Clock:  ov7670_clk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_wiz_0/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.555ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 2.559ns (30.095%)  route 5.944ns (69.905%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.744     4.341    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.321     4.662 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7/O
                         net (fo=12, routed)          2.883     7.545    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.100    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 30.555    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.502ns (29.457%)  route 5.992ns (70.543%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.529     7.536    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.098    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 30.562    

Slack (MET) :             30.594ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.586ns (30.575%)  route 5.872ns (69.425%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.451 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[1]
                         net (fo=2, routed)           0.569     4.020    U_vga_controller/U_Pixel_Counter/qvga_addr10[10]
    SLICE_X47Y54         LUT2 (Prop_lut2_I0_O)        0.301     4.321 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_10/O
                         net (fo=12, routed)          3.179     7.500    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.094    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 30.594    

Slack (MET) :             30.707ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 2.584ns (30.212%)  route 5.969ns (69.788%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.443 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=2, routed)           0.674     4.118    U_vga_controller/U_Pixel_Counter/qvga_addr10[12]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.307     4.425 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8/O
                         net (fo=12, routed)          3.170     7.595    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    38.302    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                 30.707    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 2.502ns (30.055%)  route 5.823ns (69.945%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.360     7.367    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.484    38.488    U_FrameBufferRight/vga_clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.484    38.972    
                         clock uncertainty           -0.106    38.866    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.096    U_FrameBufferRight/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.753ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 2.559ns (30.858%)  route 5.734ns (69.142%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.592     4.189    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.321     4.510 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7__0/O
                         net (fo=12, routed)          2.825     7.335    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.467    38.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    38.962    
                         clock uncertainty           -0.106    38.856    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.088    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 30.753    

Slack (MET) :             30.761ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 2.676ns (32.324%)  route 5.603ns (67.676%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.701 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.828     4.529    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.334     4.863 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.458     7.321    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.467    38.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    38.962    
                         clock uncertainty           -0.106    38.856    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.082    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.082    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 30.761    

Slack (MET) :             30.777ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 2.643ns (31.941%)  route 5.632ns (68.059%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.701 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.568     4.269    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.301     4.570 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6/O
                         net (fo=12, routed)          2.747     7.317    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.094    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 30.777    

Slack (MET) :             30.898ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 2.559ns (31.341%)  route 5.606ns (68.659%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.744     4.341    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.321     4.662 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7/O
                         net (fo=12, routed)          2.545     7.207    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    38.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.106    38.873    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.105    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 30.898    

Slack (MET) :             30.905ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 2.502ns (30.678%)  route 5.654ns (69.322%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.191     7.198    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    38.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.106    38.873    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.103    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.103    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 30.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          0.121    -0.358    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X41Y56         FDCE (Hold_fdce_C_D)         0.091    -0.516    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.130    -0.348    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X44Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.303 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X44Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X44Y56         FDCE (Hold_fdce_C_D)         0.091    -0.515    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.079%)  route 0.134ns (41.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=22, routed)          0.134    -0.345    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092    -0.515    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.187ns (46.560%)  route 0.215ns (53.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.215    -0.265    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I3_O)        0.046    -0.219 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.131    -0.473    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.626%)  route 0.167ns (47.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=12, routed)          0.167    -0.312    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X44Y57         LUT6 (Prop_lut6_I2_O)        0.045    -0.267 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X44Y57         FDCE (Hold_fdce_C_D)         0.091    -0.529    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.543%)  route 0.214ns (53.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.214    -0.266    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT3 (Prop_lut3_I1_O)        0.045    -0.221 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.121    -0.483    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.427%)  route 0.215ns (53.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.215    -0.265    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.220 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.120    -0.484    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.289    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X45Y56         LUT3 (Prop_lut3_I1_O)        0.042    -0.247 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X45Y56         FDCE (Hold_fdce_C_D)         0.107    -0.512    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.184ns (49.012%)  route 0.191ns (50.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.191    -0.287    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X45Y56         LUT5 (Prop_lut5_I2_O)        0.043    -0.244 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U_vga_controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X45Y56         FDCE (Hold_fdce_C_D)         0.107    -0.512    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=8, routed)           0.180    -0.299    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.091    -0.529    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y55     U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    U_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk1_clk_wiz_0_1
  To Clock:  ov7670_clk1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk2_clk_wiz_0_1
  To Clock:  ov7670_clk2_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk2_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_wiz_0/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.557ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.557ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 2.559ns (30.095%)  route 5.944ns (69.905%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.744     4.341    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.321     4.662 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7/O
                         net (fo=12, routed)          2.883     7.545    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.104    38.870    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.102    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.102    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 30.557    

Slack (MET) :             30.564ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.502ns (29.457%)  route 5.992ns (70.543%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.529     7.536    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.104    38.870    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.100    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 30.564    

Slack (MET) :             30.596ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.586ns (30.575%)  route 5.872ns (69.425%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.451 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[1]
                         net (fo=2, routed)           0.569     4.020    U_vga_controller/U_Pixel_Counter/qvga_addr10[10]
    SLICE_X47Y54         LUT2 (Prop_lut2_I0_O)        0.301     4.321 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_10/O
                         net (fo=12, routed)          3.179     7.500    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.104    38.870    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.096    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 30.596    

Slack (MET) :             30.709ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 2.584ns (30.212%)  route 5.969ns (69.788%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.443 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=2, routed)           0.674     4.118    U_vga_controller/U_Pixel_Counter/qvga_addr10[12]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.307     4.425 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8/O
                         net (fo=12, routed)          3.170     7.595    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.104    38.870    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    38.304    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.304    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                 30.709    

Slack (MET) :             30.731ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 2.502ns (30.055%)  route 5.823ns (69.945%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.360     7.367    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.484    38.488    U_FrameBufferRight/vga_clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.484    38.972    
                         clock uncertainty           -0.104    38.868    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.098    U_FrameBufferRight/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 30.731    

Slack (MET) :             30.756ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 2.559ns (30.858%)  route 5.734ns (69.142%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.592     4.189    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.321     4.510 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7__0/O
                         net (fo=12, routed)          2.825     7.335    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.467    38.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    38.962    
                         clock uncertainty           -0.104    38.859    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.091    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.091    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 30.756    

Slack (MET) :             30.764ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 2.676ns (32.324%)  route 5.603ns (67.676%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.701 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.828     4.529    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.334     4.863 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.458     7.321    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.467    38.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    38.962    
                         clock uncertainty           -0.104    38.859    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.085    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.085    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 30.764    

Slack (MET) :             30.779ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 2.643ns (31.941%)  route 5.632ns (68.059%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.701 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.568     4.269    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.301     4.570 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6/O
                         net (fo=12, routed)          2.747     7.317    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.104    38.870    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.096    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 30.779    

Slack (MET) :             30.900ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 2.559ns (31.341%)  route 5.606ns (68.659%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.744     4.341    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.321     4.662 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7/O
                         net (fo=12, routed)          2.545     7.207    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    38.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.104    38.875    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.107    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.107    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 30.900    

Slack (MET) :             30.907ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 2.502ns (30.678%)  route 5.654ns (69.322%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.104ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.195ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.191     7.198    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    38.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.104    38.875    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.105    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 30.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          0.121    -0.358    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X41Y56         FDCE (Hold_fdce_C_D)         0.091    -0.516    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.130    -0.348    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X44Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.303 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X44Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.252    -0.606    
    SLICE_X44Y56         FDCE (Hold_fdce_C_D)         0.091    -0.515    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.079%)  route 0.134ns (41.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=22, routed)          0.134    -0.345    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.252    -0.607    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092    -0.515    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.187ns (46.560%)  route 0.215ns (53.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.215    -0.265    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I3_O)        0.046    -0.219 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.131    -0.473    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.626%)  route 0.167ns (47.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=12, routed)          0.167    -0.312    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X44Y57         LUT6 (Prop_lut6_I2_O)        0.045    -0.267 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X44Y57         FDCE (Hold_fdce_C_D)         0.091    -0.529    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.543%)  route 0.214ns (53.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.214    -0.266    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT3 (Prop_lut3_I1_O)        0.045    -0.221 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.121    -0.483    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.427%)  route 0.215ns (53.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.215    -0.265    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.220 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.255    -0.604    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.120    -0.484    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.289    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X45Y56         LUT3 (Prop_lut3_I1_O)        0.042    -0.247 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X45Y56         FDCE (Hold_fdce_C_D)         0.107    -0.512    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.184ns (49.012%)  route 0.191ns (50.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.191    -0.287    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X45Y56         LUT5 (Prop_lut5_I2_O)        0.043    -0.244 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U_vga_controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X45Y56         FDCE (Hold_fdce_C_D)         0.107    -0.512    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=8, routed)           0.180    -0.299    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.091    -0.529    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y14     U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y14     U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y9      U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y11     U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y10     U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y57     U_vga_controller/U_Pixel_Counter/h_counter_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y55     U_vga_controller/U_Pixel_Counter/h_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X44Y56     U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0_1
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.555ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 2.559ns (30.095%)  route 5.944ns (69.905%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.744     4.341    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.321     4.662 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7/O
                         net (fo=12, routed)          2.883     7.545    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.100    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 30.555    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.502ns (29.457%)  route 5.992ns (70.543%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.529     7.536    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.098    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 30.562    

Slack (MET) :             30.594ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.586ns (30.575%)  route 5.872ns (69.425%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.451 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[1]
                         net (fo=2, routed)           0.569     4.020    U_vga_controller/U_Pixel_Counter/qvga_addr10[10]
    SLICE_X47Y54         LUT2 (Prop_lut2_I0_O)        0.301     4.321 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_10/O
                         net (fo=12, routed)          3.179     7.500    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.094    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 30.594    

Slack (MET) :             30.707ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 2.584ns (30.212%)  route 5.969ns (69.788%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.443 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=2, routed)           0.674     4.118    U_vga_controller/U_Pixel_Counter/qvga_addr10[12]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.307     4.425 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8/O
                         net (fo=12, routed)          3.170     7.595    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    38.302    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                 30.707    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 2.502ns (30.055%)  route 5.823ns (69.945%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.360     7.367    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.484    38.488    U_FrameBufferRight/vga_clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.484    38.972    
                         clock uncertainty           -0.106    38.866    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.096    U_FrameBufferRight/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.753ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 2.559ns (30.858%)  route 5.734ns (69.142%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.592     4.189    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.321     4.510 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7__0/O
                         net (fo=12, routed)          2.825     7.335    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.467    38.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    38.962    
                         clock uncertainty           -0.106    38.856    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.088    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 30.753    

Slack (MET) :             30.761ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 2.676ns (32.324%)  route 5.603ns (67.676%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.701 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.828     4.529    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.334     4.863 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.458     7.321    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.467    38.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    38.962    
                         clock uncertainty           -0.106    38.856    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.082    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.082    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 30.761    

Slack (MET) :             30.777ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 2.643ns (31.941%)  route 5.632ns (68.059%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.701 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.568     4.269    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.301     4.570 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6/O
                         net (fo=12, routed)          2.747     7.317    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.094    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 30.777    

Slack (MET) :             30.898ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 2.559ns (31.341%)  route 5.606ns (68.659%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.744     4.341    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.321     4.662 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7/O
                         net (fo=12, routed)          2.545     7.207    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    38.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.106    38.873    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.105    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 30.898    

Slack (MET) :             30.905ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 2.502ns (30.678%)  route 5.654ns (69.322%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.191     7.198    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    38.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.106    38.873    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.103    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.103    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 30.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          0.121    -0.358    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.501    
    SLICE_X41Y56         FDCE (Hold_fdce_C_D)         0.091    -0.410    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.130    -0.348    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X44Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.303 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X44Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.106    -0.500    
    SLICE_X44Y56         FDCE (Hold_fdce_C_D)         0.091    -0.409    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.079%)  route 0.134ns (41.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=22, routed)          0.134    -0.345    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.501    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092    -0.409    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.187ns (46.560%)  route 0.215ns (53.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.215    -0.265    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I3_O)        0.046    -0.219 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.131    -0.367    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.626%)  route 0.167ns (47.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=12, routed)          0.167    -0.312    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X44Y57         LUT6 (Prop_lut6_I2_O)        0.045    -0.267 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.514    
    SLICE_X44Y57         FDCE (Hold_fdce_C_D)         0.091    -0.423    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.543%)  route 0.214ns (53.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.214    -0.266    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT3 (Prop_lut3_I1_O)        0.045    -0.221 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.121    -0.377    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.427%)  route 0.215ns (53.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.215    -0.265    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.220 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.120    -0.378    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.289    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X45Y56         LUT3 (Prop_lut3_I1_O)        0.042    -0.247 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.106    -0.513    
    SLICE_X45Y56         FDCE (Hold_fdce_C_D)         0.107    -0.406    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.184ns (49.012%)  route 0.191ns (50.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.191    -0.287    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X45Y56         LUT5 (Prop_lut5_I2_O)        0.043    -0.244 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U_vga_controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.106    -0.513    
    SLICE_X45Y56         FDCE (Hold_fdce_C_D)         0.107    -0.406    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=8, routed)           0.180    -0.299    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.514    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.091    -0.423    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.169    





---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.555ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.555ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.503ns  (logic 2.559ns (30.095%)  route 5.944ns (69.905%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.744     4.341    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.321     4.662 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7/O
                         net (fo=12, routed)          2.883     7.545    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.100    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.100    
                         arrival time                          -7.545    
  -------------------------------------------------------------------
                         slack                                 30.555    

Slack (MET) :             30.562ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.494ns  (logic 2.502ns (29.457%)  route 5.992ns (70.543%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.529     7.536    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.098    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.098    
                         arrival time                          -7.536    
  -------------------------------------------------------------------
                         slack                                 30.562    

Slack (MET) :             30.594ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.458ns  (logic 2.586ns (30.575%)  route 5.872ns (69.425%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.451 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[1]
                         net (fo=2, routed)           0.569     4.020    U_vga_controller/U_Pixel_Counter/qvga_addr10[10]
    SLICE_X47Y54         LUT2 (Prop_lut2_I0_O)        0.301     4.321 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_10/O
                         net (fo=12, routed)          3.179     7.500    U_FrameBufferRight/ADDRBWRADDR[10]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.774    38.094    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -7.500    
  -------------------------------------------------------------------
                         slack                                 30.594    

Slack (MET) :             30.707ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.553ns  (logic 2.584ns (30.212%)  route 5.969ns (69.788%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.443 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=2, routed)           0.674     4.118    U_vga_controller/U_Pixel_Counter/qvga_addr10[12]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.307     4.425 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8/O
                         net (fo=12, routed)          3.170     7.595    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    38.302    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.302    
                         arrival time                          -7.595    
  -------------------------------------------------------------------
                         slack                                 30.707    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 2.502ns (30.055%)  route 5.823ns (69.945%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 38.488 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.360     7.367    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.484    38.488    U_FrameBufferRight/vga_clk
    RAMB36_X1Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.484    38.972    
                         clock uncertainty           -0.106    38.866    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.096    U_FrameBufferRight/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         38.096    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.753ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.293ns  (logic 2.559ns (30.858%)  route 5.734ns (69.142%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.592     4.189    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.321     4.510 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7__0/O
                         net (fo=12, routed)          2.825     7.335    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.467    38.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    38.962    
                         clock uncertainty           -0.106    38.856    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.088    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.088    
                         arrival time                          -7.335    
  -------------------------------------------------------------------
                         slack                                 30.753    

Slack (MET) :             30.761ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 2.676ns (32.324%)  route 5.603ns (67.676%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 38.472 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.701 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.828     4.529    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.334     4.863 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6__0/O
                         net (fo=12, routed)          2.458     7.321    U_FrameBufferLeft/ADDRBWRADDR[14]
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.467    38.472    U_FrameBufferLeft/vga_clk
    RAMB36_X0Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.491    38.962    
                         clock uncertainty           -0.106    38.856    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.082    U_FrameBufferLeft/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.082    
                         arrival time                          -7.321    
  -------------------------------------------------------------------
                         slack                                 30.761    

Slack (MET) :             30.777ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 2.643ns (31.941%)  route 5.632ns (68.059%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.510ns = ( 38.490 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.701 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.568     4.269    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.301     4.570 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6/O
                         net (fo=12, routed)          2.747     7.317    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.486    38.490    U_FrameBufferRight/vga_clk
    RAMB36_X2Y6          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_13/CLKBWRCLK
                         clock pessimism              0.484    38.974    
                         clock uncertainty           -0.106    38.868    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.774    38.094    U_FrameBufferRight/mem_reg_0_13
  -------------------------------------------------------------------
                         required time                         38.094    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                 30.777    

Slack (MET) :             30.898ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 2.559ns (31.341%)  route 5.606ns (68.659%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.509     1.330    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.454 r  U_qvga_addr_decoder/mem_reg_0_1_i_58/O
                         net (fo=1, routed)           0.000     1.454    U_vga_controller/U_Pixel_Counter/S[1]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.852 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/CO[3]
                         net (fo=1, routed)           0.000     1.852    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.091 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_39/O[2]
                         net (fo=1, routed)           0.609     2.700    U_vga_controller/U_Pixel_Counter/qvga_addr11[12]
    SLICE_X46Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.678     3.378 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.378    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.597 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.744     4.341    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X47Y56         LUT2 (Prop_lut2_I0_O)        0.321     4.662 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7/O
                         net (fo=12, routed)          2.545     7.207    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    38.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.106    38.873    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.768    38.105    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.105    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                 30.898    

Slack (MET) :             30.905ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0_1 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.156ns  (logic 2.502ns (30.678%)  route 5.654ns (69.322%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 38.495 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.554    -0.958    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.502 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          1.200     0.698    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X44Y55         LUT5 (Prop_lut5_I1_O)        0.124     0.822 r  U_vga_controller/U_Pixel_Counter/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=18, routed)          0.321     1.143    U_qvga_addr_decoder/y_pixel1__0
    SLICE_X43Y55         LUT3 (Prop_lut3_I2_O)        0.124     1.267 r  U_qvga_addr_decoder/mem_reg_0_1_i_59/O
                         net (fo=1, routed)           0.000     1.267    U_vga_controller/U_Pixel_Counter/S[0]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.847 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_40/O[2]
                         net (fo=2, routed)           0.604     2.450    U_qvga_addr_decoder/O[2]
    SLICE_X46Y55         LUT4 (Prop_lut4_I0_O)        0.302     2.752 r  U_qvga_addr_decoder/mem_reg_0_1_i_42/O
                         net (fo=1, routed)           0.000     2.752    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X46Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.128 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     3.128    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.347 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           1.338     4.686    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X52Y55         LUT2 (Prop_lut2_I0_O)        0.321     5.007 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.191     7.198    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.005 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.491    38.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y7          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_8/CLKBWRCLK
                         clock pessimism              0.484    38.979    
                         clock uncertainty           -0.106    38.873    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.770    38.103    U_FrameBufferRight/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         38.103    
                         arrival time                          -7.198    
  -------------------------------------------------------------------
                         slack                                 30.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/Q
                         net (fo=23, routed)          0.121    -0.358    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[4]
    SLICE_X41Y56         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.313    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X41Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.501    
    SLICE_X41Y56         FDCE (Hold_fdce_C_D)         0.091    -0.410    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.827%)  route 0.130ns (41.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.130    -0.348    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X44Y56         LUT6 (Prop_lut6_I3_O)        0.045    -0.303 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.303    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X44Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism              0.252    -0.606    
                         clock uncertainty            0.106    -0.500    
    SLICE_X44Y56         FDCE (Hold_fdce_C_D)         0.091    -0.409    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.079%)  route 0.134ns (41.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X40Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=22, routed)          0.134    -0.345    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X41Y55         LUT6 (Prop_lut6_I0_O)        0.045    -0.300 r  U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    U_vga_controller/U_Pixel_Counter/v_counter[0]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                         clock pessimism              0.252    -0.607    
                         clock uncertainty            0.106    -0.501    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.092    -0.409    U_vga_controller/U_Pixel_Counter/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.187ns (46.560%)  route 0.215ns (53.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.215    -0.265    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I3_O)        0.046    -0.219 r  U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    U_vga_controller/U_Pixel_Counter/v_counter[3]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.131    -0.367    U_vga_controller/U_Pixel_Counter/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.626%)  route 0.167ns (47.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[6]/Q
                         net (fo=12, routed)          0.167    -0.312    U_vga_controller/U_Pixel_Counter/Q[0]
    SLICE_X44Y57         LUT6 (Prop_lut6_I2_O)        0.045    -0.267 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X44Y57         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.514    
    SLICE_X44Y57         FDCE (Hold_fdce_C_D)         0.091    -0.423    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.543%)  route 0.214ns (53.457%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.214    -0.266    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT3 (Prop_lut3_I1_O)        0.045    -0.221 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.221    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.121    -0.377    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.427%)  route 0.215ns (53.573%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=7, routed)           0.215    -0.265    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X42Y54         LUT4 (Prop_lut4_I1_O)        0.045    -0.220 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.220    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X42Y54         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism              0.255    -0.604    
                         clock uncertainty            0.106    -0.498    
    SLICE_X42Y54         FDCE (Hold_fdce_C_D)         0.120    -0.378    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.189    -0.289    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X45Y56         LUT3 (Prop_lut3_I1_O)        0.042    -0.247 r  U_vga_controller/U_Pixel_Counter/h_counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    U_vga_controller/U_Pixel_Counter/h_counter_0[1]
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.106    -0.513    
    SLICE_X45Y56         FDCE (Hold_fdce_C_D)         0.107    -0.406    U_vga_controller/U_Pixel_Counter/h_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.184ns (49.012%)  route 0.191ns (50.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.562    -0.619    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.478 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/Q
                         net (fo=6, routed)           0.191    -0.287    U_vga_controller/U_Pixel_Counter/h_counter[0]
    SLICE_X45Y56         LUT5 (Prop_lut5_I2_O)        0.043    -0.244 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    U_vga_controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.858    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X45Y56         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.106    -0.513    
    SLICE_X45Y56         FDCE (Hold_fdce_C_D)         0.107    -0.406    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0_1 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.561    -0.620    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y55         FDCE (Prop_fdce_C_Q)         0.141    -0.479 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/Q
                         net (fo=8, routed)           0.180    -0.299    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[3]
    SLICE_X41Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.254 r  U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    U_vga_controller/U_Pixel_Counter/v_counter[4]_i_1_n_0
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    U_clk_wiz_0/inst/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  U_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    U_clk_wiz_0/inst/clk_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.831    -0.859    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X41Y55         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.106    -0.514    
    SLICE_X41Y55         FDCE (Hold_fdce_C_D)         0.091    -0.423    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.169    





