

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4'
================================================================
* Date:           Thu Dec 29 02:46:07 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.641 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_42_3_VITIS_LOOP_43_4  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     4526|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       41|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       41|     4607|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+------+------------+------------+
    |      Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+------+------------+------------+
    |add_ln42_1_fu_272_p2     |         +|   0|  0|    15|           8|           8|
    |add_ln42_2_fu_197_p2     |         +|   0|  0|    14|           7|           2|
    |add_ln42_3_fu_165_p2     |         +|   0|  0|    12|           4|           1|
    |add_ln42_fu_139_p2       |         +|   0|  0|    19|          12|           1|
    |add_ln43_fu_248_p2       |         +|   0|  0|    16|           9|           1|
    |add_ln45_fu_237_p2       |         +|   0|  0|    15|           8|           8|
    |and_ln45_fu_227_p2       |       and|   0|  0|     7|           7|           7|
    |icmp_ln42_fu_133_p2      |      icmp|   0|  0|    12|          12|          13|
    |icmp_ln43_fu_151_p2      |      icmp|   0|  0|    11|           9|          10|
    |icmp_ln44_fu_213_p2      |      icmp|   0|  0|     8|           2|           1|
    |select_ln42_1_fu_171_p3  |    select|   0|  0|     4|           1|           4|
    |select_ln42_fu_157_p3    |    select|   0|  0|     9|           1|           1|
    |select_ln44_fu_290_p3    |    select|   0|  0|    23|           1|          23|
    |dpu_pMem_d0              |       shl|   0|  0|  2171|        8192|        8192|
    |shl_ln42_fu_187_p2       |       shl|   0|  0|    17|           1|           8|
    |shl_ln44_1_fu_327_p2     |       shl|   0|  0|  2171|           4|        1024|
    |ap_enable_pp0            |       xor|   0|  0|     2|           1|           2|
    +-------------------------+----------+----+---+------+------------+------------+
    |Total                    |          |   0|  0|  4526|        8279|        9306|
    +-------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+------+-----------+
    |                 Name                 | LUT| Input Size| Bits | Total Bits|
    +--------------------------------------+----+-----------+------+-----------+
    |ap_done_int                           |   9|          2|     1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|     1|          2|
    |ap_sig_allocacmp_i_2_load             |   9|          2|     4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    12|         24|
    |ap_sig_allocacmp_j_load               |   9|          2|     9|         18|
    |dpu_pMem_we0                          |   9|          2|  1024|       2048|
    |i_2_fu_82                             |   9|          2|     4|          8|
    |indvar_flatten_fu_86                  |   9|          2|    12|         24|
    |j_fu_78                               |   9|          2|     9|         18|
    +--------------------------------------+----+-----------+------+-----------+
    |Total                                 |  81|         18|  1076|       2152|
    +--------------------------------------+----+-----------+------+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_fu_82                |   4|   0|    4|          0|
    |icmp_ln44_reg_363        |   1|   0|    1|          0|
    |indvar_flatten_fu_86     |  12|   0|   12|          0|
    |j_fu_78                  |   9|   0|    9|          0|
    |select_ln42_1_reg_358    |   4|   0|    4|          0|
    |trunc_ln44_reg_368       |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  41|   0|   41|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+------+------------+-----------------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits |  Protocol  |                    Source Object                    |    C Type    |
+-------------------+-----+------+------------+-----------------------------------------------------+--------------+
|ap_clk             |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|ap_rst             |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|ap_start           |   in|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|ap_done            |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|ap_idle            |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|ap_ready           |  out|     1|  ap_ctrl_hs|  dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4|  return value|
|dpu_pMem_address0  |  out|     8|   ap_memory|                                             dpu_pMem|         array|
|dpu_pMem_ce0       |  out|     1|   ap_memory|                                             dpu_pMem|         array|
|dpu_pMem_we0       |  out|  1024|   ap_memory|                                             dpu_pMem|         array|
|dpu_pMem_d0        |  out|  8192|   ap_memory|                                             dpu_pMem|         array|
|zetas_address0     |  out|     8|   ap_memory|                                                zetas|         array|
|zetas_ce0          |  out|     1|   ap_memory|                                                zetas|         array|
|zetas_q0           |   in|    23|   ap_memory|                                                zetas|         array|
+-------------------+-----+------+------------+-----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.64>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %dpu_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln0 = store i4 0, i4 %i_2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body23.i"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.82ns)   --->   "%icmp_ln42 = icmp_eq  i12 %indvar_flatten_load, i12 2048" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 15 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.99ns)   --->   "%add_ln42 = add i12 %indvar_flatten_load, i12 1" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 16 'add' 'add_ln42' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.inc43.i, void %for.body55.i.preheader.exitStub" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 17 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [HLS_Final_vitis_src/dpu.cpp:43]   --->   Operation 18 'load' 'j_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_2_load = load i4 %i_2" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 19 'load' 'i_2_load' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "%icmp_ln43 = icmp_eq  i9 %j_load, i9 256" [HLS_Final_vitis_src/dpu.cpp:43]   --->   Operation 20 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%select_ln42 = select i1 %icmp_ln43, i9 0, i9 %j_load" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 21 'select' 'select_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.80ns)   --->   "%add_ln42_3 = add i4 %i_2_load, i4 1" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 22 'add' 'add_ln42_3' <Predicate = (!icmp_ln42)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.18ns)   --->   "%select_ln42_1 = select i1 %icmp_ln43, i4 %add_ln42_3, i4 %i_2_load" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 23 'select' 'select_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i4 %select_ln42_1" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 24 'trunc' 'trunc_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln42_2 = zext i3 %trunc_ln42" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 25 'zext' 'zext_ln42_2' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%shl_ln42 = shl i8 1, i8 %zext_ln42_2" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 26 'shl' 'shl_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.62> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln42_1 = trunc i8 %shl_ln42" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 27 'trunc' 'trunc_ln42_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.85ns)   --->   "%add_ln42_2 = add i7 %trunc_ln42_1, i7 127" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 28 'add' 'add_ln42_2' <Predicate = (!icmp_ln42)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i9.i32.i32, i9 %select_ln42, i32 7, i32 8" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 29 'partselect' 'tmp' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.39ns)   --->   "%icmp_ln44 = icmp_eq  i2 %tmp, i2 0" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 30 'icmp' 'icmp_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i9 %select_ln42" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 31 'trunc' 'trunc_ln44' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node add_ln45)   --->   "%trunc_ln45 = trunc i9 %select_ln42" [HLS_Final_vitis_src/dpu.cpp:45]   --->   Operation 32 'trunc' 'trunc_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node add_ln45)   --->   "%and_ln45 = and i7 %trunc_ln45, i7 %add_ln42_2" [HLS_Final_vitis_src/dpu.cpp:45]   --->   Operation 33 'and' 'and_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln45)   --->   "%zext_ln45_1 = zext i7 %and_ln45" [HLS_Final_vitis_src/dpu.cpp:45]   --->   Operation 34 'zext' 'zext_ln45_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln45 = add i8 %zext_ln45_1, i8 %shl_ln42" [HLS_Final_vitis_src/dpu.cpp:45]   --->   Operation 35 'add' 'add_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %add_ln45" [HLS_Final_vitis_src/dpu.cpp:45]   --->   Operation 36 'zext' 'zext_ln45' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zetas_addr = getelementptr i23 %zetas, i64 0, i64 %zext_ln45" [HLS_Final_vitis_src/dpu.cpp:45]   --->   Operation 37 'getelementptr' 'zetas_addr' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.29ns)   --->   "%zetas_load = load i8 %zetas_addr" [HLS_Final_vitis_src/dpu.cpp:45]   --->   Operation 38 'load' 'zetas_load' <Predicate = (!icmp_ln42)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_1 : Operation 39 [1/1] (0.90ns)   --->   "%add_ln43 = add i9 %select_ln42, i9 1" [HLS_Final_vitis_src/dpu.cpp:43]   --->   Operation 39 'add' 'add_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln43 = store i12 %add_ln42, i12 %indvar_flatten" [HLS_Final_vitis_src/dpu.cpp:43]   --->   Operation 40 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.46>
ST_1 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln43 = store i4 %select_ln42_1, i4 %i_2" [HLS_Final_vitis_src/dpu.cpp:43]   --->   Operation 41 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.46>
ST_1 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln43 = store i9 %add_ln43, i9 %j" [HLS_Final_vitis_src/dpu.cpp:43]   --->   Operation 42 'store' 'store_ln43' <Predicate = (!icmp_ln42)> <Delay = 0.46>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.87>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_42_3_VITIS_LOOP_43_4_str"   --->   Operation 43 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i4 %select_ln42_1" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 45 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.87ns)   --->   "%add_ln42_1 = add i8 %zext_ln42, i8 138" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 46 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln42_1 = zext i8 %add_ln42_1" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 47 'zext' 'zext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 48 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [HLS_Final_vitis_src/dpu.cpp:43]   --->   Operation 49 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node shl_ln44)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln44, i5 0" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 50 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%dpu_pMem_addr = getelementptr i8192 %dpu_pMem, i64 0, i64 %zext_ln42_1" [HLS_Final_vitis_src/dpu.cpp:42]   --->   Operation 51 'getelementptr' 'dpu_pMem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (1.29ns)   --->   "%zetas_load = load i8 %zetas_addr" [HLS_Final_vitis_src/dpu.cpp:45]   --->   Operation 52 'load' 'zetas_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 23> <Depth = 256> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node shl_ln44)   --->   "%select_ln44 = select i1 %icmp_ln44, i23 4201983, i23 %zetas_load" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 53 'select' 'select_ln44' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node shl_ln44)   --->   "%sext_ln44 = sext i23 %select_ln44" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 54 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node shl_ln44)   --->   "%zext_ln44 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 55 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node shl_ln44)   --->   "%zext_ln44_1 = zext i32 %sext_ln44" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 56 'zext' 'zext_ln44_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.27ns) (out node of the LUT)   --->   "%shl_ln44 = shl i8192 %zext_ln44_1, i8192 %zext_ln44" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 57 'shl' 'shl_ln44' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln44 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %dpu_pMem" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 58 'specbramwithbyteenable' 'specbramwithbyteenable_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%udiv = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln44, i2 0" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 59 'bitconcatenate' 'udiv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln44_2 = zext i10 %udiv" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 60 'zext' 'zext_ln44_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.84ns)   --->   "%shl_ln44_1 = shl i1024 15, i1024 %zext_ln44_2" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 61 'shl' 'shl_ln44_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (1.29ns)   --->   "%store_ln44 = store void @_ssdm_op_Write.bram.i8192, i8 %dpu_pMem_addr, i8192 %shl_ln44, i1024 %shl_ln44_1" [HLS_Final_vitis_src/dpu.cpp:44]   --->   Operation 62 'store' 'store_ln44' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.body23.i" [HLS_Final_vitis_src/dpu.cpp:43]   --->   Operation 63 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dpu_pMem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ zetas]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                           (alloca                ) [ 010]
i_2                         (alloca                ) [ 010]
indvar_flatten              (alloca                ) [ 010]
specmemcore_ln0             (specmemcore           ) [ 000]
store_ln0                   (store                 ) [ 000]
store_ln0                   (store                 ) [ 000]
store_ln0                   (store                 ) [ 000]
br_ln0                      (br                    ) [ 000]
indvar_flatten_load         (load                  ) [ 000]
specpipeline_ln0            (specpipeline          ) [ 000]
icmp_ln42                   (icmp                  ) [ 010]
add_ln42                    (add                   ) [ 000]
br_ln42                     (br                    ) [ 000]
j_load                      (load                  ) [ 000]
i_2_load                    (load                  ) [ 000]
icmp_ln43                   (icmp                  ) [ 000]
select_ln42                 (select                ) [ 000]
add_ln42_3                  (add                   ) [ 000]
select_ln42_1               (select                ) [ 011]
trunc_ln42                  (trunc                 ) [ 000]
zext_ln42_2                 (zext                  ) [ 000]
shl_ln42                    (shl                   ) [ 000]
trunc_ln42_1                (trunc                 ) [ 000]
add_ln42_2                  (add                   ) [ 000]
tmp                         (partselect            ) [ 000]
icmp_ln44                   (icmp                  ) [ 011]
trunc_ln44                  (trunc                 ) [ 011]
trunc_ln45                  (trunc                 ) [ 000]
and_ln45                    (and                   ) [ 000]
zext_ln45_1                 (zext                  ) [ 000]
add_ln45                    (add                   ) [ 000]
zext_ln45                   (zext                  ) [ 000]
zetas_addr                  (getelementptr         ) [ 011]
add_ln43                    (add                   ) [ 000]
store_ln43                  (store                 ) [ 000]
store_ln43                  (store                 ) [ 000]
store_ln43                  (store                 ) [ 000]
specloopname_ln0            (specloopname          ) [ 000]
speclooptripcount_ln0       (speclooptripcount     ) [ 000]
zext_ln42                   (zext                  ) [ 000]
add_ln42_1                  (add                   ) [ 000]
zext_ln42_1                 (zext                  ) [ 000]
specpipeline_ln0            (specpipeline          ) [ 000]
specloopname_ln43           (specloopname          ) [ 000]
shl_ln                      (bitconcatenate        ) [ 000]
dpu_pMem_addr               (getelementptr         ) [ 000]
zetas_load                  (load                  ) [ 000]
select_ln44                 (select                ) [ 000]
sext_ln44                   (sext                  ) [ 000]
zext_ln44                   (zext                  ) [ 000]
zext_ln44_1                 (zext                  ) [ 000]
shl_ln44                    (shl                   ) [ 000]
specbramwithbyteenable_ln44 (specbramwithbyteenable) [ 000]
udiv                        (bitconcatenate        ) [ 000]
zext_ln44_2                 (zext                  ) [ 000]
shl_ln44_1                  (shl                   ) [ 000]
store_ln44                  (store                 ) [ 000]
br_ln43                     (br                    ) [ 000]
ret_ln0                     (ret                   ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dpu_pMem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dpu_pMem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zetas">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zetas"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_42_3_VITIS_LOOP_43_4_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_53"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i8192"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="j_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="zetas_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="23" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="8" slack="0"/>
<pin id="94" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="zetas_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="8" slack="0"/>
<pin id="99" dir="0" index="1" bw="23" slack="2147483647"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="zetas_load/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="dpu_pMem_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8192" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="8" slack="0"/>
<pin id="107" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dpu_pMem_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln44_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="1" bw="8192" slack="0"/>
<pin id="113" dir="0" index="2" bw="1024" slack="0"/>
<pin id="114" dir="1" index="3" bw="8192" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="12" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="4" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="9" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="indvar_flatten_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="12" slack="0"/>
<pin id="132" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln42_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="12" slack="0"/>
<pin id="135" dir="0" index="1" bw="12" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln42/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln42_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="j_load_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="9" slack="0"/>
<pin id="147" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_2_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="icmp_ln43_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="0" index="1" bw="9" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="select_ln42_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="9" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="add_ln42_3_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_3/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="select_ln42_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="0" index="2" bw="4" slack="0"/>
<pin id="175" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln42_1/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="trunc_ln42_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="4" slack="0"/>
<pin id="181" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="zext_ln42_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="3" slack="0"/>
<pin id="185" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_2/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln42_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="3" slack="0"/>
<pin id="190" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln42/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="trunc_ln42_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln42_1/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="add_ln42_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_2/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="9" slack="0"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="5" slack="0"/>
<pin id="208" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln44_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="2" slack="0"/>
<pin id="215" dir="0" index="1" bw="2" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="trunc_ln44_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="trunc_ln45_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="9" slack="0"/>
<pin id="225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln45/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="and_ln45_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln45/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln45_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45_1/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln45_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln45_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="add_ln43_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="9" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln43_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="12" slack="0"/>
<pin id="256" dir="0" index="1" bw="12" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln43_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="4" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln43_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="9" slack="0"/>
<pin id="266" dir="0" index="1" bw="9" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln42_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="1"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="add_ln42_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="8" slack="0"/>
<pin id="275" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42_1/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln42_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="shl_ln_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="13" slack="0"/>
<pin id="285" dir="0" index="1" bw="8" slack="1"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="select_ln44_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="1"/>
<pin id="292" dir="0" index="1" bw="23" slack="0"/>
<pin id="293" dir="0" index="2" bw="23" slack="0"/>
<pin id="294" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sext_ln44_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="23" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln44_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="13" slack="0"/>
<pin id="303" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="zext_ln44_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="23" slack="0"/>
<pin id="307" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_1/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="shl_ln44_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="13" slack="0"/>
<pin id="312" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln44/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="udiv_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="1"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="udiv/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="zext_ln44_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44_2/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="shl_ln44_1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="10" slack="0"/>
<pin id="330" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln44_1/2 "/>
</bind>
</comp>

<comp id="334" class="1005" name="j_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="9" slack="0"/>
<pin id="336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="341" class="1005" name="i_2_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="4" slack="0"/>
<pin id="343" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="348" class="1005" name="indvar_flatten_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="12" slack="0"/>
<pin id="350" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="358" class="1005" name="select_ln42_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln42_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="icmp_ln44_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="1" slack="1"/>
<pin id="365" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="368" class="1005" name="trunc_ln44_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="1"/>
<pin id="370" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="374" class="1005" name="zetas_addr_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="8" slack="1"/>
<pin id="376" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zetas_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="48" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="48" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="130" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="162"><net_src comp="151" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="145" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="169"><net_src comp="148" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="176"><net_src comp="151" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="165" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="148" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="182"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="36" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="187" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="157" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="211"><net_src comp="42" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="203" pin=3"/></net>

<net id="217"><net_src comp="203" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="157" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="157" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="197" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="187" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="252"><net_src comp="157" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="50" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="139" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="171" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="248" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="269" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="60" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="281"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="288"><net_src comp="64" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="66" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="296"><net_src comp="97" pin="3"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="290" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="283" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="297" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="301" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="315"><net_src comp="309" pin="2"/><net_sink comp="110" pin=1"/></net>

<net id="321"><net_src comp="72" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="326"><net_src comp="316" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="74" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="323" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="333"><net_src comp="327" pin="2"/><net_sink comp="110" pin=2"/></net>

<net id="337"><net_src comp="78" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="344"><net_src comp="82" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="351"><net_src comp="86" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="361"><net_src comp="171" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="366"><net_src comp="213" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="371"><net_src comp="219" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="377"><net_src comp="90" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="97" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dpu_pMem | {2 }
	Port: zetas | {}
 - Input state : 
	Port: dpu_keygen_Pipeline_VITIS_LOOP_42_3_VITIS_LOOP_43_4 : zetas | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln42 : 2
		add_ln42 : 2
		br_ln42 : 3
		j_load : 1
		i_2_load : 1
		icmp_ln43 : 2
		select_ln42 : 3
		add_ln42_3 : 2
		select_ln42_1 : 3
		trunc_ln42 : 4
		zext_ln42_2 : 5
		shl_ln42 : 6
		trunc_ln42_1 : 7
		add_ln42_2 : 8
		tmp : 4
		icmp_ln44 : 5
		trunc_ln44 : 4
		trunc_ln45 : 4
		and_ln45 : 9
		zext_ln45_1 : 9
		add_ln45 : 10
		zext_ln45 : 11
		zetas_addr : 12
		zetas_load : 13
		add_ln43 : 4
		store_ln43 : 3
		store_ln43 : 4
		store_ln43 : 5
	State 2
		add_ln42_1 : 1
		zext_ln42_1 : 2
		dpu_pMem_addr : 3
		select_ln44 : 1
		sext_ln44 : 2
		zext_ln44 : 1
		zext_ln44_1 : 3
		shl_ln44 : 4
		zext_ln44_2 : 1
		shl_ln44_1 : 2
		store_ln44 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    shl_ln42_fu_187   |    0    |    7    |
|    shl   |    shl_ln44_fu_309   |    0    |   100   |
|          |   shl_ln44_1_fu_327  |    0    |    21   |
|----------|----------------------|---------|---------|
|          |    add_ln42_fu_139   |    0    |    19   |
|          |   add_ln42_3_fu_165  |    0    |    12   |
|    add   |   add_ln42_2_fu_197  |    0    |    14   |
|          |    add_ln45_fu_237   |    0    |    15   |
|          |    add_ln43_fu_248   |    0    |    16   |
|          |   add_ln42_1_fu_272  |    0    |    15   |
|----------|----------------------|---------|---------|
|          |  select_ln42_fu_157  |    0    |    9    |
|  select  | select_ln42_1_fu_171 |    0    |    4    |
|          |  select_ln44_fu_290  |    0    |    23   |
|----------|----------------------|---------|---------|
|          |   icmp_ln42_fu_133   |    0    |    12   |
|   icmp   |   icmp_ln43_fu_151   |    0    |    11   |
|          |   icmp_ln44_fu_213   |    0    |    8    |
|----------|----------------------|---------|---------|
|    and   |    and_ln45_fu_227   |    0    |    7    |
|----------|----------------------|---------|---------|
|          |   trunc_ln42_fu_179  |    0    |    0    |
|   trunc  |  trunc_ln42_1_fu_193 |    0    |    0    |
|          |   trunc_ln44_fu_219  |    0    |    0    |
|          |   trunc_ln45_fu_223  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  zext_ln42_2_fu_183  |    0    |    0    |
|          |  zext_ln45_1_fu_233  |    0    |    0    |
|          |   zext_ln45_fu_243   |    0    |    0    |
|   zext   |   zext_ln42_fu_269   |    0    |    0    |
|          |  zext_ln42_1_fu_278  |    0    |    0    |
|          |   zext_ln44_fu_301   |    0    |    0    |
|          |  zext_ln44_1_fu_305  |    0    |    0    |
|          |  zext_ln44_2_fu_323  |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|      tmp_fu_203      |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_283    |    0    |    0    |
|          |      udiv_fu_316     |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln44_fu_297   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   293   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_2_reg_341     |    4   |
|   icmp_ln44_reg_363  |    1   |
|indvar_flatten_reg_348|   12   |
|       j_reg_334      |    9   |
| select_ln42_1_reg_358|    4   |
|  trunc_ln44_reg_368  |    8   |
|  zetas_addr_reg_374  |    8   |
+----------------------+--------+
|         Total        |   46   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_97 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   16   ||   0.46  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   293  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   46   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   46   |   302  |
+-----------+--------+--------+--------+
