
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.29

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.08 source latency delay_line[0][4]$_SDFFE_PN0P_/CK ^
  -0.08 target latency delay_line[1][4]$_SDFFE_PN0P_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: result[11]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   10.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.64    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    14   20.95    0.02    0.05    0.08 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.08 ^ result[11]$_SDFFE_PN0P_/CK (DFF_X1)
     2    2.87    0.01    0.09    0.17 v result[11]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net11 (net)
                  0.01    0.00    0.17 v _484_/A (INV_X1)
     1    1.74    0.01    0.01    0.18 ^ _484_/ZN (INV_X1)
                                         _173_ (net)
                  0.01    0.00    0.18 ^ _485_/B1 (AOI21_X1)
     1    1.29    0.01    0.01    0.19 v _485_/ZN (AOI21_X1)
                                         _035_ (net)
                  0.01    0.00    0.19 v result[11]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.19   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   10.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.64    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    14   20.95    0.02    0.05    0.08 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    0.08 ^ result[11]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.08   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   10.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.64    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    12   18.60    0.02    0.04    0.08 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.08 ^ delay_line[0][7]$_SDFFE_PN0P_/CK (DFF_X2)
     4   12.37    0.02    0.13    0.21 ^ delay_line[0][7]$_SDFFE_PN0P_/Q (DFF_X2)
                                         delay_line[0][7] (net)
                  0.02    0.00    0.21 ^ _553_/A (FA_X1)
     1    3.84    0.02    0.09    0.30 v _553_/S (FA_X1)
                                         _289_ (net)
                  0.02    0.00    0.30 v _554_/B (FA_X1)
     1    3.43    0.02    0.10    0.40 v _554_/S (FA_X1)
                                         _291_ (net)
                  0.02    0.00    0.40 v _565_/A (HA_X1)
     1    3.15    0.01    0.06    0.46 v _565_/S (HA_X1)
                                         _316_ (net)
                  0.01    0.00    0.46 v _458_/A (BUF_X4)
     5    7.61    0.01    0.03    0.48 v _458_/Z (BUF_X4)
                                         _148_ (net)
                  0.01    0.00    0.48 v _459_/A1 (OR2_X1)
     1    1.35    0.01    0.04    0.52 v _459_/ZN (OR2_X1)
                                         _149_ (net)
                  0.01    0.00    0.52 v _460_/A4 (AND4_X1)
     1    3.25    0.01    0.04    0.57 v _460_/ZN (AND4_X1)
                                         _150_ (net)
                  0.01    0.00    0.57 v _465_/B2 (AOI221_X2)
     2    6.75    0.05    0.09    0.66 ^ _465_/ZN (AOI221_X2)
                                         _155_ (net)
                  0.05    0.00    0.66 ^ _466_/B (XNOR2_X1)
     1    2.14    0.02    0.05    0.71 ^ _466_/ZN (XNOR2_X1)
                                         _156_ (net)
                  0.02    0.00    0.71 ^ _467_/A2 (NAND2_X1)
     1    1.87    0.01    0.02    0.72 v _467_/ZN (NAND2_X1)
                                         _157_ (net)
                  0.01    0.00    0.72 v _468_/B2 (AOI21_X1)
     1    1.25    0.02    0.03    0.75 ^ _468_/ZN (AOI21_X1)
                                         _034_ (net)
                  0.02    0.00    0.75 ^ result[10]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.75   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   10.06    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.64    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    14   20.95    0.02    0.05    1.08 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    1.08 ^ result[10]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.08   clock reconvergence pessimism
                         -0.03    1.05   library setup time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1   10.06    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.64    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (CLKBUF_X3)
    12   18.60    0.02    0.04    0.08 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
                                         clknet_2_0__leaf_clk (net)
                  0.02    0.00    0.08 ^ delay_line[0][7]$_SDFFE_PN0P_/CK (DFF_X2)
     4   12.37    0.02    0.13    0.21 ^ delay_line[0][7]$_SDFFE_PN0P_/Q (DFF_X2)
                                         delay_line[0][7] (net)
                  0.02    0.00    0.21 ^ _553_/A (FA_X1)
     1    3.84    0.02    0.09    0.30 v _553_/S (FA_X1)
                                         _289_ (net)
                  0.02    0.00    0.30 v _554_/B (FA_X1)
     1    3.43    0.02    0.10    0.40 v _554_/S (FA_X1)
                                         _291_ (net)
                  0.02    0.00    0.40 v _565_/A (HA_X1)
     1    3.15    0.01    0.06    0.46 v _565_/S (HA_X1)
                                         _316_ (net)
                  0.01    0.00    0.46 v _458_/A (BUF_X4)
     5    7.61    0.01    0.03    0.48 v _458_/Z (BUF_X4)
                                         _148_ (net)
                  0.01    0.00    0.48 v _459_/A1 (OR2_X1)
     1    1.35    0.01    0.04    0.52 v _459_/ZN (OR2_X1)
                                         _149_ (net)
                  0.01    0.00    0.52 v _460_/A4 (AND4_X1)
     1    3.25    0.01    0.04    0.57 v _460_/ZN (AND4_X1)
                                         _150_ (net)
                  0.01    0.00    0.57 v _465_/B2 (AOI221_X2)
     2    6.75    0.05    0.09    0.66 ^ _465_/ZN (AOI221_X2)
                                         _155_ (net)
                  0.05    0.00    0.66 ^ _466_/B (XNOR2_X1)
     1    2.14    0.02    0.05    0.71 ^ _466_/ZN (XNOR2_X1)
                                         _156_ (net)
                  0.02    0.00    0.71 ^ _467_/A2 (NAND2_X1)
     1    1.87    0.01    0.02    0.72 v _467_/ZN (NAND2_X1)
                                         _157_ (net)
                  0.01    0.00    0.72 v _468_/B2 (AOI21_X1)
     1    1.25    0.02    0.03    0.75 ^ _468_/ZN (AOI21_X1)
                                         _034_ (net)
                  0.02    0.00    0.75 ^ result[10]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.75   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock source latency
     1   10.06    0.00    0.00    1.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    1.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    9.64    0.01    0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    1.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
    14   20.95    0.02    0.05    1.08 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.02    0.00    1.08 ^ result[10]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    1.08   clock reconvergence pessimism
                         -0.03    1.05   library setup time
                                  1.05   data required time
-----------------------------------------------------------------------------
                                  1.05   data required time
                                 -0.75   data arrival time
-----------------------------------------------------------------------------
                                  0.29   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.1423455774784088

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7170

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
17.657543182373047

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6992

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: delay_line[0][7]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[10]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.08 ^ clkbuf_2_0__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ delay_line[0][7]$_SDFFE_PN0P_/CK (DFF_X2)
   0.13    0.21 ^ delay_line[0][7]$_SDFFE_PN0P_/Q (DFF_X2)
   0.09    0.30 v _553_/S (FA_X1)
   0.10    0.40 v _554_/S (FA_X1)
   0.06    0.46 v _565_/S (HA_X1)
   0.03    0.48 v _458_/Z (BUF_X4)
   0.04    0.52 v _459_/ZN (OR2_X1)
   0.04    0.57 v _460_/ZN (AND4_X1)
   0.09    0.66 ^ _465_/ZN (AOI221_X2)
   0.05    0.71 ^ _466_/ZN (XNOR2_X1)
   0.02    0.72 v _467_/ZN (NAND2_X1)
   0.03    0.75 ^ _468_/ZN (AOI21_X1)
   0.00    0.75 ^ result[10]$_SDFFE_PN0P_/D (DFF_X1)
           0.75   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.03    1.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.08 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    1.08 ^ result[10]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    1.08   clock reconvergence pessimism
  -0.03    1.05   library setup time
           1.05   data required time
---------------------------------------------------------
           1.05   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.29   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: result[11]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: result[11]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.08 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ result[11]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.17 v result[11]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.18 ^ _484_/ZN (INV_X1)
   0.01    0.19 v _485_/ZN (AOI21_X1)
   0.00    0.19 v result[11]$_SDFFE_PN0P_/D (DFF_X1)
           0.19   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.08 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.08 ^ result[11]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.08   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.19   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.0781

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.0790

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.7515

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
0.2946

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
39.201597

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.52e-04   1.27e-05   4.19e-06   3.69e-04  53.5%
Combinational          7.04e-05   6.63e-05   7.36e-06   1.44e-04  20.9%
Clock                  6.32e-05   1.13e-04   2.39e-07   1.76e-04  25.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.86e-04   1.92e-04   1.18e-05   6.89e-04 100.0%
                          70.5%      27.8%       1.7%
