#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Nov  7 17:00:18 2022
# Process ID: 12156
# Current directory: C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.runs/synth_1
# Command line: vivado.exe -log processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl
# Log file: C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.runs/synth_1/processor.vds
# Journal file: C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source processor.tcl -notrace
Command: synth_design -top processor -part xc7a200tfbv484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3944 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 699.465 ; gain = 235.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/processor.sv:3]
INFO: [Synth 8-6157] synthesizing module 'instr_memory' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/instr_memory.sv:3]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'sb00000000000000000000000100000000 
INFO: [Synth 8-3876] $readmem data file 'programs.mem' is read successfully [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/instr_memory.sv:16]
INFO: [Synth 8-6155] done synthesizing module 'instr_memory' (1#1) [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/instr_memory.sv:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_riscv' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:26]
INFO: [Synth 8-226] default block is never used [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:75]
WARNING: [Synth 8-87] always_comb on 'mem_req_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:67]
WARNING: [Synth 8-87] always_comb on 'gpr_we_a_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:68]
WARNING: [Synth 8-87] always_comb on 'alu_op_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:77]
WARNING: [Synth 8-87] always_comb on 'ex_op_a_sel_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:139]
WARNING: [Synth 8-87] always_comb on 'ex_op_b_sel_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:140]
WARNING: [Synth 8-87] always_comb on 'mem_we_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:141]
WARNING: [Synth 8-87] always_comb on 'mem_size_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:143]
WARNING: [Synth 8-87] always_comb on 'wb_src_sel_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:144]
WARNING: [Synth 8-87] always_comb on 'branch_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:145]
WARNING: [Synth 8-87] always_comb on 'jal_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:146]
WARNING: [Synth 8-87] always_comb on 'jalr_o_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:147]
INFO: [Synth 8-6155] done synthesizing module 'decoder_riscv' (2#1) [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:26]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/memory.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (3#1) [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/memory.sv:23]
INFO: [Synth 8-6157] synthesizing module 'alu_riscv' [C:/Users/8200390/Desktop/Architechture/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:44]
	Parameter N bound to: 32'sb00000000000000000000000000100000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/8200390/Desktop/Architechture/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:55]
WARNING: [Synth 8-87] always_comb on 'Result_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:56]
WARNING: [Synth 8-87] always_comb on 'Flag_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:66]
INFO: [Synth 8-6155] done synthesizing module 'alu_riscv' (4#1) [C:/Users/8200390/Desktop/Architechture/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:44]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/DataMemory.sv:3]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'sb00000000000000000000000100000000 
WARNING: [Synth 8-6014] Unused sequential element ROM_reg was removed. 
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (5#1) [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/DataMemory.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/processor.sv:136]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/processor.sv:144]
WARNING: [Synth 8-87] always_comb on 'Operand1_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/processor.sv:88]
WARNING: [Synth 8-87] always_comb on 'Operand2_reg' did not result in combinational logic [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/processor.sv:89]
INFO: [Synth 8-6155] done synthesizing module 'processor' (6#1) [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/processor.sv:3]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mem_size_o[2]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mem_size_o[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port mem_size_o[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[6]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[5]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[4]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[3]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[2]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port A[0]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[11]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[10]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[9]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[8]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[7]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[6]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[5]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[4]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[3]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[2]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port D[0]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[24]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[23]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[22]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[21]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[20]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[19]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[18]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[17]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[16]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[15]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[11]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[10]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[9]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[8]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 772.371 ; gain = 308.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 772.371 ; gain = 308.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbv484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 772.371 ; gain = 308.777
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbv484-1
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_req_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ex_op_a_sel_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ex_op_a_sel_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:139]
WARNING: [Synth 8-327] inferring latch for variable 'ex_op_b_sel_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:140]
WARNING: [Synth 8-327] inferring latch for variable 'alu_op_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:77]
WARNING: [Synth 8-327] inferring latch for variable 'mem_req_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:67]
WARNING: [Synth 8-327] inferring latch for variable 'mem_we_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:141]
WARNING: [Synth 8-327] inferring latch for variable 'mem_size_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:143]
WARNING: [Synth 8-327] inferring latch for variable 'gpr_we_a_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:68]
WARNING: [Synth 8-327] inferring latch for variable 'wb_src_sel_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:144]
WARNING: [Synth 8-327] inferring latch for variable 'branch_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:145]
WARNING: [Synth 8-327] inferring latch for variable 'jal_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:146]
WARNING: [Synth 8-327] inferring latch for variable 'jalr_o_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/imports/new/decoder_riscv.sv:147]
WARNING: [Synth 8-327] inferring latch for variable 'Flag_reg' [C:/Users/8200390/Desktop/Architechture/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:66]
WARNING: [Synth 8-327] inferring latch for variable 'Result_reg' [C:/Users/8200390/Desktop/Architechture/APS/ALU_2/ALU_2.srcs/sources_1/new/alu_riscv.sv:56]
WARNING: [Synth 8-327] inferring latch for variable 'Operand1_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/processor.sv:88]
WARNING: [Synth 8-327] inferring latch for variable 'Operand2_reg' [C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.srcs/sources_1/new/processor.sv:89]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 772.371 ; gain = 308.777
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module instr_memory 
Detailed RTL Component Info : 
+---Muxes : 
	  20 Input     32 Bit        Muxes := 1     
Module decoder_riscv 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	  12 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 7     
Module memory 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module alu_riscv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ex_op_a_sel_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mem_req_o" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[24]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[23]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[22]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[21]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[20]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[19]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[18]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[17]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[16]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[15]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[11]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[10]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[9]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[8]
WARNING: [Synth 8-3331] design decoder_riscv has unconnected port fetched_instr_i[7]
WARNING: [Synth 8-3331] design instr_memory has unconnected port A[31]
WARNING: [Synth 8-3331] design instr_memory has unconnected port A[30]
WARNING: [Synth 8-3331] design instr_memory has unconnected port A[29]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (Decode/ex_op_a_sel_o_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/ex_op_a_sel_o_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/ex_op_b_sel_o_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/ex_op_b_sel_o_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/ex_op_b_sel_o_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/alu_op_o_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/alu_op_o_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/alu_op_o_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/alu_op_o_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/alu_op_o_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/mem_req_o_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/mem_we_o_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/mem_size_o_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/mem_size_o_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/mem_size_o_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/gpr_we_a_o_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/wb_src_sel_o_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/branch_o_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/jal_o_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Decode/jalr_o_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Flag_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[30]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[29]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[28]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[27]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[26]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[25]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[24]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[23]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[22]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[21]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[20]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[19]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[18]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[17]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[16]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[15]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[14]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[13]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[12]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[11]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[10]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[9]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[8]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ALU/Result_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[30]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[29]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[28]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[27]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[26]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[25]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[24]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[23]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[22]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[21]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[20]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[19]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[18]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[17]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[16]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[15]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[14]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[13]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[12]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[11]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[10]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[9]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[8]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand1_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[31]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[30]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[29]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[28]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[27]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[26]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[25]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[24]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[23]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[22]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[21]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[20]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[19]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[18]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Operand2_reg[17]) is unused and will be removed from module processor.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 973.828 ; gain = 510.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|alu_riscv   | Flag       | 32x1          | LUT            | 
|alu_riscv   | Result     | 32x1          | LUT            | 
|alu_riscv   | Flag       | 32x1          | LUT            | 
|alu_riscv   | Result     | 32x1          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 973.828 ; gain = 510.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 973.828 ; gain = 510.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 973.828 ; gain = 510.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 973.828 ; gain = 510.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 973.828 ; gain = 510.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 973.828 ; gain = 510.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 973.828 ; gain = 510.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 973.828 ; gain = 510.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 973.828 ; gain = 510.234
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 272 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 973.828 ; gain = 510.234
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 973.828 ; gain = 510.234
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 973.828 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1081.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 231 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1081.918 ; gain = 643.148
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1081.918 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/8200390/Desktop/Architechture/APS/Lab_4/Lab_4.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 17:00:42 2022...
