<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_BD6CC927-F136-4B03-AA56-3E8388427728"><title>SUSCLK 3-Load Topology</title><body><section id="SECTION_A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5"><fig id="FIG_susclk_3-load_topology_diagram_1"><title>SUSCLK 3-Load Topology Diagram</title><image href="FIG_susclk 3-load topology diagram_1.png" scalefit="yes" id="IMG_susclk_3-load_topology_diagram_1_png" /></fig><table id="TABLE_A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5_1"><title>SUSCLK 3-Load Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Branch length</p></entry><entry><p>Branch 1 = M2 = 228.6 mm.</p><p>Branch 2 = M3 = 228.6 mm.</p><p>Branch 3 = M4 = 228.6 mm.</p></entry></row><row><entry><p>Length matching between branches</p></entry><entry><p>Length matching is not required between branches. </p></entry></row><row><entry><p>R1</p></entry><entry><p>33 Ω.</p><p>Must be placed within 50.8 mm from CPU.</p></entry></row></tbody></tgroup></table><table id="TABLE_A8D1EF7C-67D7-46E9-B429-DE53A0E1BBB5_2"><title>Max Number of vias</title><tgroup cols="4"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry><entry>Notes</entry></row></thead><tbody><row><entry><p>Tx</p></entry><entry><p>7</p></entry><entry><p>Total Channel</p></entry><entry><p>It is recommended to minimize number of vias.</p></entry></row></tbody></tgroup></table></section><section id="SECTION_7D357FA1-3963-4136-9633-2124C2058003"><title>Segment Lengths</title><table id="TABLE_7D357FA1-3963-4136-9633-2124C2058003_1"><title>SUSCLK 3-Load Topology Segment Lengths Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL</p></entry><entry><p>12.7</p></entry></row><row><entry><p>M1</p></entry><entry><p>MS, DSL</p></entry><entry><p>38.1</p></entry></row><row><entry><p>M2</p></entry><entry><p>MS, DSL</p></entry><entry><p>228.6</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, DSL</p></entry><entry><p>228.6</p></entry></row><row><entry><p>M4</p></entry><entry><p>MS, DSL</p></entry><entry><p>228.6</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 279.4</p><p>Max Length Total Note: 1) Max length between CPU to the furthest end device = 279.4 mm;​  2) Total topology length = 736.6 mm.</p></section></body></topic>